
---------- Begin Simulation Statistics ----------
final_tick                                85784530000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89668                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    89984                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1125.07                       # Real time elapsed on the host
host_tick_rate                               76248269                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100882964                       # Number of instructions simulated
sim_ops                                     101238040                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085785                       # Number of seconds simulated
sim_ticks                                 85784530000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.589714                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               11131366                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13005495                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1516928                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         17316631                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1754092                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1768865                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14773                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22299869                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       181117                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         88779                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           858556                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21268715                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2981247                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         267616                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3538269                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            87762956                       # Number of instructions committed
system.cpu0.commit.committedOps              87851857                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    150989029                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.581843                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.415419                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    110750982     73.35%     73.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     23664865     15.67%     89.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5788278      3.83%     92.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4959939      3.28%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1512530      1.00%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       632124      0.42%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       223545      0.15%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       475519      0.31%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2981247      1.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    150989029                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1973230                       # Number of function calls committed.
system.cpu0.commit.int_insts                 85034501                       # Number of committed integer instructions.
system.cpu0.commit.loads                     27734626                       # Number of loads committed
system.cpu0.commit.membars                     177571                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       177580      0.20%      0.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        47676678     54.27%     54.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         677846      0.77%     55.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          176567      0.20%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       27823393     31.67%     87.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11319728     12.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         87851857                       # Class of committed instruction
system.cpu0.commit.refs                      39143156                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   87762956                       # Number of Instructions Simulated
system.cpu0.committedOps                     87851857                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.918543                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.918543                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             14018120                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               658697                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11105311                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              93141446                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                69534419                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 67395235                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                859804                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1206391                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               332777                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22299869                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 17098894                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     82272594                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               388685                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          147                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      94835968                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          169                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3036404                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132440                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68349197                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          12885458                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.563236                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         152140355                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.623934                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.865152                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                82720996     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                53139695     34.93%     89.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9727947      6.39%     95.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5000591      3.29%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  801489      0.53%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  556813      0.37%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   13596      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  177236      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1992      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           152140355                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                       16236663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              860433                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                21821670                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.541845                       # Inst execution rate
system.cpu0.iew.exec_refs                    41426876                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  11646899                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               10436353                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             29586574                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             90272                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           396910                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            11746192                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           91389552                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             29779977                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           231181                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             91234213                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 88891                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               231778                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                859804                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               419575                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         5791                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1728097                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          637                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1020                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads       391800                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      1851948                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       337662                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1020                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        14303                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        846130                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 37157125                       # num instructions consuming a value
system.cpu0.iew.wb_count                     90602643                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.863263                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32076359                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.538094                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      90604919                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110388971                       # number of integer regfile reads
system.cpu0.int_regfile_writes               57953170                       # number of integer regfile writes
system.cpu0.ipc                              0.521229                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.521229                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           178031      0.19%      0.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             48831145     53.39%     53.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              677993      0.74%     54.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               176616      0.19%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            29952937     32.75%     87.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11648603     12.74%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              91465395                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     73                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                143                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                83                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     109738                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001200                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  17077     15.56%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 78476     71.51%     87.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                14182     12.92%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91397029                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         335182378                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     90602576                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         94928166                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  91121530                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 91465395                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             268022                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        3537691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued             1639                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           406                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined       913069                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    152140355                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.601191                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.795525                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           84161305     55.32%     55.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           49135623     32.30%     87.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15437710     10.15%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2612838      1.72%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             415850      0.27%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             329645      0.22%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              32590      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               9679      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               5115      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      152140355                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.543218                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           780491                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           67423                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            29586574                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           11746192                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    459                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                       168377018                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3192072                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               11459841                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             55984642                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                583801                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                70728020                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                569425                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  585                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            111937868                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              92553448                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           59576165                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 66489636                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1366053                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                859804                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2538816                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3591518                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               58                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       111937810                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         64238                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1449                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1254829                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1446                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   239392682                       # The number of ROB reads
system.cpu0.rob.rob_writes                  183932120                       # The number of ROB writes
system.cpu0.timesIdled                        2210746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  415                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.617478                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 860631                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1054469                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           110756                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1354631                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             24309                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          37733                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13424                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1571171                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3429                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         88549                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts            87135                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   1208303                       # Number of branches committed
system.cpu1.commit.bw_lim_events                92596                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         266286                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts         775065                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             4676335                       # Number of instructions committed
system.cpu1.commit.committedOps               4765069                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     16832794                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.283082                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.980262                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     14701729     87.34%     87.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1080179      6.42%     93.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       383701      2.28%     96.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       331977      1.97%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       132413      0.79%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        19900      0.12%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        80456      0.48%     99.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         9843      0.06%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        92596      0.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     16832794                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               32094                       # Number of function calls committed.
system.cpu1.commit.int_insts                  4474859                       # Number of committed integer instructions.
system.cpu1.commit.loads                      1344322                       # Number of loads committed
system.cpu1.commit.membars                     177173                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       177173      3.72%      3.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2771832     58.17%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             40      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              80      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1432871     30.07%     91.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        383061      8.04%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          4765069                       # Class of committed instruction
system.cpu1.commit.refs                       1815944                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    4676335                       # Number of Instructions Simulated
system.cpu1.committedOps                      4765069                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.670236                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.670236                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             12941837                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                23718                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              815503                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               5901966                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1020315                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  2729972                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                 87457                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                43897                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               202879                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1571171                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   889053                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     15848238                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                21486                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6305314                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 222156                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.091543                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           1023090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            884940                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.367373                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          16982460                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.378828                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.835180                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                12953296     76.27%     76.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2552622     15.03%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  925831      5.45%     96.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  336623      1.98%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  103344      0.61%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   59029      0.35%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   51377      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     209      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     129      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            16982460                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         180795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts               89660                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1288866                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.299944                       # Inst execution rate
system.cpu1.iew.exec_refs                     1941643                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    511136                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10105056                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1532658                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            105367                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            93366                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              568905                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5539545                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1430507                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            87441                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              5148015                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 88603                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               162340                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                 87457                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               347700                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         5923                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           48305                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1473                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           52                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       188336                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        97283                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           199                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        35020                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         54640                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2673574                       # num instructions consuming a value
system.cpu1.iew.wb_count                      5090465                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.805530                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  2153644                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.296591                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       5092925                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6528664                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3222188                       # number of integer regfile writes
system.cpu1.ipc                              0.272462                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.272462                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           177365      3.39%      3.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3088814     59.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   80      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     62.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1539308     29.40%     91.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             429823      8.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5235456                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     105986                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020244                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  16672     15.73%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 75854     71.57%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                13457     12.70%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               5164062                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          27562432                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      5090453                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6314160                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5226135                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5235456                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             313410                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined         774475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             3101                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         47124                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       464690                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     16982460                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.308286                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.760244                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           13622535     80.22%     80.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2237792     13.18%     93.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             671454      3.95%     97.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             255809      1.51%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             130338      0.77%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              33085      0.19%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              21863      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               7298      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               2286      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       16982460                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.305039                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           740892                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          113084                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1532658                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             568905                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    192                       # number of misc regfile reads
system.cpu1.numCycles                        17163255                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   154398056                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               10964840                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              3012109                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                513134                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1155017                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                109004                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  479                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7304052                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5745529                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3633107                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  2755540                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1365613                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                 87457                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2002165                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                  620998                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7304040                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17441                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               675                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1099994                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           674                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    22279331                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11230491                       # The number of ROB writes
system.cpu1.timesIdled                           3150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.312806                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 969853                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             1098202                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           102636                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1411234                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             28216                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          30158                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1942                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1664140                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         3602                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         88554                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts            86384                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   1386704                       # Number of branches committed
system.cpu2.commit.bw_lim_events                97949                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         266306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts         554522                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             5329370                       # Number of instructions committed
system.cpu2.commit.committedOps               5418085                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     17755414                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.305151                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.003296                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     15305849     86.20%     86.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1239570      6.98%     93.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       449728      2.53%     95.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       385449      2.17%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       152885      0.86%     98.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        26178      0.15%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        87952      0.50%     99.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         9854      0.06%     99.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        97949      0.55%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     17755414                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               42155                       # Number of function calls committed.
system.cpu2.commit.int_insts                  5097588                       # Number of committed integer instructions.
system.cpu2.commit.loads                      1486841                       # Number of loads committed
system.cpu2.commit.membars                     177140                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       177140      3.27%      3.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         3221129     59.45%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             40      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              80      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1575395     29.08%     91.80% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        444289      8.20%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          5418085                       # Class of committed instruction
system.cpu2.commit.refs                       2019696                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    5329370                       # Number of Instructions Simulated
system.cpu2.committedOps                      5418085                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.383404                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.383404                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             13472954                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                17027                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              931991                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               6282926                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1105104                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2993651                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                 86770                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                33515                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               220385                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1664140                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   962300                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     16675639                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                22508                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       6410514                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 206044                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.092291                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           1100182                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            998069                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.355519                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          17878864                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.363564                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.790883                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                13646877     76.33%     76.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2797524     15.65%     91.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  894209      5.00%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  348310      1.95%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  116349      0.65%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   50149      0.28%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   25163      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     139      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            17878864                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         152546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts               89578                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 1449758                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.320967                       # Inst execution rate
system.cpu2.iew.exec_refs                     2162621                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    575861                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               10436446                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1616663                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             89370                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            79253                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              607766                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            5971759                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1586760                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            86198                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              5787490                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 71493                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               170837                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                 86770                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               350963                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         6708                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           51585                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1736                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           84                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       129822                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        74911                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           232                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        32581                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         56997                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2944710                       # num instructions consuming a value
system.cpu2.iew.wb_count                      5720603                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.803467                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  2365978                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.317258                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       5723171                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 7359242                       # number of integer regfile reads
system.cpu2.int_regfile_writes                3631693                       # number of integer regfile writes
system.cpu2.ipc                              0.295560                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.295560                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           177367      3.02%      3.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              3502995     59.64%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   80      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     62.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1698035     28.91%     91.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             495150      8.43%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               5873688                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     110239                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.018768                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  18656     16.92%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 77537     70.34%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                14043     12.74%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               5806545                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          29740464                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      5720591                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          6525600                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   5705148                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  5873688                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             266611                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined         553673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             4012                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           305                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       280992                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     17878864                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.328527                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.775331                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           14096010     78.84%     78.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2512305     14.05%     92.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             765177      4.28%     97.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             303779      1.70%     98.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             135199      0.76%     99.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              32386      0.18%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              23718      0.13%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               7662      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               2628      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       17878864                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.325748                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           687881                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          107998                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1616663                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             607766                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    227                       # number of misc regfile reads
system.cpu2.numCycles                        18031410                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   153530340                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               11383096                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              3430571                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                599409                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1230540                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                111415                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  928                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              7882669                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               6161133                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3882423                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  3024890                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1387715                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                 86770                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2132002                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  451852                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         7882657                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         21566                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               840                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1279858                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           834                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    23628759                       # The number of ROB reads
system.cpu2.rob.rob_writes                   12069189                       # The number of ROB writes
system.cpu2.timesIdled                           3555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            80.579165                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 458016                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              568405                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect            40184                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           744451                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             15647                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17134                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1487                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 834073                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2338                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         88556                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts            31458                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    733415                       # Number of branches committed
system.cpu3.commit.bw_lim_events                79287                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         266294                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts         199648                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3114303                       # Number of instructions committed
system.cpu3.commit.committedOps               3203029                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     14973990                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.213906                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.914286                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     13660289     91.23%     91.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       656927      4.39%     95.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       201494      1.35%     96.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       197602      1.32%     98.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        74021      0.49%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        13313      0.09%     98.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        84036      0.56%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         7021      0.05%     99.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        79287      0.53%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     14973990                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               24183                       # Number of function calls committed.
system.cpu3.commit.int_insts                  2984174                       # Number of committed integer instructions.
system.cpu3.commit.loads                       935882                       # Number of loads committed
system.cpu3.commit.membars                     177164                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       177164      5.53%      5.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1786439     55.77%     61.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             40      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              80      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1024438     31.98%     93.29% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        214856      6.71%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3203029                       # Class of committed instruction
system.cpu3.commit.refs                       1239306                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3114303                       # Number of Instructions Simulated
system.cpu3.committedOps                      3203029                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.880211                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.880211                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             13142504                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8879                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              442964                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               3512365                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  518453                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  1127709                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                 31767                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                19029                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               200665                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     834073                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   469976                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     14415130                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 7696                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                       3522659                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                  80986                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.054879                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            565474                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            473663                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.231777                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          15021098                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.240473                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.690172                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                12832416     85.43%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1300877      8.66%     94.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  533092      3.55%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  225706      1.50%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   90300      0.60%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   25728      0.17%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   12818      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      40      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     121      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            15021098                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         177358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts               32901                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  760072                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.219870                       # Inst execution rate
system.cpu3.iew.exec_refs                     1290036                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    312930                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               10333891                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts               983994                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             89302                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            29486                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              319925                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            3402324                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               977106                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            26332                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              3341689                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 88489                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                92140                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                 31767                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               278579                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2526                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           21665                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          583                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           58                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads        48112                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        16501                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           128                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        10752                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         22149                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1913651                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3317267                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.836654                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1601063                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.218263                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3318519                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 4163799                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2170195                       # number of integer regfile writes
system.cpu3.ipc                              0.204909                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.204909                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           177373      5.27%      5.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              1891908     56.17%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  43      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   82      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     61.44% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1072391     31.84%     93.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             226212      6.72%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               3368021                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     101160                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030035                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  15909     15.73%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 73405     72.56%     88.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                11843     11.71%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               3291793                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          21860371                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3317255                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          3601716                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   3135752                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  3368021                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             266572                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined         199294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued             2098                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           278                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined        91493                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     15021098                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.224219                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.693620                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           12948656     86.20%     86.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1373140      9.14%     95.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             373015      2.48%     97.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             150794      1.00%     98.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             119621      0.80%     99.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              27422      0.18%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              20099      0.13%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               6527      0.04%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1824      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       15021098                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.221603                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           572164                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           53497                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads              983994                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             319925                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu3.numCycles                        15198456                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   156363194                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               11210111                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2089356                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                572413                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  591364                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                102006                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  630                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              4335809                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               3469274                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            2265189                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  1213699                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1266546                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                 31767                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1954892                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  175833                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         4335797                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         19265                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               732                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1138530                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           727                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    18296262                       # The number of ROB reads
system.cpu3.rob.rob_writes                    6852768                       # The number of ROB writes
system.cpu3.timesIdled                           2904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       346691                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        685034                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        68049                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        15987                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6172207                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       362446                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12380566                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         378433                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             155330                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       202881                       # Transaction distribution
system.membus.trans_dist::CleanEvict           135343                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              919                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            532                       # Transaction distribution
system.membus.trans_dist::ReadExReq            189991                       # Transaction distribution
system.membus.trans_dist::ReadExResp           189950                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        155330                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            38                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1030314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1030314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35082304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35082304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1279                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            346810                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  346810    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              346810                       # Request fanout histogram
system.membus.respLayer1.occupancy         1834060500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1589618505                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    606133158.730159                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   3353155776.353237                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  28338365500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     9411752000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  76372778000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       957359                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          957359                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       957359                       # number of overall hits
system.cpu2.icache.overall_hits::total         957359                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4941                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4941                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4941                       # number of overall misses
system.cpu2.icache.overall_misses::total         4941                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    174422500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    174422500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    174422500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    174422500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       962300                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       962300                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       962300                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       962300                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005135                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005135                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005135                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005135                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 35301.052419                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35301.052419                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 35301.052419                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35301.052419                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          249                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   124.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4354                       # number of writebacks
system.cpu2.icache.writebacks::total             4354                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          555                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          555                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          555                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          555                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4386                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4386                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4386                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4386                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    155632000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    155632000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    155632000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    155632000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004558                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004558                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004558                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004558                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 35483.812130                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 35483.812130                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 35483.812130                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 35483.812130                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4354                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       957359                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         957359                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4941                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4941                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    174422500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    174422500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       962300                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       962300                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005135                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005135                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 35301.052419                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35301.052419                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          555                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          555                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4386                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4386                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    155632000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    155632000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004558                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004558                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 35483.812130                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 35483.812130                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.957625                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             944123                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4354                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           216.840377                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        396184500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.957625                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.967426                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.967426                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1928986                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1928986                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1621401                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1621401                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1621401                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1621401                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       330652                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        330652                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       330652                       # number of overall misses
system.cpu2.dcache.overall_misses::total       330652                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  40400358199                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  40400358199                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  40400358199                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  40400358199                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1952053                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1952053                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1952053                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1952053                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.169387                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.169387                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.169387                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.169387                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 122183.922066                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122183.922066                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 122183.922066                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122183.922066                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       409980                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        11011                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             7159                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             97                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.267775                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   113.515464                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        86565                       # number of writebacks
system.cpu2.dcache.writebacks::total            86565                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       260558                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       260558                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       260558                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       260558                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        70094                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70094                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        70094                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70094                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   7633284602                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7633284602                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   7633284602                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7633284602                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035908                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035908                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035908                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035908                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 108900.684823                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108900.684823                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 108900.684823                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108900.684823                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 86565                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1313402                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1313402                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       194735                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       194735                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  19153309500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19153309500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1508137                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1508137                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.129123                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.129123                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98355.762960                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98355.762960                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       159588                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       159588                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        35147                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35147                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3553148500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3553148500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023305                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023305                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 101093.934048                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101093.934048                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       307999                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        307999                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       135917                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       135917                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21247048699                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21247048699                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       443916                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       443916                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.306177                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.306177                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 156323.702694                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 156323.702694                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       100970                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       100970                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34947                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34947                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4080136102                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4080136102                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.078724                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.078724                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 116752.113257                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 116752.113257                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          179                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          179                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1824500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1824500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.357285                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.357285                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 10192.737430                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 10192.737430                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           85                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           85                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           94                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1113000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1113000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.187625                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.187625                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 11840.425532                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11840.425532                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1357000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1357000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.459610                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.459610                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8224.242424                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8224.242424                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          162                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1212000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1212000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.451253                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.451253                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7481.481481                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7481.481481                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       294000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       294000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       277000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       277000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data        68956                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total          68956                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        19598                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        19598                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   1329336000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   1329336000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        88554                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        88554                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.221311                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.221311                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 67830.186754                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 67830.186754                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        19598                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        19598                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1309738000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1309738000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.221311                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.221311                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 66830.186754                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 66830.186754                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.551897                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1780506                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            89539                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.885257                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        396196000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.551897                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.892247                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.892247                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4172505                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4172505                       # Number of data accesses
system.cpu3.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    632380138.211382                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   3391687495.711007                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          123    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  28338020500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     8001773000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  77782757000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       466000                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          466000                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       466000                       # number of overall hits
system.cpu3.icache.overall_hits::total         466000                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3976                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3976                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3976                       # number of overall misses
system.cpu3.icache.overall_misses::total         3976                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    181874500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    181874500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    181874500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    181874500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       469976                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       469976                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       469976                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       469976                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.008460                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008460                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.008460                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008460                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 45743.083501                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45743.083501                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 45743.083501                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45743.083501                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          402                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   100.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3488                       # number of writebacks
system.cpu3.icache.writebacks::total             3488                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          456                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          456                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          456                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          456                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3520                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3520                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3520                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3520                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    162444500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    162444500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    162444500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    162444500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007490                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007490                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007490                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007490                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 46149.005682                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46149.005682                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 46149.005682                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46149.005682                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3488                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       466000                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         466000                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3976                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3976                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    181874500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    181874500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       469976                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       469976                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.008460                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008460                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 45743.083501                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45743.083501                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          456                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          456                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3520                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3520                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    162444500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    162444500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007490                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007490                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 46149.005682                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46149.005682                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           30.955608                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             447806                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3488                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           128.384748                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        402681500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    30.955608                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.967363                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.967363                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           943472                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          943472                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data       896003                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          896003                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data       896003                       # number of overall hits
system.cpu3.dcache.overall_hits::total         896003                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       264527                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        264527                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       264527                       # number of overall misses
system.cpu3.dcache.overall_misses::total       264527                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  34712419519                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  34712419519                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  34712419519                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  34712419519                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1160530                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1160530                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1160530                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1160530                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.227936                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.227936                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.227936                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.227936                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 131224.485663                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 131224.485663                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 131224.485663                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 131224.485663                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       150743                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        17794                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2625                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            144                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.425905                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   123.569444                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        77716                       # number of writebacks
system.cpu3.dcache.writebacks::total            77716                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       206305                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       206305                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       206305                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       206305                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        58222                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        58222                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        58222                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        58222                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6562787704                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6562787704                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6562787704                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6562787704                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050168                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050168                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050168                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050168                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112720.066367                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112720.066367                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112720.066367                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112720.066367                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 77716                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       793156                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         793156                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       152871                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       152871                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  15636494500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15636494500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       946027                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       946027                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.161593                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.161593                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102285.551216                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102285.551216                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       124908                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       124908                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        27963                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        27963                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   2970533000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2970533000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.029558                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.029558                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106230.840754                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106230.840754                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       102847                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        102847                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       111656                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       111656                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19075925019                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19075925019                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       214503                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       214503                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.520534                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.520534                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 170845.498845                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 170845.498845                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        81397                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        81397                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        30259                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        30259                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3592254704                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3592254704                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.141066                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.141066                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 118716.900889                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 118716.900889                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          306                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          169                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2942000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2942000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.355789                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.355789                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 17408.284024                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17408.284024                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           81                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           81                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           88                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2016500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2016500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.185263                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.185263                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 22914.772727                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22914.772727                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          191                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          191                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          146                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1237000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1237000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          337                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          337                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.433234                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.433234                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8472.602740                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8472.602740                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          141                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1118000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1118000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.418398                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.418398                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7929.078014                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7929.078014                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       344500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       344500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       322500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       322500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data        67520                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total          67520                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        21036                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        21036                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   1472349000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   1472349000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        88556                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        88556                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.237545                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.237545                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 69991.871078                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 69991.871078                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        21036                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        21036                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1451313000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1451313000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.237545                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.237545                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 68991.871078                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 68991.871078                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.785126                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1043130                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            79069                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.192655                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        402693000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.785126                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.868285                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.868285                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2578891                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2578891                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    114003071.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   255891714.162220                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        39000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    946921000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    84188487000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1596043000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     14173047                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14173047                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     14173047                       # number of overall hits
system.cpu0.icache.overall_hits::total       14173047                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      2925847                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       2925847                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      2925847                       # number of overall misses
system.cpu0.icache.overall_misses::total      2925847                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  39542498995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  39542498995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  39542498995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  39542498995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     17098894                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17098894                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     17098894                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17098894                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.171113                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.171113                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.171113                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.171113                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13514.889533                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13514.889533                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13514.889533                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13514.889533                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2969                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.017857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2579992                       # number of writebacks
system.cpu0.icache.writebacks::total          2579992                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       345821                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       345821                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       345821                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       345821                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2580026                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2580026                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2580026                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2580026                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  34038771997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  34038771997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  34038771997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  34038771997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.150888                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150888                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.150888                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150888                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13193.189525                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13193.189525                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13193.189525                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13193.189525                       # average overall mshr miss latency
system.cpu0.icache.replacements               2579992                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     14173047                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14173047                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      2925847                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      2925847                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  39542498995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  39542498995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     17098894                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17098894                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.171113                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.171113                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13514.889533                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13514.889533                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       345821                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       345821                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2580026                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2580026                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  34038771997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  34038771997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.150888                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150888                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13193.189525                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13193.189525                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999282                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16752904                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2579992                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.493394                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999282                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         36777812                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        36777812                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     34717035                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34717035                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     34717035                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34717035                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4240575                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4240575                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4240575                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4240575                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 100070390306                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 100070390306                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 100070390306                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 100070390306                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     38957610                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     38957610                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     38957610                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     38957610                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.108851                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108851                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.108851                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108851                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23598.306906                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23598.306906                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23598.306906                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23598.306906                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       330459                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        25770                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             6476                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            200                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.028258                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   128.850000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3343012                       # number of writebacks
system.cpu0.dcache.writebacks::total          3343012                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       916286                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       916286                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       916286                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       916286                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      3324289                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3324289                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      3324289                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3324289                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  52558247412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  52558247412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  52558247412                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  52558247412                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085331                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085331                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085331                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085331                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15810.372507                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15810.372507                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15810.372507                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15810.372507                       # average overall mshr miss latency
system.cpu0.dcache.replacements               3343012                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     24338084                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       24338084                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3300617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3300617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  60717241500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  60717241500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     27638701                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     27638701                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.119420                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.119420                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18395.724648                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18395.724648                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       498538                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       498538                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2802079                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2802079                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  38701530000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  38701530000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.101382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.101382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13811.719798                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13811.719798                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10378951                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10378951                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       939958                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       939958                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  39353148806                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  39353148806                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     11318909                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     11318909                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083043                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083043                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41866.922571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41866.922571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       417748                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       417748                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       522210                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       522210                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  13856717412                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13856717412                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.046136                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.046136                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26534.760751                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26534.760751                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          218                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10761000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10761000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.233655                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.233655                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 49362.385321                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49362.385321                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          192                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          192                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.027867                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.027867                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 43096.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43096.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          653                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          653                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          187                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          187                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1157000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1157000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.222619                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.222619                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6187.165775                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6187.165775                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          186                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          186                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       972000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       972000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.221429                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.221429                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5225.806452                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5225.806452                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        67617                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          67617                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        21162                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        21162                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1385109000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1385109000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        88779                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        88779                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.238367                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.238367                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 65452.650978                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 65452.650978                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        21162                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        21162                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1363947000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1363947000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.238367                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.238367                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 64452.650978                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 64452.650978                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.959476                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           38130922                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3345221                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.398626                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.959476                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998734                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998734                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         81441576                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        81441576                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             2556965                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3231825                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2610                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               14772                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3081                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               13771                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2025                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               12909                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5837958                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            2556965                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3231825                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2610                       # number of overall hits
system.l2.overall_hits::.cpu1.data              14772                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3081                       # number of overall hits
system.l2.overall_hits::.cpu2.data              13771                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2025                       # number of overall hits
system.l2.overall_hits::.cpu3.data              12909                       # number of overall hits
system.l2.overall_hits::total                 5837958                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             23059                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            110991                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             69886                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1305                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             73128                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             64890                       # number of demand (read+write) misses
system.l2.demand_misses::total                 346288                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            23059                       # number of overall misses
system.l2.overall_misses::.cpu0.data           110991                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1534                       # number of overall misses
system.l2.overall_misses::.cpu1.data            69886                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1305                       # number of overall misses
system.l2.overall_misses::.cpu2.data            73128                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1495                       # number of overall misses
system.l2.overall_misses::.cpu3.data            64890                       # number of overall misses
system.l2.overall_misses::total                346288                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1897658000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  11316402500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    136425000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   8280481500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    113917500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   8593218000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    133412999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   7708843000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38180358499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1897658000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  11316402500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    136425000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   8280481500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    113917500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   8593218000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    133412999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   7708843000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38180358499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2580024                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         3342816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data           84658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4386                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data           86899                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3520                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data           77799                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6184246                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2580024                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        3342816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data          84658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4386                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data          86899                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3520                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data          77799                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6184246                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.033203                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.370174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.825510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.297538                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.841529                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.424716                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.834072                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055995                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.033203                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.370174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.825510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.297538                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.841529                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.424716                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.834072                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055995                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82295.763043                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101957.838924                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88934.159061                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118485.555047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87293.103448                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 117509.271415                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89239.464214                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118798.628448                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110256.083084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82295.763043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101957.838924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88934.159061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118485.555047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87293.103448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 117509.271415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89239.464214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118798.628448                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110256.083084                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              202881                       # number of writebacks
system.l2.writebacks::total                    202881                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            277                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            230                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            241                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1006                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           277                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           230                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           241                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1006                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        23027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       110985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        69804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        73056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        64824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            345282                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        23027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       110985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        69804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        73056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        64824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           345282                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1665737500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  10206069501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    103731501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   7576903000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     87776501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   7857992000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    103721000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   7055813500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34657744503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1665737500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  10206069501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    103731501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   7576903000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     87776501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   7857992000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    103721000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   7055813500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34657744503                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.033201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.303330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.824541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.245098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.840700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.356250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.833224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055833                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.033201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.303330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.824541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.245098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.840700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.356250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.833224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.055833                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72338.450515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91958.998973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82523.071599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108545.398544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 81652.559070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107561.213316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82712.121212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108845.697581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100375.184640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72338.450515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91958.998973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82523.071599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108545.398544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 81652.559070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107561.213316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82712.121212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108845.697581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100375.184640                       # average overall mshr miss latency
system.l2.replacements                         714418                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       801125                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           801125                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       801125                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       801125                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      5356692                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5356692                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      5356692                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5356692                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   67                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                141                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       271000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       299500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              208                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.902439                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.547170                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.647059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.677885                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7324.324324                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   678.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2124.113475                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       749000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       588500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       664500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       847000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2849000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.902439                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.547170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.647059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.677885                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20243.243243                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20293.103448                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20136.363636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20205.673759                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            106                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.718750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.669811                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       243500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       239000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       481000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       464500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1428000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.718750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.669811                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20291.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20041.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20195.652174                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20112.676056                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           479821                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9683                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             8045                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             8961                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                506510                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          62523                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          41884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          44171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          41373                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              189951                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6379811500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4946910500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   5175211000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   4840124500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21342057500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       542344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        51567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        52216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        50334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            696461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.115283                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.812225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.845928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.821969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.272737                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102039.433488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118109.791328                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117163.093432                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116987.516013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112355.594337                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        62523                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        41884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        44171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        41373                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         189951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5754581001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4528070500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4733501000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4426394500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19442547001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.115283                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.812225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.845928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.821969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.272737                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92039.425507                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108109.791328                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 107163.093432                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106987.516013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102355.591710                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       2556965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2610                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2564681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        23059                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            27393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1897658000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    136425000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    113917500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    133412999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2281413499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2580024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2592074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.370174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.297538                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.424716                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82295.763043                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88934.159061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87293.103448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89239.464214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83284.543460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          277                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          230                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          241                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           780                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        23027                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1075                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        26613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1665737500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    103731501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     87776501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    103721000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1960966502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008925                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.303330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.245098                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.356250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72338.450515                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82523.071599                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 81652.559070                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82712.121212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73684.533950                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2752004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5089                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         5726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         3948                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2766767                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        48468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        28002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        28957                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        23517                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          128944                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   4936591000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3333571000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3418007000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   2868718500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14556887500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2800472                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        33091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        34683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        27465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2895711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017307                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.846212                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.834905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.856253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044529                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101852.583148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119047.603743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 118037.331215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121984.883276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112893.097003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           82                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           72                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           66                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          226                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        48462                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        27920                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        28885                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        23451                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       128718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   4451488500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3048832500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   3124491000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2629419000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13254231000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.843734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.832829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.853850                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91855.237093                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109198.871777                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 108170.019041                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112123.960599                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102971.076306                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              38                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            41                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.727273                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.926829                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       152500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       193500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       311000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        76500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       733500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.727273                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.926829                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19062.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19350                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19125                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19302.631579                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998868                       # Cycle average of tags in use
system.l2.tags.total_refs                    12338207                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    714421                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.270219                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.308634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.746339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.285996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.154329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.816645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.106435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.806872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.078366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.695252                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.645447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.270094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.010863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999982                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99453829                       # Number of tag accesses
system.l2.tags.data_accesses                 99453829                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1473664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       7102976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         80448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4467456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         68800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       4675584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         80256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       4148736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22097920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1473664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        80448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        68800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        80256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1703168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12984384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12984384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          23026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         110984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          69804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          73056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          64824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              345280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       202881                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             202881                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17178668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         82800197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           937791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         52077642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           802009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         54503813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           935553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         48362286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             257597961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17178668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       937791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       802009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       935553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19854023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      151360438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            151360438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      151360438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17178668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        82800197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          937791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        52077642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          802009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        54503813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          935553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        48362286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            408958398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    195003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     23026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    101262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     67959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     71265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     62759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001777000500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12010                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12010                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              717179                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             183642                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      345280                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     202881                       # Number of write requests accepted
system.mem_ctrls.readBursts                    345280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   202881                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15423                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7878                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9298                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14287660000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1649285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20472478750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43314.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62064.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   189634                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  164399                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                345280                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               202881                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   75353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   50128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   12077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    7280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       170797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    196.658068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.353858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.567267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        82716     48.43%     48.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        49563     29.02%     77.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13966      8.18%     85.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7361      4.31%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4205      2.46%     92.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2611      1.53%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1819      1.07%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1420      0.83%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7136      4.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       170797                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.464613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.430722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.309766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         11994     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           13      0.11%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12010                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.717713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10722     89.28%     89.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              103      0.86%     90.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              935      7.79%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      1.43%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.47%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.16%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12010                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21110848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  987072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12478976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22097920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12984384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       246.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       145.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    257.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    151.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85784432500                       # Total gap between requests
system.mem_ctrls.avgGap                     156494.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1473664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      6480768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        80448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      4349376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        68800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      4560960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        80256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      4016576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12478976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17178668.461551286280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 75547047.935099720955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 937791.464265177026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 50701169.546537123621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 802009.406591141829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 53167628.242528110743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 935553.298479341203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 46821682.184421829879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 145468839.195132285357                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        23026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       110984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        69804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        73056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        64824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       202881                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    715480500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   5693675750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     50982000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4695724000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     42637750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   4840540750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     51013750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4382424250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2058341125750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31072.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51301.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40558.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67270.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39663.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66257.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40680.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67604.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10145558.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            633360840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            336620295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1186225320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          570446820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6771488880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16187864910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19309373280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44995380345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.516254                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  50008122250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2864420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32911987750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            586208280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            311554320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1168953660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          447369660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6771488880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29857765080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7797878400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46941218280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        547.199108                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19954466500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2864420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62965643500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                229                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          115                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    667945773.913043                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3505054714.469728                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          115    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        43500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  28338272000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            115                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     8970766000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  76813764000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       884182                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          884182                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       884182                       # number of overall hits
system.cpu1.icache.overall_hits::total         884182                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4871                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4871                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4871                       # number of overall misses
system.cpu1.icache.overall_misses::total         4871                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    199175999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    199175999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    199175999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    199175999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       889053                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       889053                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       889053                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       889053                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005479                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005479                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005479                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005479                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 40890.166085                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40890.166085                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 40890.166085                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40890.166085                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          460                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    76.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4112                       # number of writebacks
system.cpu1.icache.writebacks::total             4112                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          727                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          727                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          727                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          727                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4144                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4144                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4144                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4144                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    172909499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    172909499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    172909499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    172909499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004661                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004661                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004661                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004661                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 41725.265203                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41725.265203                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 41725.265203                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41725.265203                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4112                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       884182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         884182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4871                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4871                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    199175999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    199175999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       889053                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       889053                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005479                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005479                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 40890.166085                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40890.166085                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          727                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          727                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4144                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4144                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    172909499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    172909499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004661                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004661                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 41725.265203                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41725.265203                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.959209                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             864395                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4112                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           210.212792                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        389269500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.959209                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.967475                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.967475                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1782250                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1782250                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1425336                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1425336                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1425336                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1425336                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       317008                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        317008                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       317008                       # number of overall misses
system.cpu1.dcache.overall_misses::total       317008                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  39306578576                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39306578576                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  39306578576                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39306578576                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1742344                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1742344                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1742344                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1742344                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.181943                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.181943                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.181943                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.181943                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 123992.386867                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123992.386867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 123992.386867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123992.386867                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       368375                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        21080                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             6226                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            196                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.167202                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   107.551020                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        84859                       # number of writebacks
system.cpu1.dcache.writebacks::total            84859                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       250002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       250002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       250002                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       250002                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        67006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        67006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        67006                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        67006                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7373904548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7373904548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7373904548                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7373904548                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.038457                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038457                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.038457                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038457                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110048.421753                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110048.421753                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110048.421753                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110048.421753                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 84859                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1172758                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1172758                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       186885                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       186885                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  18566359000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18566359000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1359643                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1359643                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137452                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137452                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99346.437649                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99346.437649                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       153373                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       153373                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        33512                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33512                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3457785500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3457785500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.024648                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024648                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103180.517427                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103180.517427                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       252578                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        252578                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       130123                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       130123                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  20740219576                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  20740219576                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       382701                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       382701                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.340012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.340012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 159389.343744                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 159389.343744                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        96629                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        96629                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        33494                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        33494                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3916119048                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3916119048                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.087520                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.087520                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 116920.016958                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 116920.016958                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          278                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          278                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          178                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4087500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4087500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.390351                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.390351                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22963.483146                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22963.483146                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           87                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           87                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           91                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2388500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2388500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.199561                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.199561                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 26247.252747                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26247.252747                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          136                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       951500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       951500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          337                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          337                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.403561                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.403561                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6996.323529                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6996.323529                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          131                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          131                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       833500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       833500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.388724                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.388724                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6362.595420                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6362.595420                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       172000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       172000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       159000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       159000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        66507                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          66507                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        22042                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        22042                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1293019000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1293019000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        88549                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        88549                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.248924                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.248924                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 58661.600581                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 58661.600581                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        22042                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        22042                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1270977000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1270977000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.248924                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.248924                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 57661.600581                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 57661.600581                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.453928                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1580997                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            88897                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.784593                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        389281000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.453928                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.889185                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889185                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3752297                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3752297                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85784530000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5490045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1004006                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5382970                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          511537                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             985                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           567                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1552                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           53                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           53                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           704778                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          704778                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2592075                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2897971                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           41                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           41                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      7740040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     10031560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        12400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       258883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        13126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       263514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       235114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18565165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    330240960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    427892864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       528384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     10849024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       559360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     11101696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       448512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      9952960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              791573760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          726287                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13664768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6910889                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.305916                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6476445     93.71%     93.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 395729      5.73%     99.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  18325      0.27%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  16093      0.23%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4297      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6910889                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12374396463                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         134664225                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6698182                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         118959243                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5405184                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5018181787                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3873320412                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         133680234                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6360655                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               18903437677047500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   3669                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                     3679                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33850.00                       # Real time elapsed on the host
host_tick_rate                           558444650187                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   124178860                       # Number of instructions simulated
sim_ops                                     124539642                       # Number of ops (including micro ops) simulated
sim_seconds                              18903.351893                       # Number of seconds simulated
sim_ticks                                18903351892517500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            94.403821                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                 901413                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              954848                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            42683                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           964280                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5996                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           8031                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2035                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 984410                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1512                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1297                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            40670                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    834939                       # Number of branches committed
system.cpu0.commit.bw_lim_events               183054                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           5169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts         406808                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts             5993040                       # Number of instructions committed
system.cpu0.commit.committedOps               5994390                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     11590165                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.517196                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.739672                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     10281432     88.71%     88.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       374352      3.23%     91.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       146504      1.26%     93.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        38315      0.33%     93.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        27569      0.24%     93.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        32605      0.28%     94.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        69986      0.60%     94.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       436348      3.76%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       183054      1.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     11590165                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   1808811                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               12888                       # Number of function calls committed.
system.cpu0.commit.int_insts                  5065150                       # Number of committed integer instructions.
system.cpu0.commit.loads                      1647771                       # Number of loads committed
system.cpu0.commit.membars                       2287                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         2386      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         3239629     54.04%     54.08% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1426      0.02%     54.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             202      0.00%     54.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        786639     13.12%     67.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            97      0.00%     67.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        102550      1.71%     68.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult        35477      0.59%     69.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv         31318      0.52%     70.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc        35518      0.59%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         901844     15.04%     85.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         40092      0.67%     86.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       747224     12.47%     98.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        69988      1.17%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          5994390                       # Class of committed instruction
system.cpu0.commit.refs                       1759148                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                    5993040                       # Number of Instructions Simulated
system.cpu0.committedOps                      5994390                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.230658                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.230658                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles              8717245                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2055                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved              852252                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts               6695339                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                  653494                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  1974889                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 41419                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3537                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               278341                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     984410                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   125406                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     11115671                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 3064                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                       7056909                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           54                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  86882                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.073637                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles            506145                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            907409                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.527879                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          11665388                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.605193                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.985203                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 6958817     59.65%     59.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 3633278     31.15%     90.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  120609      1.03%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  819677      7.03%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   39155      0.34%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4404      0.04%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   80168      0.69%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    7606      0.07%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1674      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            11665388                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  1892307                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 1749697                       # number of floating regfile writes
system.cpu0.idleCycles                        1703036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               41170                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  862360                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.495121                       # Inst execution rate
system.cpu0.iew.exec_refs                     2286810                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    112402                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                4903320                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              1768663                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3108                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            38916                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              114974                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts            6397730                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              2174408                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            42464                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts              6618992                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 36616                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1460302                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 41419                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1540711                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        77205                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            2013                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          243                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       120892                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         3597                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           243                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         5394                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect         35776                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                  5175238                       # num instructions consuming a value
system.cpu0.iew.wb_count                      6108120                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849824                       # average fanout of values written-back
system.cpu0.iew.wb_producers                  4398040                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.456907                       # insts written-back per cycle
system.cpu0.iew.wb_sent                       6111816                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 7283189                       # number of integer regfile reads
system.cpu0.int_regfile_writes                3394972                       # number of integer regfile writes
system.cpu0.ipc                              0.448298                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.448298                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2938      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              3360133     50.44%     50.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1460      0.02%     50.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  204      0.00%     50.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             790488     11.87%     62.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 99      0.00%     62.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             104334      1.57%     63.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult             35690      0.54%     64.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     64.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv              31318      0.47%     64.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc             35666      0.54%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             1231241     18.48%     83.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              41387      0.62%     84.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         956309     14.36%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         70188      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               6661455                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                2233541                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads            4257701                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      1819834                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           2009969                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     366295                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.054987                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  81795     22.33%     22.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  227      0.06%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  56      0.02%     22.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               147686     40.32%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  30      0.01%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 73491     20.06%     82.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1560      0.43%     83.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            61450     16.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses               4791271                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads          21101513                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses      4288286                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes          4791346                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                   6392198                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                  6661455                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               5532                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined         403343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued             4620                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           363                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined       360057                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     11665388                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.571044                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.372078                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            8918536     76.45%     76.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1277757     10.95%     87.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             517236      4.43%     91.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             332413      2.85%     94.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             245957      2.11%     96.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             108138      0.93%     97.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             117837      1.01%     98.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              59665      0.51%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              87849      0.75%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       11665388                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.498298                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            27469                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           13265                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             1768663                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             114974                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                1886280                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                991599                       # number of misc regfile writes
system.cpu0.numCycles                        13368424                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      141814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                6680222                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps              5054907                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                310411                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                  825552                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1657354                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 2474                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups              9261412                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts               6539630                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands            5529802                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  2031379                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 41713                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 41419                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2023709                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                  474900                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups          2029603                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups         7231809                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         63107                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1886                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1598669                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1853                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    17802433                       # The number of ROB reads
system.cpu0.rob.rob_writes                   12877624                       # The number of ROB writes
system.cpu0.timesIdled                          16723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  543                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.192253                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 871151                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              878245                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            33981                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           913101                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2646                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           3168                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             522                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 922117                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          355                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1134                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts            32987                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    797597                       # Number of branches committed
system.cpu1.commit.bw_lim_events               151025                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts         327948                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             5779038                       # Number of instructions committed
system.cpu1.commit.committedOps               5780504                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     11195859                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.516307                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.746363                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      9981487     89.15%     89.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       320238      2.86%     92.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       126373      1.13%     93.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        29772      0.27%     93.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        23301      0.21%     93.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        26410      0.24%     93.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        76021      0.68%     94.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       461232      4.12%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       151025      1.35%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     11195859                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   1776378                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5335                       # Number of function calls committed.
system.cpu1.commit.int_insts                  4877522                       # Number of committed integer instructions.
system.cpu1.commit.loads                      1604884                       # Number of loads committed
system.cpu1.commit.membars                       2382                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2382      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         3136752     54.26%     54.31% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             47      0.00%     54.31% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              70      0.00%     54.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        776617     13.44%     67.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     67.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         92775      1.60%     69.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult        30161      0.52%     69.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         32320      0.56%     70.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc        30179      0.52%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         857314     14.83%     85.78% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          7561      0.13%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead       748704     12.95%     98.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        65622      1.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          5780504                       # Class of committed instruction
system.cpu1.commit.refs                       1679201                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    5779038                       # Number of Instructions Simulated
system.cpu1.committedOps                      5780504                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.997641                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.997641                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles              8901135                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1002                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              824360                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6362316                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  352461                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  1676397                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                 33453                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2356                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               292555                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                     922117                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                    86954                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     11044514                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 1255                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                       6688986                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                  68894                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.079875                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            177040                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            873797                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.579412                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          11256001                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.594570                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.962766                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 6743752     59.91%     59.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3501598     31.11%     91.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  104280      0.93%     91.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  801242      7.12%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   28865      0.26%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    1322      0.01%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   68262      0.61%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6480      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     200      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            11256001                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  1842390                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 1720804                       # number of floating regfile writes
system.cpu1.idleCycles                         288441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts               33486                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  818427                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.558664                       # Inst execution rate
system.cpu1.iew.exec_refs                     2271501                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                     74905                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                5127977                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1701526                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2424                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            35181                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts               76386                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            6104935                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              2196596                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            35092                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              6449465                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 38096                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1451065                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                 33453                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1533803                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        88785                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             891                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads        96642                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores         2069                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            93                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect         3421                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         30065                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  5077932                       # num instructions consuming a value
system.cpu1.iew.wb_count                      5869943                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.853030                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  4331626                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.508465                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       5872807                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 7081420                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3261762                       # number of integer regfile writes
system.cpu1.ipc                              0.500591                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.500591                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2771      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3232461     49.85%     49.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     49.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   70      0.00%     49.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd             780102     12.03%     61.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     61.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              94402      1.46%     63.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult             30328      0.47%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              32320      0.50%     64.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc             30352      0.47%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1210964     18.67%     83.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               8054      0.12%     83.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         996830     15.37%     98.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         65848      1.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               6484557                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                2246370                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads            4276667                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      1786448                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes           1946148                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     382364                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.058965                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  82381     21.55%     21.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   17      0.00%     21.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  366      0.10%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  80      0.02%     21.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               149036     38.98%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                  43      0.01%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     60.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 83794     21.91%     82.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    1      0.00%     82.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            66644     17.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4617780                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          20335460                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4083495                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          4483311                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   6100050                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  6484557                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4885                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined         324431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             4648                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           285                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       292178                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     11256001                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.576098                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.401584                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            8691832     77.22%     77.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1129632     10.04%     87.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             476259      4.23%     91.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             326461      2.90%     94.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             252279      2.24%     96.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             108445      0.96%     97.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             116508      1.04%     98.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              64045      0.57%     99.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              90540      0.80%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       11256001                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.561704                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            21288                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9762                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1701526                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              76386                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                1842373                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                962052                       # number of misc regfile writes
system.cpu1.numCycles                        11544442                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     1993910                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                6911092                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              4911003                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                331015                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  523684                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1632092                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1057                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              8844426                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               6229038                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            5303910                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  1749934                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 13729                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                 33453                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1989282                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                  392907                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups          1964593                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         6879833                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         48556                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1323                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1691748                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1319                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    17150764                       # The number of ROB reads
system.cpu1.rob.rob_writes                   12277054                       # The number of ROB writes
system.cpu1.timesIdled                           3290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.244525                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 867023                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              873623                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect            33411                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           908496                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2631                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           3242                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             611                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 917810                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          428                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1142                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts            32485                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    794574                       # Number of branches committed
system.cpu2.commit.bw_lim_events               150992                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           4563                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts         330806                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             5757020                       # Number of instructions committed
system.cpu2.commit.committedOps               5758458                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     11172473                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.515415                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.745244                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      9963402     89.18%     89.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       318744      2.85%     92.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       125311      1.12%     93.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        29626      0.27%     93.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        23414      0.21%     93.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        26233      0.23%     93.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        75800      0.68%     94.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       458951      4.11%     98.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       150992      1.35%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     11172473                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   1768857                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                5400                       # Number of function calls committed.
system.cpu2.commit.int_insts                  4859512                       # Number of committed integer instructions.
system.cpu2.commit.loads                      1598507                       # Number of loads committed
system.cpu2.commit.membars                       2359                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         2359      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         3125255     54.27%     54.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             65      0.00%     54.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              70      0.00%     54.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd        773161     13.43%     67.74% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     67.74% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt         92373      1.60%     69.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult        29953      0.52%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv         32320      0.56%     70.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc        29979      0.52%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.95% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         854000     14.83%     85.78% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          7852      0.14%     85.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead       745649     12.95%     98.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        65422      1.14%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          5758458                       # Class of committed instruction
system.cpu2.commit.refs                       1672923                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    5757020                       # Number of Instructions Simulated
system.cpu2.committedOps                      5758458                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.005404                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.005404                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles              8874442                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  931                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              821636                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               6340580                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  355869                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  1679313                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                 32977                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2369                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               290120                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                     917810                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                    85882                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     11009600                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 1269                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                       6658537                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                  67806                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.079497                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            189218                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            869654                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.576739                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          11232721                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.593070                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.961349                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 6739061     59.99%     59.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 3487749     31.05%     91.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  104025      0.93%     91.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  797933      7.10%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   28550      0.25%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    1314      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   67422      0.60%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6446      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            11232721                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  1834383                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 1713599                       # number of floating regfile writes
system.cpu2.idleCycles                         312432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts               32950                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  815794                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.556968                       # Inst execution rate
system.cpu2.iew.exec_refs                     2266970                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                     75055                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                5068862                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1695961                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              2415                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            33731                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts               76654                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            6085716                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              2191915                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            35050                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              6430283                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 38471                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1481664                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                 32977                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1564105                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        88819                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             897                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads        97454                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores         2238                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           113                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect         3255                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         29695                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  5060411                       # num instructions consuming a value
system.cpu2.iew.wb_count                      5849343                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.852727                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  4315150                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.506649                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       5852235                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 7061007                       # number of integer regfile reads
system.cpu2.int_regfile_writes                3250963                       # number of integer regfile writes
system.cpu2.ipc                              0.498653                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.498653                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             2757      0.04%      0.04% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              3221694     49.83%     49.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  72      0.00%     49.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   72      0.00%     49.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd             776673     12.01%     61.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     61.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt              94091      1.46%     63.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult             30152      0.47%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv              32320      0.50%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc             30154      0.47%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1208769     18.70%     83.47% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               8428      0.13%     83.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead         994507     15.38%     98.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         65644      1.02%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               6465333                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                2241502                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads            4265135                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      1779057                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes           1939813                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     383552                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.059324                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  81635     21.28%     21.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      8      0.00%     21.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   20      0.01%     21.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                  377      0.10%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  76      0.02%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               150938     39.35%     60.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                  41      0.01%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     60.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 83943     21.89%     82.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    5      0.00%     82.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead            66508     17.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4604626                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          20286544                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4070286                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          4473274                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   6080858                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  6465333                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               4858                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined         327258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             4740                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           295                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       294374                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     11232721                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.575580                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.400405                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            8674519     77.23%     77.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1127573     10.04%     87.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             475746      4.24%     91.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             324627      2.89%     94.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             251924      2.24%     96.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             108401      0.97%     97.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             116516      1.04%     98.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              63730      0.57%     99.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              89685      0.80%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       11232721                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.560004                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            21533                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            9802                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1695961                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              76654                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                1834679                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                957786                       # number of misc regfile writes
system.cpu2.numCycles                        11545153                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     1993498                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                6892311                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              4891914                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                326758                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  526059                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1626268                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  851                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              8814489                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               6208662                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            5285991                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  1751365                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 13907                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                 32977                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1979199                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  394077                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups          1955608                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6858881                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         50810                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1293                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1676286                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1286                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    17108210                       # The number of ROB reads
system.cpu2.rob.rob_writes                   12238794                       # The number of ROB writes
system.cpu2.timesIdled                           3500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.947457                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 868258                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              877494                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect            33072                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           908851                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              2582                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           3166                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             584                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 918077                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          447                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1140                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts            32114                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    796046                       # Number of branches committed
system.cpu3.commit.bw_lim_events               150822                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           4553                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts         319185                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             5766798                       # Number of instructions committed
system.cpu3.commit.committedOps               5768250                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     11199784                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.515032                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.744794                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      9987973     89.18%     89.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       320073      2.86%     92.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       125105      1.12%     93.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        33268      0.30%     93.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        19641      0.18%     93.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        26100      0.23%     93.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        75091      0.67%     94.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       461711      4.12%     98.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       150822      1.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     11199784                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   1770404                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                5316                       # Number of function calls committed.
system.cpu3.commit.int_insts                  4869139                       # Number of committed integer instructions.
system.cpu3.commit.loads                      1601874                       # Number of loads committed
system.cpu3.commit.membars                       2366                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         2366      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         3132592     54.31%     54.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             55      0.00%     54.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              70      0.00%     54.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd        774604     13.43%     67.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     67.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt         91529      1.59%     69.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult        29556      0.51%     69.88% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.88% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv         32288      0.56%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc        29574      0.51%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.95% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         855143     14.82%     85.78% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          7620      0.13%     85.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead       747871     12.97%     98.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        64982      1.13%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          5768250                       # Class of committed instruction
system.cpu3.commit.refs                       1675616                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    5766798                       # Number of Instructions Simulated
system.cpu3.committedOps                      5768250                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.998970                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.998970                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles              8890677                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  963                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              822356                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               6335687                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  348014                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  1698212                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                 32576                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 2541                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               288947                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     918077                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                    84618                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     11048363                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 1225                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       6652215                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                  67068                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.079641                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            176449                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            870840                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.577066                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          11258426                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.591193                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.958442                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 6764100     60.08%     60.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 3488987     30.99%     91.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  103810      0.92%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  799402      7.10%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   28286      0.25%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    1581      0.01%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   65984      0.59%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    6066      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     210      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            11258426                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  1833610                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 1714347                       # number of floating regfile writes
system.cpu3.idleCycles                         269233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts               32531                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  816334                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.557659                       # Inst execution rate
system.cpu3.iew.exec_refs                     2262224                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                     74380                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                5166048                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1695972                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2438                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            32112                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts               75825                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            6084006                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              2187844                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            34648                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              6428500                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 37963                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1453924                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                 32576                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1535508                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        87922                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             884                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads        94098                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores         2083                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            85                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect         3137                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         29394                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  5057462                       # num instructions consuming a value
system.cpu3.iew.wb_count                      5853591                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.853682                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  4317464                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.507787                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       5856369                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 7062262                       # number of integer regfile reads
system.cpu3.int_regfile_writes                3254387                       # number of integer regfile writes
system.cpu3.ipc                              0.500258                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.500258                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             2755      0.04%      0.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              3225265     49.90%     49.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  58      0.00%     49.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   70      0.00%     49.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd             777625     12.03%     61.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     61.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt              93104      1.44%     63.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult             29693      0.46%     63.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv              32288      0.50%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc             29737      0.46%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1204561     18.64%     83.48% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               8193      0.13%     83.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead         994597     15.39%     98.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         65202      1.01%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               6463148                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                2242316                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads            4264629                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      1779359                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes           1933634                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     385470                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.059641                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  82113     21.30%     21.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   22      0.01%     21.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                  395      0.10%     21.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  85      0.02%     21.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               152717     39.62%     61.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                  41      0.01%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     61.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 83283     21.61%     82.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    4      0.00%     82.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead            66810     17.33%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4603547                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          20310151                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      4074232                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          4466213                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   6079099                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  6463148                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4907                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined         315756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued             4588                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           354                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       286149                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     11258426                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.574072                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.399358                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            8698884     77.27%     77.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1132882     10.06%     87.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             472618      4.20%     91.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             323950      2.88%     94.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             252539      2.24%     96.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             106819      0.95%     97.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             116886      1.04%     98.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              63171      0.56%     99.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              90677      0.81%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       11258426                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.560664                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            20974                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9508                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1695972                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              75825                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                1834126                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                957551                       # number of misc regfile writes
system.cpu3.numCycles                        11527659                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     2009653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                6951310                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              4900841                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                316913                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  517772                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1586673                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  591                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              8810382                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               6205508                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            5283704                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  1770559                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 14506                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                 32576                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1935190                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  382863                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups          1951103                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6859279                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         51019                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1320                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1661253                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1315                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    17134148                       # The number of ROB reads
system.cpu3.rob.rob_writes                   12233521                       # The number of ROB writes
system.cpu3.timesIdled                           3138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       403060                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        726124                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       839204                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        76172                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       676770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       322005                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1980027                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         398177                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             383277                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34017                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict           289132                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2210                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1038                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16445                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16320                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        383277                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1125721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1125721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     27751616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27751616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2577                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            402970                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  402970    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              402970                       # Request fanout histogram
system.membus.respLayer1.occupancy         2093426250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           967400009                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                408                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          205                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    92211444488014.640625                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1320266892457848.500000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          204     99.51%     99.51% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1      0.49%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 18903345126848000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            205                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     5772474500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 18903346120043000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst        81872                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           81872                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst        81872                       # number of overall hits
system.cpu2.icache.overall_hits::total          81872                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4010                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4010                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4010                       # number of overall misses
system.cpu2.icache.overall_misses::total         4010                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    269926500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    269926500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    269926500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    269926500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst        85882                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        85882                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst        85882                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        85882                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.046692                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.046692                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.046692                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.046692                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 67313.341646                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67313.341646                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 67313.341646                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67313.341646                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    50.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3736                       # number of writebacks
system.cpu2.icache.writebacks::total             3736                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          274                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          274                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          274                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          274                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3736                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3736                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3736                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3736                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    249298500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    249298500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    249298500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    249298500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.043502                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.043502                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.043502                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.043502                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 66728.720557                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66728.720557                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 66728.720557                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66728.720557                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3736                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst        81872                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          81872                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4010                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4010                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    269926500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    269926500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst        85882                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        85882                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.046692                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.046692                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 67313.341646                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67313.341646                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          274                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          274                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3736                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3736                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    249298500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    249298500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.043502                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.043502                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 66728.720557                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66728.720557                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             103230                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3768                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            27.396497                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           175500                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          175500                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data       760019                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          760019                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data       760019                       # number of overall hits
system.cpu2.dcache.overall_hits::total         760019                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       955439                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        955439                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       955439                       # number of overall misses
system.cpu2.dcache.overall_misses::total       955439                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  53805828497                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  53805828497                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  53805828497                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  53805828497                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1715458                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1715458                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1715458                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1715458                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.556959                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.556959                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.556959                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.556959                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 56315.294328                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56315.294328                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 56315.294328                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56315.294328                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1822938                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2331                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            97979                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             35                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    18.605395                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    66.600000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       243072                       # number of writebacks
system.cpu2.dcache.writebacks::total           243072                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       711289                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       711289                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       711289                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       711289                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       244150                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       244150                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       244150                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       244150                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  10860294793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10860294793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  10860294793                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10860294793                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.142324                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.142324                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.142324                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.142324                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 44482.059361                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 44482.059361                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 44482.059361                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 44482.059361                       # average overall mshr miss latency
system.cpu2.dcache.replacements                243072                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       716325                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         716325                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       926523                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       926523                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  51422676000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  51422676000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1642848                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1642848                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.563974                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.563974                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 55500.701008                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55500.701008                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       686497                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       686497                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       240026                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       240026                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  10523646500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10523646500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.146104                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.146104                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 43843.777341                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43843.777341                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data        43694                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         43694                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        28916                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        28916                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   2383152497                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2383152497                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data        72610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        72610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.398237                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.398237                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 82416.395663                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82416.395663                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        24792                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        24792                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         4124                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4124                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    336648293                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    336648293                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056797                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056797                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 81631.496848                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 81631.496848                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          628                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          628                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          188                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          188                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6990000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6990000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.230392                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.230392                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37180.851064                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37180.851064                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           41                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          147                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          147                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      4011500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4011500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.180147                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.180147                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27289.115646                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27289.115646                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          331                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          287                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          287                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2930000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2930000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          618                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          618                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.464401                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.464401                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 10209.059233                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10209.059233                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          274                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          274                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      2680000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2680000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.443366                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.443366                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  9781.021898                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9781.021898                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       533000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       533000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       509000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       509000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          232                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            232                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          910                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          910                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     21776500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     21776500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1142                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1142                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.796848                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.796848                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 23930.219780                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 23930.219780                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          910                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          910                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     20866500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     20866500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.796848                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.796848                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 22930.219780                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 22930.219780                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1007387                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           244771                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             4.115631                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    32.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     1.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3680807                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3680807                       # Number of data accesses
system.cpu3.numPwrStateTransitions                432                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    87112194141917.046875                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   1283242682682281                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          216     99.54%     99.54% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      0.46%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        40000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 18903345127568000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     5763721500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 18903346128796000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst        80900                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           80900                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst        80900                       # number of overall hits
system.cpu3.icache.overall_hits::total          80900                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3717                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3717                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3717                       # number of overall misses
system.cpu3.icache.overall_misses::total         3717                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    235410500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    235410500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    235410500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    235410500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst        84617                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        84617                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst        84617                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        84617                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.043927                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.043927                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.043927                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.043927                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 63333.467850                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63333.467850                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 63333.467850                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63333.467850                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    44.200000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3484                       # number of writebacks
system.cpu3.icache.writebacks::total             3484                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          233                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          233                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          233                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          233                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3484                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3484                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3484                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3484                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    219050500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    219050500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    219050500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    219050500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.041174                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.041174                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.041174                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.041174                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 62873.277842                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62873.277842                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 62873.277842                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62873.277842                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3484                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst        80900                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          80900                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3717                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3717                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    235410500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    235410500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst        84617                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        84617                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.043927                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.043927                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 63333.467850                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63333.467850                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          233                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          233                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3484                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3484                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    219050500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    219050500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.041174                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.041174                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 62873.277842                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62873.277842                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             106098                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3516                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            30.175768                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           172718                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          172718                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data       760016                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          760016                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data       760016                       # number of overall hits
system.cpu3.dcache.overall_hits::total         760016                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       956057                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        956057                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       956057                       # number of overall misses
system.cpu3.dcache.overall_misses::total       956057                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  54570402241                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  54570402241                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  54570402241                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  54570402241                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1716073                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1716073                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1716073                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1716073                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.557119                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.557119                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.557119                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.557119                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 57078.607490                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57078.607490                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 57078.607490                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57078.607490                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1801971                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         2071                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            97054                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             43                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    18.566685                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    48.162791                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       241732                       # number of writebacks
system.cpu3.dcache.writebacks::total           241732                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       713152                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       713152                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       713152                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       713152                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       242905                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       242905                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       242905                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       242905                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  10799768300                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10799768300                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  10799768300                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10799768300                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.141547                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.141547                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.141547                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.141547                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 44460.872769                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 44460.872769                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 44460.872769                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 44460.872769                       # average overall mshr miss latency
system.cpu3.dcache.replacements                241732                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       717239                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         717239                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       926890                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       926890                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  52006264000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  52006264000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      1644129                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1644129                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.563757                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.563757                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 56108.345111                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56108.345111                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       688146                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       688146                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       238744                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       238744                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  10454297500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10454297500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.145210                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.145210                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 43788.733958                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43788.733958                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data        42777                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         42777                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        29167                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        29167                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   2564138241                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2564138241                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data        71944                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        71944                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.405413                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.405413                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 87912.306408                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87912.306408                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        25006                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        25006                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         4161                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4161                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    345470800                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    345470800                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.057837                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.057837                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 83025.907234                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 83025.907234                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          653                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          653                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          179                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          179                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6092500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6092500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.215144                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.215144                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 34036.312849                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34036.312849                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           37                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          142                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          142                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      4469000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4469000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.170673                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.170673                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 31471.830986                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31471.830986                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          309                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          309                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          300                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          300                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2543000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2543000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          609                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          609                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.492611                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.492611                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8476.666667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8476.666667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          291                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          291                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2297000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2297000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.477833                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.477833                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7893.470790                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7893.470790                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       810500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       810500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       765500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       765500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          220                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            220                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          920                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          920                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     22473000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     22473000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1140                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1140                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.807018                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.807018                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 24427.173913                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 24427.173913                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          920                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          920                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     21553000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     21553000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.807018                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.807018                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 23427.173913                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 23427.173913                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.000000                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1006232                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           243440                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.133388                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.937500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          3680722                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         3680722                       # Number of data accesses
system.cpu0.numPwrStateTransitions                181                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           91                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    207729068223703.281250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1981609007003624.750000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           90     98.90%     98.90% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::overflows            1      1.10%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 18903345137405000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             91                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     6684160500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 18903345208357000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       108772                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          108772                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       108772                       # number of overall hits
system.cpu0.icache.overall_hits::total         108772                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16633                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16633                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16633                       # number of overall misses
system.cpu0.icache.overall_misses::total        16633                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1241981499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1241981499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1241981499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1241981499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       125405                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125405                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       125405                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125405                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.132634                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.132634                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.132634                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.132634                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74669.722780                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74669.722780                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74669.722780                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74669.722780                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          878                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.875000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15532                       # number of writebacks
system.cpu0.icache.writebacks::total            15532                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1103                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1103                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1103                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1103                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15530                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15530                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15530                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15530                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1158721999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1158721999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1158721999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1158721999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.123839                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.123839                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.123839                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.123839                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74611.847972                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74611.847972                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74611.847972                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74611.847972                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15532                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       108772                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         108772                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16633                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16633                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1241981499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1241981499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       125405                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125405                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.132634                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.132634                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74669.722780                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74669.722780                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1103                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1103                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15530                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15530                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1158721999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1158721999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.123839                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.123839                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74611.847972                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74611.847972                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             124471                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15564                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.997366                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           266342                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          266342                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       901296                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          901296                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       901296                       # number of overall hits
system.cpu0.dcache.overall_hits::total         901296                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       911442                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        911442                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       911442                       # number of overall misses
system.cpu0.dcache.overall_misses::total       911442                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  53119588728                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  53119588728                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  53119588728                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  53119588728                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1812738                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1812738                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1812738                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1812738                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.502799                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.502799                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.502799                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.502799                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 58280.821740                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58280.821740                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 58280.821740                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58280.821740                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1607148                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2525                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            84749                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             55                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    18.963622                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    45.909091                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       230514                       # number of writebacks
system.cpu0.dcache.writebacks::total           230514                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       680091                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       680091                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       680091                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       680091                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       231351                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       231351                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       231351                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       231351                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  10920895614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10920895614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  10920895614                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10920895614                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.127625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.127625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.127625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.127625                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 47204.877498                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47204.877498                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 47204.877498                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47204.877498                       # average overall mshr miss latency
system.cpu0.dcache.replacements                230514                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       830605                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         830605                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       872996                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       872996                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  50194965000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  50194965000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1703601                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1703601                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.512442                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.512442                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 57497.359667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57497.359667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       648935                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       648935                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       224061                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       224061                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  10339950500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10339950500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.131522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.131522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 46147.926234                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46147.926234                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data        70691                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70691                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        38446                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        38446                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   2924623728                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2924623728                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       109137                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       109137                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.352273                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.352273                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76070.949592                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76070.949592                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        31156                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        31156                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         7290                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7290                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    580945114                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    580945114                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066797                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066797                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79690.687791                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79690.687791                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          895                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          895                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          218                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6514000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6514000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.195867                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.195867                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29880.733945                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29880.733945                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          163                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           55                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       322000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       322000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.049416                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.049416                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5854.545455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5854.545455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          549                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          549                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          377                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          377                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2366500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2366500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          926                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          926                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.407127                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.407127                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6277.188329                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6277.188329                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          361                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          361                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2023500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2023500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.389849                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.389849                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5605.263158                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5605.263158                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       283500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       283500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       265500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       265500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          472                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            472                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          825                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          825                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     24749000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     24749000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1297                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1297                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.636083                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.636083                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 29998.787879                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 29998.787879                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          825                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          825                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     23924000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     23924000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.636083                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.636083                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 28998.787879                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 28998.787879                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           30.000001                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1136883                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           231756                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.905517                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    30.000001                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.937500                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3863873                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3863873                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1872                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              129052                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              147086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1098                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              146368                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              145995                       # number of demand (read+write) hits
system.l2.demand_hits::total                   573723                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1872                       # number of overall hits
system.l2.overall_hits::.cpu0.data             129052                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1138                       # number of overall hits
system.l2.overall_hits::.cpu1.data             147086                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1098                       # number of overall hits
system.l2.overall_hits::.cpu2.data             146368                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1114                       # number of overall hits
system.l2.overall_hits::.cpu3.data             145995                       # number of overall hits
system.l2.overall_hits::total                  573723                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            100839                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             96650                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2638                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             96845                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2370                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             95709                       # number of demand (read+write) misses
system.l2.demand_misses::total                 411076                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13659                       # number of overall misses
system.l2.overall_misses::.cpu0.data           100839                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2366                       # number of overall misses
system.l2.overall_misses::.cpu1.data            96650                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2638                       # number of overall misses
system.l2.overall_misses::.cpu2.data            96845                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2370                       # number of overall misses
system.l2.overall_misses::.cpu3.data            95709                       # number of overall misses
system.l2.overall_misses::total                411076                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1112545500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   8880712000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    205638500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   8565245500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    230165500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   8596177000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    200075000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   8544822000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      36335381000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1112545500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   8880712000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    205638500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   8565245500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    230165500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   8596177000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    200075000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   8544822000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     36335381000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          229891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3504                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          243736                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3736                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          243213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3484                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          241704                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               984799                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         229891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3504                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         243736                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3736                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         243213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3484                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         241704                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              984799                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.879467                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.438638                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.675228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.396536                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.706103                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.398190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.680253                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.395976                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.417421                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.879467                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.438638                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.675228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.396536                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.706103                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.398190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.680253                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.395976                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.417421                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81451.460575                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88068.227571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86913.989856                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 88621.267460                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst        87250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 88762.217977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 84419.831224                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 89279.190045                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88390.908251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81451.460575                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88068.227571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86913.989856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 88621.267460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst        87250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 88762.217977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 84419.831224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 89279.190045                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88390.908251                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34016                       # number of writebacks
system.l2.writebacks::total                     34016                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2311                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            395                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           2669                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            394                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2611                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            399                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           2471                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               11368                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2311                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           395                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          2669                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           394                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2611                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           399                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          2471                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              11368                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        98528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        93981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        94234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        93238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            399708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        98528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        93981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        94234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        93238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           399708                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    970907001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   7776731503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    156315500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   7487338503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    179830002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   7522510003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    152166001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   7483648502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31729447015                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    970907001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   7776731503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    156315500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   7487338503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    179830002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   7522510003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    152166001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   7483648502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31729447015                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.871869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.428586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.562500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.385585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.600642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.387455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.565729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.385753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.405878                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.871869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.428586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.562500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.385585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.600642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.387455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.565729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.385753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.405878                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71701.277675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78929.152150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79307.711821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79668.640502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 80138.147059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 79827.981440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 77202.435819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 80263.932109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79381.566081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71701.277675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78929.152150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79307.711821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79668.640502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 80138.147059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 79827.981440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 77202.435819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 80263.932109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79381.566081                       # average overall mshr miss latency
system.l2.replacements                         719724                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46227                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46227                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks        46228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000022                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000022                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000022                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000022                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       419732                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           419732                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       419737                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       419737                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           136                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           152                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                512                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       237500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       226500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       233000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       651000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1348000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          176                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          181                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          177                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              622                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.772727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.839779                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.830508                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.823151                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3084.415584                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1665.441176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1532.894737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4428.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2632.812500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          134                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          150                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          140                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           501                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1545500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2746500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3082500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3006998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10381498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.761364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.828729                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.790960                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.805466                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20496.268657                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20550                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21478.557143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20721.552894                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              179                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       182000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       866500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       294000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       242000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1584500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            227                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.794872                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.860000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.773333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.746032                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.788546                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5870.967742                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 20151.162791                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5068.965517                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5148.936170                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  8851.955307                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          174                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       620500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       785000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1156500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       971000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3533000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.794872                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.780000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.760000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.746032                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.766520                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20016.129032                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20128.205128                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20289.473684                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20659.574468                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20304.597701                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data              741                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              803                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              853                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              803                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3200                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           6409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           3359                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           3342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           3315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16425                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    576272000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    332380500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    329865000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data    339209500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1577727000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         7150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         4162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         4195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data         4118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.896364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.807064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.796663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.805002                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.836943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89916.055547                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98952.217922                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 98702.872531                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 102325.641026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96056.438356                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         6409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         3359                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         3342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         3315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16425                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    512181501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    298790500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    296445000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    306059500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1413476501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.896364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.807064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.796663                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.805002                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.836943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79915.977688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88952.217922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 88702.872531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 92325.641026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86056.407976                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1098                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2638                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21033                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1112545500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    205638500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    230165500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    200075000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1748424500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3504                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.879467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.675228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.706103                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.680253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.801105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81451.460575                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86913.989856                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst        87250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 84419.831224                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83127.680312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          118                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          395                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          394                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          399                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1306                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13541                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1971                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2244                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1971                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        19727                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    970907001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    156315500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    179830002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    152166001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1459218504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.871869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.562500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.600642                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.565729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.751362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71701.277675                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79307.711821                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 80138.147059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 77202.435819                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73970.624221                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       128311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       146283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       145515                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       145192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            565301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        94430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        93291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        93503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        92394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          373618                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   8304440000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   8232865000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   8266312000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   8205612500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  33009229500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       222741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       239574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       239018                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       237586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        938919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.423945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.389404                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.391196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.388887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.397924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87942.814783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88249.295216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 88406.917425                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 88811.097041                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88350.211981                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2311                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2669                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2611                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2471                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        10062                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        92119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        90622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        90892                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        89923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       363556                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   7264550002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   7188548003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   7226065003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   7177589002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  28856752010                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.413570                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.378263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.380273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.378486                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.387207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78860.495685                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79324.534914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 79501.661345                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 79819.278738                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79373.609595                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     1442564                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    719788                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.004151                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.000001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.000001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.000001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        6.999998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.453125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.031250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.062500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.031250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.093750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.031250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.062500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.109375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12332628                       # Number of tag accesses
system.l2.tags.data_accesses                 12332628                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        866688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       6305664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        126144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6013888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        143616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       6030976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        126144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       5961088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25574208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       866688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       126144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       143616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       126144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1262592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2177088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2177088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          98526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          93967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          94234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          93142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              399597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34017                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34017                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst               46                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data              334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst                7                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data              318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst                8                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data              319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst                7                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data              315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                  1353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst           46                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst            7                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst            8                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst            7                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               67                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks            115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks            115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst              46                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data             334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst               7                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data             318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst               8                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data             319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst               7                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data             315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                 1468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     24445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     95554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     91185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     91310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     90492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000230325750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1522                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1522                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          4856305395                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              23050                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      399597                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34022                       # Number of write requests accepted
system.mem_ctrls.readBursts                    399597                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11328                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9577                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             87384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7930294000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1941345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15210337750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20424.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39174.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   322440                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21864                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                399597                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   95886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   81671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   56687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   34799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   20004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   11098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        68412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.106765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.963099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.569456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21153     30.92%     30.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17044     24.91%     55.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6368      9.31%     65.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3052      4.46%     69.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1870      2.73%     72.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1429      2.09%     74.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1275      1.86%     76.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1065      1.56%     77.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15156     22.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        68412                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     255.069645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    131.985678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    292.048091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            525     34.49%     34.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          341     22.40%     56.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           67      4.40%     61.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           87      5.72%     67.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           71      4.66%     71.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           58      3.81%     75.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           25      1.64%     77.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           43      2.83%     79.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           48      3.15%     83.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           45      2.96%     86.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           43      2.83%     88.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           22      1.45%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           32      2.10%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           37      2.43%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           24      1.58%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           21      1.38%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           16      1.05%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           10      0.66%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            6      0.39%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1522                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.055191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.051048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.386631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1486     97.63%     97.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.46%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16      1.05%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.53%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.26%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1522                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               24849216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  724992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1563904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25574208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2177408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6765681000                       # Total gap between requests
system.mem_ctrls.avgGap                      15602.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       866688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      6115456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       126144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5835840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       143616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      5843840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       126144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      5791488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1563904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 45.848376781425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 323.511726109308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6.673102247540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 308.719852076075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 7.597382771933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 309.143057444387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6.673102247540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 306.373601514155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 82.731571040533                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13542                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        98526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        93967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2244                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        94234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        93142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34022                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    410599000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   3705908500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     73672000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   3603734250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     85844250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   3628932250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     69529500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   3632118000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 168901254250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30320.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37613.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37377.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38351.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     38255.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     38509.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     35276.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     38995.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4964471.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            116310600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61839525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           921252780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           29247660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1492214635969200.250000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     272618941435110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     7029313281402240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       8794147987457115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.216330                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 18272121180444144                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 631224465040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6178547000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            372072540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            197784015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1850987880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           98308260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1492214635969200.250000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     272619109047600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     7029313140254880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       8794149404424375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.216405                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 18272120825393984                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 631224465040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6533597250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                390                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          196                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    96445643471397.953125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1350238937294484.250000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          195     99.49%     99.49% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      0.51%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 18903345127216000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            196                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     5772123500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 18903346120394000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst        83197                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           83197                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst        83197                       # number of overall hits
system.cpu1.icache.overall_hits::total          83197                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3757                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3757                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3757                       # number of overall misses
system.cpu1.icache.overall_misses::total         3757                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    243384500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    243384500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    243384500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    243384500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst        86954                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        86954                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst        86954                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        86954                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.043207                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.043207                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.043207                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.043207                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64781.607666                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64781.607666                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64781.607666                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64781.607666                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    15.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3504                       # number of writebacks
system.cpu1.icache.writebacks::total             3504                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          253                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          253                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          253                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          253                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3504                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3504                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3504                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3504                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    224828000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    224828000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    224828000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    224828000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.040297                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.040297                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.040297                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.040297                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64163.242009                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64163.242009                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64163.242009                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64163.242009                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3504                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst        83197                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          83197                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    243384500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    243384500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst        86954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        86954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.043207                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.043207                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64781.607666                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64781.607666                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          253                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          253                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3504                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3504                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    224828000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    224828000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.040297                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.040297                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64163.242009                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64163.242009                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             110632                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3536                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            31.287330                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           177412                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          177412                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       757240                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          757240                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       757240                       # number of overall hits
system.cpu1.dcache.overall_hits::total         757240                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       964337                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        964337                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       964337                       # number of overall misses
system.cpu1.dcache.overall_misses::total       964337                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  54028354284                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  54028354284                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  54028354284                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  54028354284                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1721577                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721577                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1721577                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721577                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.560147                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.560147                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.560147                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.560147                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 56026.424667                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56026.424667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 56026.424667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56026.424667                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1810040                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3209                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            97885                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             52                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    18.491495                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.711538                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       243645                       # number of writebacks
system.cpu1.dcache.writebacks::total           243645                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       719566                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       719566                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       719566                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       719566                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       244771                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       244771                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       244771                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       244771                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  10839450263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10839450263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  10839450263                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10839450263                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.142178                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.142178                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.142178                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.142178                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 44284.046162                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 44284.046162                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 44284.046162                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44284.046162                       # average overall mshr miss latency
system.cpu1.dcache.replacements                243645                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       714062                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         714062                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       935027                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       935027                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  51623972000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  51623972000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1649089                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1649089                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.566996                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.566996                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55211.209944                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55211.209944                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       694345                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       694345                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       240682                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       240682                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  10501039500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10501039500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.145948                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.145948                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 43630.348343                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43630.348343                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        43178                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         43178                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        29310                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        29310                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   2404382284                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2404382284                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        72488                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        72488                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.404343                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.404343                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82032.831252                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82032.831252                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        25221                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        25221                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         4089                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4089                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    338410763                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    338410763                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.056409                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056409                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82761.252874                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82761.252874                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          646                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          646                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          214                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6046000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6046000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.248837                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.248837                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28252.336449                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28252.336449                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           46                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           46                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          168                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          168                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.195349                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.195349                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 20077.380952                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20077.380952                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          284                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          284                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2971000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2971000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.455128                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.455128                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10461.267606                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10461.267606                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          275                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          275                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2719000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2719000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.440705                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.440705                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9887.272727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9887.272727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       437500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       437500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       414500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       414500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          210                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            210                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          924                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          924                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     21888000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     21888000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1134                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1134                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.814815                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.814815                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23688.311688                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23688.311688                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          924                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          924                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     20964000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     20964000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.814815                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.814815                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22688.311688                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22688.311688                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.000000                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1005525                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           245398                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.097527                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.000000                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.937500                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3693760                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3693760                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 18903351892517500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            970139                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        80244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       938990                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          685708                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2210                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1091                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3301                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          110                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21250                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26255                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       943888                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       693130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        10512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       733767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        11208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       732053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       727954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2965671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1988096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     29465920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       448512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     31192384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       478208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     31122240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       445952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     30939840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              126081152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          728880                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2606080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1714530                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.876286                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.006771                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 785883     45.84%     45.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 537400     31.34%     77.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 228403     13.32%     90.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 143163      8.35%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  19681      1.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1714530                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1975255452                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         372597322                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5808989                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         370568054                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5435502                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         353184771                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23367840                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         373601234                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5461489                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
