{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541804146794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541804146799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 09 17:55:46 2018 " "Processing started: Fri Nov 09 17:55:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541804146799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541804146799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541804146799 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1541804146930 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1541804146930 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1541804146930 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1541804146930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541804147078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541804147078 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DOWNSAMPLER.v(26) " "Verilog HDL information at DOWNSAMPLER.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "DOWNSAMPLER.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DOWNSAMPLER.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1541804155507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file downsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 DOWNSAMPLER " "Found entity 1: DOWNSAMPLER" {  } { { "DOWNSAMPLER.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DOWNSAMPLER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541804155508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541804155508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541804155509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541804155509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541804155511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541804155511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram_m9k.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram_m9k.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541804155512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541804155512 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MID_THRESH IMAGE_PROCESSOR.v(150) " "Verilog HDL Compiler Directive warning at IMAGE_PROCESSOR.v(150): text macro \"MID_THRESH\" is undefined" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 150 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1541804155513 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand IMAGE_PROCESSOR.v(150) " "Verilog HDL syntax error at IMAGE_PROCESSOR.v(150) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 150 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1541804155513 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" IMAGE_PROCESSOR.v(152) " "Verilog HDL syntax error at IMAGE_PROCESSOR.v(152) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 152 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1541804155513 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand IMAGE_PROCESSOR.v(152) " "Verilog HDL syntax error at IMAGE_PROCESSOR.v(152) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 152 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1541804155514 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" IMAGE_PROCESSOR.v(154) " "Verilog HDL syntax error at IMAGE_PROCESSOR.v(154) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 154 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1541804155514 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"&&\";  expecting an operand IMAGE_PROCESSOR.v(161) " "Verilog HDL syntax error at IMAGE_PROCESSOR.v(161) near text: \"&&\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 161 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1541804155514 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" IMAGE_PROCESSOR.v(163) " "Verilog HDL syntax error at IMAGE_PROCESSOR.v(163) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 163 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1541804155514 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"&&\";  expecting an operand IMAGE_PROCESSOR.v(163) " "Verilog HDL syntax error at IMAGE_PROCESSOR.v(163) near text: \"&&\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 163 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1541804155514 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" IMAGE_PROCESSOR.v(165) " "Verilog HDL syntax error at IMAGE_PROCESSOR.v(165) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 165 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1541804155514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "red RED IMAGE_PROCESSOR.v(52) " "Verilog HDL Declaration information at IMAGE_PROCESSOR.v(52): object \"red\" differs only in case from object \"RED\" in the same scope" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541804155514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blue BLUE IMAGE_PROCESSOR.v(53) " "Verilog HDL Declaration information at IMAGE_PROCESSOR.v(53): object \"blue\" differs only in case from object \"BLUE\" in the same scope" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541804155514 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "IMAGE_PROCESSOR IMAGE_PROCESSOR.v(12) " "Ignored design unit \"IMAGE_PROCESSOR\" at IMAGE_PROCESSOR.v(12) due to previous errors" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 12 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1541804155514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor.v 0 0 " "Found 0 design units, including 0 entities, in source file image_processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541804155515 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.map.smsg " "Generated suppressed messages file C:/Users/labuser/Desktop/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541804155532 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541804155607 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 09 17:55:55 2018 " "Processing ended: Fri Nov 09 17:55:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541804155607 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541804155607 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541804155607 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541804155607 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541804156189 ""}
