{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609844648668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609844648677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 05 19:04:08 2021 " "Processing started: Tue Jan 05 19:04:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609844648677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844648677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CombinedCode -c CombinedCode " "Command: quartus_map --read_settings_files=on --write_settings_files=off CombinedCode -c CombinedCode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844648677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609844649335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609844649336 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CombinedCode.sv " "Can't analyze file -- file CombinedCode.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1609844662287 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HeartDisease.v(106) " "Verilog HDL information at HeartDisease.v(106): always construct contains both blocking and non-blocking assignments" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609844662290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinedcode.v 7 7 " "Found 7 design units, including 7 entities, in source file combinedcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 HeartDisease " "Found entity 1: HeartDisease" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844662293 ""} { "Info" "ISGN_ENTITY_NAME" "2 StateMachineControl " "Found entity 2: StateMachineControl" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844662293 ""} { "Info" "ISGN_ENTITY_NAME" "3 DotMatrixDisplay " "Found entity 3: DotMatrixDisplay" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844662293 ""} { "Info" "ISGN_ENTITY_NAME" "4 ButtonControl " "Found entity 4: ButtonControl" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844662293 ""} { "Info" "ISGN_ENTITY_NAME" "5 ClockDividerSeven " "Found entity 5: ClockDividerSeven" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844662293 ""} { "Info" "ISGN_ENTITY_NAME" "6 ClockDivDot " "Found entity 6: ClockDivDot" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844662293 ""} { "Info" "ISGN_ENTITY_NAME" "7 CombinedCode " "Found entity 7: CombinedCode" {  } { { "CombinedCode.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/CombinedCode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844662293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844662293 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "HeartDisease.v(21) " "Verilog HDL Instantiation warning at HeartDisease.v(21): instance has no name" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1609844662294 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "HeartDisease.v(23) " "Verilog HDL Instantiation warning at HeartDisease.v(23): instance has no name" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1609844662294 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "HeartDisease.v(28) " "Verilog HDL Instantiation warning at HeartDisease.v(28): instance has no name" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1609844662295 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombinedCode " "Elaborating entity \"CombinedCode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609844662352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HeartDisease HeartDisease:gm1 " "Elaborating entity \"HeartDisease\" for hierarchy \"HeartDisease:gm1\"" {  } { { "CombinedCode.v" "gm1" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/CombinedCode.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844662355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDividerSeven HeartDisease:gm1\|ClockDividerSeven:comb_3 " "Elaborating entity \"ClockDividerSeven\" for hierarchy \"HeartDisease:gm1\|ClockDividerSeven:comb_3\"" {  } { { "HeartDisease.v" "comb_3" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844662372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivDot HeartDisease:gm1\|ClockDivDot:comb_4 " "Elaborating entity \"ClockDivDot\" for hierarchy \"HeartDisease:gm1\|ClockDivDot:comb_4\"" {  } { { "HeartDisease.v" "comb_4" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844662382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonControl HeartDisease:gm1\|ButtonControl:button1 " "Elaborating entity \"ButtonControl\" for hierarchy \"HeartDisease:gm1\|ButtonControl:button1\"" {  } { { "HeartDisease.v" "button1" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844662394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachineControl HeartDisease:gm1\|StateMachineControl:comb_5 " "Elaborating entity \"StateMachineControl\" for hierarchy \"HeartDisease:gm1\|StateMachineControl:comb_5\"" {  } { { "HeartDisease.v" "comb_5" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844662406 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led1 HeartDisease.v(56) " "Verilog HDL Always Construct warning at HeartDisease.v(56): inferring latch(es) for variable \"led1\", which holds its previous value in one or more paths through the always construct" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609844662407 "|CombinedCode|HeartDisease:gm1|StateMachineControl:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led2 HeartDisease.v(56) " "Verilog HDL Always Construct warning at HeartDisease.v(56): inferring latch(es) for variable \"led2\", which holds its previous value in one or more paths through the always construct" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609844662407 "|CombinedCode|HeartDisease:gm1|StateMachineControl:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2 HeartDisease.v(60) " "Inferred latch for \"led2\" at HeartDisease.v(60)" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844662409 "|CombinedCode|HeartDisease:gm1|StateMachineControl:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1 HeartDisease.v(60) " "Inferred latch for \"led1\" at HeartDisease.v(60)" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844662409 "|CombinedCode|HeartDisease:gm1|StateMachineControl:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixDisplay HeartDisease:gm1\|DotMatrixDisplay:dot " "Elaborating entity \"DotMatrixDisplay\" for hierarchy \"HeartDisease:gm1\|DotMatrixDisplay:dot\"" {  } { { "HeartDisease.v" "dot" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844662421 ""}
{ "Warning" "WSGN_SEARCH_FILE" "molebuster.v 4 4 " "Using design file molebuster.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MoleBuster " "Found entity 1: MoleBuster" {  } { { "molebuster.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844662468 ""} { "Info" "ISGN_ENTITY_NAME" "2 checkkeypad " "Found entity 2: checkkeypad" {  } { { "molebuster.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844662468 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_divide " "Found entity 3: clk_divide" {  } { { "molebuster.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844662468 ""} { "Info" "ISGN_ENTITY_NAME" "4 BCD " "Found entity 4: BCD" {  } { { "molebuster.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844662468 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609844662468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MoleBuster MoleBuster:gm2 " "Elaborating entity \"MoleBuster\" for hierarchy \"MoleBuster:gm2\"" {  } { { "CombinedCode.v" "gm2" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/CombinedCode.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844662476 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score_count molebuster.v(14) " "Verilog HDL or VHDL warning at molebuster.v(14): object \"score_count\" assigned a value but never read" {  } { { "molebuster.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609844662477 "|CombinedCode|MoleBuster:gm2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 molebuster.v(69) " "Verilog HDL assignment warning at molebuster.v(69): truncated value with size 4 to match size of target (3)" {  } { { "molebuster.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609844662478 "|CombinedCode|MoleBuster:gm2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divide MoleBuster:gm2\|clk_divide:div " "Elaborating entity \"clk_divide\" for hierarchy \"MoleBuster:gm2\|clk_divide:div\"" {  } { { "molebuster.v" "div" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844662629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD MoleBuster:gm2\|BCD:scr " "Elaborating entity \"BCD\" for hierarchy \"MoleBuster:gm2\|BCD:scr\"" {  } { { "molebuster.v" "scr" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844662640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkkeypad MoleBuster:gm2\|checkkeypad:keypad_detect " "Elaborating entity \"checkkeypad\" for hierarchy \"MoleBuster:gm2\|checkkeypad:keypad_detect\"" {  } { { "molebuster.v" "keypad_detect" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844662649 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HeartDisease:gm1\|StateMachineControl:comb_5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HeartDisease:gm1\|StateMachineControl:comb_5\|Mod0\"" {  } { { "HeartDisease.v" "Mod0" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609844664004 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HeartDisease:gm1\|StateMachineControl:comb_5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HeartDisease:gm1\|StateMachineControl:comb_5\|Mod1\"" {  } { { "HeartDisease.v" "Mod1" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609844664004 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609844664004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HeartDisease:gm1\|StateMachineControl:comb_5\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"HeartDisease:gm1\|StateMachineControl:comb_5\|lpm_divide:Mod0\"" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844664071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HeartDisease:gm1\|StateMachineControl:comb_5\|lpm_divide:Mod0 " "Instantiated megafunction \"HeartDisease:gm1\|StateMachineControl:comb_5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609844664071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609844664071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609844664071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609844664071 ""}  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609844664071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844664131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844664131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844664149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844664149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844664173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844664173 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[8\] GND " "Pin \"dot_col\[8\]\" is stuck at GND" {  } { { "CombinedCode.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/CombinedCode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609844665314 "|CombinedCode|dot_col[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609844665314 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609844665493 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609844666647 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/NCKU/4th-1/digital_sys_exp/combine/output_files/CombinedCode.map.smsg " "Generated suppressed messages file D:/NCKU/4th-1/digital_sys_exp/combine/output_files/CombinedCode.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844666754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609844667035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844667035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1272 " "Implemented 1272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609844667282 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609844667282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1225 " "Implemented 1225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609844667282 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1609844667282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609844667282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5063 " "Peak virtual memory: 5063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609844667320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 05 19:04:27 2021 " "Processing ended: Tue Jan 05 19:04:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609844667320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609844667320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609844667320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844667320 ""}
