
---------- Begin Simulation Statistics ----------
final_tick                                12173013000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187741                       # Simulator instruction rate (inst/s)
host_mem_usage                                 651500                       # Number of bytes of host memory used
host_op_rate                                   205675                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   100.40                       # Real time elapsed on the host
host_tick_rate                              121240209                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18849926                       # Number of instructions simulated
sim_ops                                      20650638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012173                       # Number of seconds simulated
sim_ticks                                 12173013000                       # Number of ticks simulated
system.cpu.committedInsts                    18849926                       # Number of instructions committed
system.cpu.committedOps                      20650638                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.291571                       # CPI: cycles per instruction
system.cpu.discardedOps                         61577                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3099606                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.774251                       # IPC: instructions per cycle
system.cpu.numCycles                         24346026                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                13349853     64.65%     64.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                 150948      0.73%     65.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                  48308      0.23%     65.61% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.61% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                  30010      0.15%     65.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                  24154      0.12%     65.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  9361      0.05%     65.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc            33744      0.16%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                4158750     20.14%     86.22% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2845510     13.78%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 20650638                       # Class of committed instruction
system.cpu.tickCycles                        21246420                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          479                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          137                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        30471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2586                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        61902                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2723                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 3640941                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2890625                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              5015                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1565228                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1564027                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.923270                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  201650                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           82001                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              53607                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            28394                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          159                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data      7010395                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7010395                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7010487                       # number of overall hits
system.cpu.dcache.overall_hits::total         7010487                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        50851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50851                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        50870                       # number of overall misses
system.cpu.dcache.overall_misses::total         50870                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3308646000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3308646000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3308646000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3308646000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7061246                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7061246                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7061357                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7061357                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007201                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007201                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007204                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65065.505103                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65065.505103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65041.203067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65041.203067                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26502                       # number of writebacks
system.cpu.dcache.writebacks::total             26502                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20095                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20095                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20095                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20095                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30770                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2044209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2044209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2045398000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2045398000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004356                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004356                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004358                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004358                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66465.388867                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66465.388867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66473.773156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66473.773156                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30263                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4267891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4267891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    391019000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    391019000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4277005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4277005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42903.116085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42903.116085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1996                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1996                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    270702500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    270702500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38030.696825                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38030.696825                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2742504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2742504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        41737                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41737                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2917627000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2917627000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2784241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2784241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69905.048279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69905.048279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18099                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18099                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        23638                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        23638                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1773507000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1773507000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75027.794230                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75027.794230                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           92                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            92                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          111                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          111                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.171171                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.171171                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1188500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1188500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.126126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.126126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84892.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84892.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        18745                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        18745                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       153000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       153000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        18750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        18750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000267                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000267                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        30600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        30600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       148000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       148000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000267                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000267                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        29600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        29600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        18748                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        18748                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        18748                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        18748                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.014006                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7078755                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30775                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            230.016409                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.014006                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990262                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990262                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7129630                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7129630                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions             9184085                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            3485220                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           1924450                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      5155086                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5155086                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5155086                       # number of overall hits
system.cpu.icache.overall_hits::total         5155086                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          660                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            660                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          660                       # number of overall misses
system.cpu.icache.overall_misses::total           660                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46240000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46240000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46240000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46240000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5155746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5155746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5155746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5155746                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000128                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000128                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70060.606061                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70060.606061                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70060.606061                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70060.606061                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          204                       # number of writebacks
system.cpu.icache.writebacks::total               204                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          660                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          660                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          660                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45580000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45580000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45580000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45580000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000128                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000128                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000128                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000128                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69060.606061                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69060.606061                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69060.606061                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69060.606061                       # average overall mshr miss latency
system.cpu.icache.replacements                    204                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5155086                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5155086                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          660                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           660                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46240000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46240000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5155746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5155746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70060.606061                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70060.606061                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          660                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          660                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45580000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45580000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69060.606061                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69060.606061                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           452.359847                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5155746                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               660                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7811.736364                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   452.359847                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.441758                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.441758                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5156406                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5156406                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  12173013000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                  18849926                       # Number of Instructions committed
system.cpu.thread0.numOps                    20650638                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   95                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7343                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7438                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  95                       # number of overall hits
system.l2.overall_hits::.cpu.data                7343                       # number of overall hits
system.l2.overall_hits::total                    7438                       # number of overall hits
system.l2.demand_misses::.cpu.inst                565                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              23432                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23997                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               565                       # number of overall misses
system.l2.overall_misses::.cpu.data             23432                       # number of overall misses
system.l2.overall_misses::total                 23997                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43586000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1906962000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1950548000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43586000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1906962000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1950548000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              660                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            30775                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31435                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             660                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           30775                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31435                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.856061                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.761397                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.763385                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.856061                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.761397                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.763385                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77143.362832                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81382.809833                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81282.993708                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77143.362832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81382.809833                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81282.993708                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               17956                       # number of writebacks
system.l2.writebacks::total                     17956                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         23427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23991                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        23427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23991                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37881500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1672366500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1710248000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37881500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1672366500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1710248000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.854545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.761235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.763194                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.854545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.761235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.763194                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67165.780142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71386.285056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71287.065983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67165.780142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71386.285056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71287.065983                       # average overall mshr miss latency
system.l2.replacements                          21315                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        26502                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26502                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        26502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          200                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              200                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          200                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          200                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          698                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           698                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2410                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2410                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           21228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21228                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1707040500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1707040500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         23638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             23638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.898046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.898046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80414.570379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80414.570379                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        21228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1494760500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1494760500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.898046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.898046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70414.570379                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70414.570379                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             95                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 95                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43586000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43586000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          660                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            660                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.856061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.856061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77143.362832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77143.362832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          564                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          564                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37881500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37881500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.854545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.854545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67165.780142                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67165.780142                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    199921500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    199921500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.308813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.308813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90708.484574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90708.484574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    177606000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    177606000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.308113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.308113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80766.712142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80766.712142                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3868.255624                       # Cycle average of tags in use
system.l2.tags.total_refs                       60719                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25411                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.389477                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      75.524755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        38.244735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3754.486134                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.916623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.944398                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3485                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     86834                       # Number of tag accesses
system.l2.tags.data_accesses                    86834                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     17956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     23425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001239622750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1048                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1048                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               68399                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              16918                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       23991                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17956                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23991                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17956                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.62                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 23991                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17956                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   23668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.887405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.307659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.006431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1044     99.62%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1048                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.116412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.085644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              463     44.18%     44.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      3.15%     47.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              519     49.52%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      3.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1048                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1535424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1149184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    126.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   12171864000                       # Total gap between requests
system.mem_ctrls.avgGap                     290172.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        36096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1499200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1148032                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2965247.798552420922                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 123157676.739522084594                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 94309601.082328587770                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          564                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        23427                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        17956                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14794500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    710907750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 263596457500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26231.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30345.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14680132.41                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        36096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1499328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1535424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        36096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        36096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1149184                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1149184                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          564                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        23427                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          23991                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        17956                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         17956                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2965248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    123168192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        126133440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2965248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2965248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     94404237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        94404237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     94404237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2965248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    123168192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       220537676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                23989                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               17938                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1081                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1082                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1067                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1067                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1094                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               275908500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             119945000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          725702250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11501.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30251.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               17558                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              15204                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.19                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.76                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9162                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   292.854835                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   182.746177                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   288.545589                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3378     36.87%     36.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2053     22.41%     59.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1035     11.30%     70.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          637      6.95%     77.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          619      6.76%     84.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          394      4.30%     88.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          267      2.91%     91.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          360      3.93%     95.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          419      4.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9162                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1535296                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1148032                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              126.122925                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               94.309601                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        38634540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        20530950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       89292840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      47100060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4388555970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    978811200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    6523607880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   535.907411                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2502502000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9264131000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        26803560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        14238840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       81988620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      46536300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3163378590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2010539520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    6304167750                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   517.880639                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5197007500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6569625500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2763                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17956                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1334                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21228                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21228                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2763                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        67272                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  67272                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2684608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2684608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23991                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23991    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23991                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           120007000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          127842000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              7797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        44458                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          204                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            23638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           23638                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           660                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7137                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1524                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        91813                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 93337                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        55296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3665728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3721024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           21315                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1149184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            52750                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063374                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.254074                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  49544     93.92%     93.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3069      5.82%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    137      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              52750                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12173013000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           57657000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            990499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          46164995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
