<annotationInfo>
<item  id="16" filename="reuse_test/before.cpp" linenumber="2" name="empty" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="empty_fu_144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="17" filename="reuse_test/before.cpp" linenumber="2" name="cast" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="bound_fu_156_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="18" filename="reuse_test/before.cpp" linenumber="2" name="cast1" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="bound_fu_156_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="19" filename="reuse_test/before.cpp" linenumber="2" name="bound" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="mul_32ns_32ns_64_1_1_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="26" filename="reuse_test/before.cpp" linenumber="3" name="icmp_ln3" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="icmp_ln3_fu_162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="27" filename="reuse_test/before.cpp" linenumber="3" name="add_ln3" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="add_ln3_fu_167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="31" filename="reuse_test/before.cpp" linenumber="4" name="icmp_ln4" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="icmp_ln4_fu_173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="32" filename="reuse_test/before.cpp" linenumber="3" name="select_ln3" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="select_ln3_fu_178_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="33" filename="reuse_test/before.cpp" linenumber="3" name="add_ln3_1" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="add_ln3_1_fu_186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="34" filename="reuse_test/before.cpp" linenumber="3" name="select_ln3_1" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="select_ln3_1_fu_192_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="35" filename="reuse_test/before.cpp" linenumber="3" name="trunc_ln3" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="grp_fu_218_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="36" filename="reuse_test/before.cpp" linenumber="3" name="mul_ln3" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="mac_muladd_7s_7s_7ns_7_4_1_U10" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="38" filename="reuse_test/before.cpp" linenumber="3" name="empty_20" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="empty_20_fu_204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="42" filename="reuse_test/before.cpp" linenumber="8" name="add_ln8" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="mac_muladd_7s_7s_7ns_7_4_1_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="43" filename="reuse_test/before.cpp" linenumber="8" name="zext_ln8" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="zext_ln8_fu_214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="48" filename="reuse_test/before.cpp" linenumber="4" name="add_ln4" contextFuncName="load_a" contextNormFuncName="load_a" moduleName="load_a" rtlName="add_ln4_fu_208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="10" filename="reuse_test/before.cpp" linenumber="15" name="empty" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="empty_fu_122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="11" filename="reuse_test/before.cpp" linenumber="14" name="cast" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="bound_fu_134_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="12" filename="reuse_test/before.cpp" linenumber="15" name="cast1" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="bound_fu_134_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="13" filename="reuse_test/before.cpp" linenumber="15" name="bound" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="mul_32ns_32ns_64_1_1_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="20" filename="reuse_test/before.cpp" linenumber="14" name="icmp_ln14" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="icmp_ln14_fu_140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="21" filename="reuse_test/before.cpp" linenumber="14" name="add_ln14" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="add_ln14_fu_145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="25" filename="reuse_test/before.cpp" linenumber="15" name="icmp_ln15" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="icmp_ln15_fu_151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="26" filename="reuse_test/before.cpp" linenumber="14" name="select_ln14" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="select_ln14_fu_156_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="27" filename="reuse_test/before.cpp" linenumber="14" name="add_ln14_1" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="add_ln14_1_fu_164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="28" filename="reuse_test/before.cpp" linenumber="14" name="select_ln14_1" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="select_ln14_1_fu_170_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="29" filename="reuse_test/before.cpp" linenumber="14" name="trunc_ln14" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="grp_fu_196_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="30" filename="reuse_test/before.cpp" linenumber="14" name="mul_ln14" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="mac_muladd_7s_7s_7ns_7_4_1_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="32" filename="reuse_test/before.cpp" linenumber="14" name="empty_19" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="empty_19_fu_182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="36" filename="reuse_test/before.cpp" linenumber="19" name="add_ln19" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="mac_muladd_7s_7s_7ns_7_4_1_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="37" filename="reuse_test/before.cpp" linenumber="19" name="zext_ln19" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="zext_ln19_fu_192_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="42" filename="reuse_test/before.cpp" linenumber="15" name="add_ln15" contextFuncName="load_b" contextNormFuncName="load_b" moduleName="load_b" rtlName="add_ln15_fu_186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="9" filename="reuse_test/before.cpp" linenumber="37" name="local_c" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="local_c_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="34" filename="reuse_test/before.cpp" linenumber="38" name="trunc_ln38" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="trunc_ln38_fu_262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="35" filename="reuse_test/before.cpp" linenumber="36" name="empty_31" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="empty_31_fu_277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="36" filename="reuse_test/before.cpp" linenumber="38" name="zext_ln38" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mul_ln38_fu_271_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="37" filename="reuse_test/before.cpp" linenumber="38" name="zext_ln38_1" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mul_ln38_fu_271_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="38" filename="reuse_test/before.cpp" linenumber="38" name="mul_ln38" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mul_32ns_32ns_64_1_1_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="39" filename="reuse_test/before.cpp" linenumber="38" name="zext_ln38_2" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mul_ln38_1_fu_286_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="40" filename="reuse_test/before.cpp" linenumber="38" name="zext_ln38_3" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mul_ln38_1_fu_286_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="41" filename="reuse_test/before.cpp" linenumber="38" name="mul_ln38_1" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mul_64ns_32ns_96_1_1_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="42" filename="reuse_test/before.cpp" linenumber="40" name="icmp_ln40" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="icmp_ln40_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="50" filename="reuse_test/before.cpp" linenumber="38" name="trunc_ln38_1" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="trunc_ln38_1_fu_297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="51" filename="reuse_test/before.cpp" linenumber="39" name="trunc_ln39" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="trunc_ln39_fu_301_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="52" filename="reuse_test/before.cpp" linenumber="39" name="empty_32" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mul_7s_7s_7_1_1_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="53" filename="reuse_test/before.cpp" linenumber="39" name="empty_33" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mac_muladd_7s_7s_7ns_7_4_1_U30" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="54" filename="reuse_test/before.cpp" linenumber="39" name="sum3_i" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mac_muladd_7s_7s_7ns_7_4_1_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="56" filename="reuse_test/before.cpp" linenumber="38" name="icmp_ln38" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="icmp_ln38_fu_305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="50" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="57" filename="reuse_test/before.cpp" linenumber="38" name="add_ln38" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="add_ln38_fu_310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="107" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="61" filename="reuse_test/before.cpp" linenumber="39" name="icmp_ln39" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="icmp_ln39_fu_316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="62" filename="reuse_test/before.cpp" linenumber="38" name="select_ln38" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="select_ln38_fu_321_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="63" filename="reuse_test/before.cpp" linenumber="38" name="add_ln38_1" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="add_ln38_1_fu_329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="64" filename="reuse_test/before.cpp" linenumber="38" name="trunc_ln38_2" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="trunc_ln38_2_fu_335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="65" filename="reuse_test/before.cpp" linenumber="38" name="select_ln38_1" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="select_ln38_1_fu_339_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="66" filename="reuse_test/before.cpp" linenumber="38" name="mul_ln38_2" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mac_muladd_7s_7s_7ns_7_4_1_U31" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="67" filename="reuse_test/before.cpp" linenumber="38" name="select_ln38_2" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="select_ln38_2_fu_427_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="68" filename="reuse_test/before.cpp" linenumber="38" name="select_ln38_3" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="select_ln38_3_fu_450_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="70" filename="reuse_test/before.cpp" linenumber="40" name="icmp_ln40_1" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="icmp_ln40_1_fu_347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="71" filename="reuse_test/before.cpp" linenumber="38" name="select_ln38_4" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="select_ln38_4_fu_352_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="72" filename="reuse_test/before.cpp" linenumber="38" name="select_ln38_5" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="select_ln38_5_fu_359_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="73" filename="reuse_test/before.cpp" linenumber="39" name="add_ln39" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="add_ln39_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="75" filename="reuse_test/before.cpp" linenumber="39" name="or_ln39" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="or_ln39_fu_373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="76" filename="reuse_test/before.cpp" linenumber="39" name="select_ln39" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="select_ln39_fu_379_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="77" filename="reuse_test/before.cpp" linenumber="39" name="trunc_ln39_1" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="trunc_ln39_1_fu_387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="78" filename="reuse_test/before.cpp" linenumber="36" name="p_mid1" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mul_7s_7s_7_1_1_U28" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="79" filename="reuse_test/before.cpp" linenumber="39" name="select_ln39_1" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="select_ln39_1_fu_438_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="80" filename="reuse_test/before.cpp" linenumber="38" name="p_mid14" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mac_muladd_7s_7s_7s_7_4_1_U32" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="81" filename="reuse_test/before.cpp" linenumber="38" name="sum3_i_mid1" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mac_muladd_7s_7s_7s_7_4_1_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="82" filename="reuse_test/before.cpp" linenumber="39" name="select_ln39_2" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="select_ln39_2_fu_455_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="83" filename="reuse_test/before.cpp" linenumber="39" name="zext_ln39" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="zext_ln39_fu_461_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="87" filename="reuse_test/before.cpp" linenumber="39" name="select_ln39_3" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="select_ln39_3_fu_391_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="88" filename="reuse_test/before.cpp" linenumber="39" name="empty_34" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="empty_34_fu_399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="91" filename="reuse_test/before.cpp" linenumber="45" name="add_ln45" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mac_muladd_7s_7s_7ns_7_4_1_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="92" filename="reuse_test/before.cpp" linenumber="46" name="zext_ln46" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="zext_ln46_fu_466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="93" filename="reuse_test/before.cpp" linenumber="46" name="add_ln46" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="add_ln46_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="94" filename="reuse_test/before.cpp" linenumber="46" name="zext_ln46_1" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="zext_ln46_1_fu_470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="97" filename="reuse_test/before.cpp" linenumber="46" name="mul_ln46" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="mul_32s_32s_32_1_1_U29" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="100" filename="reuse_test/before.cpp" linenumber="46" name="add_ln46_1" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="c_buf_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="106" filename="reuse_test/before.cpp" linenumber="40" name="add_ln40" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="add_ln40_fu_403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="107" filename="reuse_test/before.cpp" linenumber="39" name="add_ln39_1" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="add_ln39_1_fu_409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="108" filename="reuse_test/before.cpp" linenumber="39" name="select_ln39_4" contextFuncName="conv" contextNormFuncName="conv" moduleName="conv" rtlName="select_ln39_4_fu_415_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="63" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="10" filename="reuse_test/before.cpp" linenumber="24" name="empty" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="empty_fu_131_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="11" filename="reuse_test/before.cpp" linenumber="24" name="cast" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="bound_fu_143_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="12" filename="reuse_test/before.cpp" linenumber="24" name="cast1" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="bound_fu_143_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="13" filename="reuse_test/before.cpp" linenumber="24" name="bound" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="mul_32ns_32ns_64_1_1_U46" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="20" filename="reuse_test/before.cpp" linenumber="25" name="icmp_ln25" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="icmp_ln25_fu_149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="21" filename="reuse_test/before.cpp" linenumber="25" name="add_ln25" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="add_ln25_fu_154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="25" filename="reuse_test/before.cpp" linenumber="26" name="icmp_ln26" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="icmp_ln26_fu_160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="26" filename="reuse_test/before.cpp" linenumber="25" name="select_ln25" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="select_ln25_fu_165_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="27" filename="reuse_test/before.cpp" linenumber="25" name="add_ln25_1" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="add_ln25_1_fu_173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="28" filename="reuse_test/before.cpp" linenumber="25" name="select_ln25_1" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="select_ln25_1_fu_179_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="29" filename="reuse_test/before.cpp" linenumber="25" name="trunc_ln25" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="grp_fu_211_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="30" filename="reuse_test/before.cpp" linenumber="25" name="mul_ln25" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="mac_muladd_7s_7s_7ns_7_4_1_U47" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="32" filename="reuse_test/before.cpp" linenumber="25" name="empty_17" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="empty_17_fu_191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="35" filename="reuse_test/before.cpp" linenumber="30" name="add_ln30" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="mac_muladd_7s_7s_7ns_7_4_1_U47" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="36" filename="reuse_test/before.cpp" linenumber="30" name="zext_ln30" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="zext_ln30_fu_201_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="40" filename="reuse_test/before.cpp" linenumber="30" name="add_ln30_1" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="add_ln30_1_fu_205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="45" filename="reuse_test/before.cpp" linenumber="26" name="add_ln26" contextFuncName="store_c" contextNormFuncName="store_c" moduleName="store_c" rtlName="add_ln26_fu_195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="10" filename="reuse_test/before.cpp" linenumber="73" name="tilenumc_c6" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="tilenumc_c6_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="11" filename="reuse_test/before.cpp" linenumber="73" name="tilen_c5" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="tilen_c5_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="12" filename="reuse_test/before.cpp" linenumber="71" name="tilen_c4" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="tilen_c4_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="13" filename="reuse_test/before.cpp" linenumber="71" name="tilenuma_c3" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="tilenuma_c3_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="14" filename="reuse_test/before.cpp" linenumber="72" name="tilenumc_c2" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="tilenumc_c2_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="15" filename="reuse_test/before.cpp" linenumber="72" name="tilenumc_c" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="tilenumc_c_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="16" filename="reuse_test/before.cpp" linenumber="71" name="tilen_c" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="tilen_c_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="17" filename="reuse_test/before.cpp" linenumber="71" name="tilenuma_c1" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="tilenuma_c1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="18" filename="reuse_test/before.cpp" linenumber="71" name="tilenuma_c" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="tilenuma_c_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="23" filename="reuse_test/before.cpp" linenumber="60" name="a_buf" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="a_buf_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="24" filename="reuse_test/before.cpp" linenumber="61" name="b_buf" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="b_buf_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="25" filename="reuse_test/before.cpp" linenumber="62" name="c_buf" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="c_buf_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="36" filename="reuse_test/before.cpp" linenumber="73" name="_ln73" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="dataflow_in_loop_VITIS_LOOP_65_3_entry83_U0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="41" filename="reuse_test/before.cpp" linenumber="71" name="_ln71" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="load_a_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="42" filename="reuse_test/before.cpp" linenumber="72" name="_ln72" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="load_b_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="47" filename="reuse_test/before.cpp" linenumber="73" name="_ln73" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="conv_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="48" filename="reuse_test/before.cpp" linenumber="74" name="_ln74" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_in_loop_VITIS_LOOP_65_3" rtlName="store_c_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="25" filename="reuse_test/before.cpp" linenumber="74" name="_ln74" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="dataflow_parent_loop_proc" rtlName="dataflow_in_loop_VITIS_LOOP_65_3_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"&gt;&lt;\/item&gt;
<item  id="54" filename="reuse_test/before.cpp" linenumber="53" name="_ln53" contextFuncName="region_before" contextNormFuncName="region_before" moduleName="region_before" rtlName="dataflow_parent_loop_proc7_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sumin/workspace/FPGA/test"><\/item>
</annotationInfo>
