                         Lattice Mapping Report File
Design:  main_all
Family:  LIFCL
Device:  LIFCL-40
Package: QFN72
Performance Grade:  9_High-Performance_1.0V

Mapper:    version Radiant Software (64-bit) 2022.1.1.289.4
Mapped on: Thu Jun  8 18:26:14 2023

Design Information
------------------

Command line:   map -i OpenHT_impl_1_syn.udb -pdc
     C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc -o
     OpenHT_impl_1_map.udb -mp OpenHT_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of registers:        14487 out of 32373 (45%)
      Number of SLICE         registers: 14487 out of 32256 (45%)
      Number of PIO Input     registers:    0 out of    39 (0%)
      Number of PIO Output    registers:    0 out of    39 (0%)
      Number of PIO Tri-State registers:    0 out of    39 (0%)
   Number of LUT4s:            23594 out of 32256 (73%)
      Number used as logic LUT4s:                       21114
      Number used as distributed RAM:                     96 (6 per 16X4 RAM)
      Number used as ripple logic:                      2384 (2 per CCU2)
   Number of PIOs used/reserved:   23 out of    39 (51%)
      Number of PIOs reserved:      3 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         20
        Number of PIOs used for single ended IO:        10
        Number of PIO pairs used for differential IO:    5
        Number allocated to regular speed PIOs:    10 out of   17 (59%)
        Number allocated to high speed PIOs:       10 out of   22 (45%)
   Number of Dedicated IO used for ADC/PCIE/DPHY:    0 out of   10 (0%)
   Number of IDDR/ODDR/TDDR functions used:      4 out of   100 (4%)
      Number of IDDR functions:                2
                IDDRX1:           2
      Number of ODDR functions:                2
                ODDRX1:           2
      Number of TDDR functions:                0
   Number of IOs using at least one DDR function: 4 (4 differential)
      Number of IOs using IDDR only:           2 (2 differential)
      Number of IOs using ODDR only:           2 (2 differential)
      Number of IOs using ODDR/TDDR:           0 (0 differential)
      Number of IOs using IDDR/ODDR/TDDR:      0 (0 differential)
   Number of Block RAMs:          0 out of 84 (0%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 47 out of 56 (83%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:     35 (1 18x18 = 1 18x18)
         Number of 18x36:      6 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 6 out of 28 (21%)
      Number of 18-bit Registers:    0 out of 112 (0%)
   Number of Physical DSP Components:
      Number of PREADD9:             94 out of 112 (83%)

                                    Page 1





Design Summary (cont)
---------------------
         Used PREADD9:               0
         Bypassed PREADD9:           94
      Number of MULT9:               94 out of 112 (83%)
         Used MULT9:                 94
         Bypassed MULT9:             0
      Number of MULT18:              47 out of 56 (83%)
         Used MULT18:                47
         Disabled MULT18:            0
      Number of MULT18X36:           6 out of 28 (21%)
         Used MULT18X36:             6
         Disabled MULT18X36:         0
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               6 out of 28 (21%)
      Number of REG18:               88 out of 112 (78%)
         Used REG18:                 0
         Bypassed REG18:             88
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                2 out of 3 (66%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                0 out of 4 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                0 out of 62 (0%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of DPHYs:               0 out of 2 (0%)
   Number of Oscillators:         0 out of 1 (0%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of PCSs:                0 out of 1 (0%)
   Number of Clocks:  6
      Net clk_rx09_c: 2 loads, 2 rising, 0 falling (Driver: Port clk_rx_i)
      Net clk_i_c: 527 loads, 527 rising, 0 falling (Driver: Port clk_i)
      Net clk_38: 13591 loads, 13591 rising, 0 falling (Driver: Pin
     pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2)
      Net drdyd: 147 loads, 147 rising, 0 falling (Driver: Pin
     channel_flt0.ch_width_1__I_0_i3.slicemux_inst/Z)
      Net clk_64: 51 loads, 51 rising, 0 falling (Driver: Pin
     pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS)
      Net clk_152: 80 loads, 80 rising, 0 falling (Driver: Pin
     pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP)
   Number of Clock Enables:  72
      Net VCC_net: 34 loads, 0 SLICEs
      Net clk_i_c_enable_196: 1 loads, 1 SLICEs
      Net channel_flt0.clk_38_enable_6580: 717 loads, 717 SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net channel_flt0.q_fir_hb2.clk_38_enable_4265: 15 loads, 15 SLICEs
      Net channel_flt0.clk_38_enable_6529: 1000 loads, 1000 SLICEs
      Net channel_flt0.clk_38_enable_12687: 716 loads, 716 SLICEs
      Net channel_flt0.clk_38_enable_8876: 712 loads, 712 SLICEs
      Net channel_flt0.q_fir_hb1.clk_38_enable_6594: 15 loads, 15 SLICEs
      Net channel_flt0.clk_38_enable_12689: 721 loads, 721 SLICEs
      Net channel_flt0.clk_38_enable_8860: 1000 loads, 1000 SLICEs
      Net clk_38_enable_11305: 710 loads, 705 SLICEs
      Net channel_flt0.q_fir_hb0.clk_38_enable_8890: 15 loads, 15 SLICEs
      Net clk_38_enable_12690: 886 loads, 886 SLICEs
      Net clk_38_enable_11304: 997 loads, 997 SLICEs
      Net channel_flt0.clk_38_enable_4251: 227 loads, 227 SLICEs
      Net channel_flt0.q_fir_ch2.clk_38_enable_1923: 16 loads, 16 SLICEs
      Net channel_flt0.clk_38_enable_4216: 1000 loads, 1000 SLICEs
      Net channel_flt0.q_fir_ch0.clk_38_enable_1968: 16 loads, 16 SLICEs
      Net channel_flt0.i_data_o_15__N_1874: 34 loads, 30 SLICEs
      Net channel_flt0.clk_38_enable_4248: 1000 loads, 1000 SLICEs
      Net channel_flt0.clk_38_enable_4072: 208 loads, 208 SLICEs
      Net channel_flt0.i_fir_hb2.clk_38_enable_5427: 15 loads, 15 SLICEs
      Net channel_flt0.i_fir_hb1.clk_38_enable_7742: 15 loads, 15 SLICEs
      Net channel_flt0.i_fir_hb0.clk_38_enable_10104: 15 loads, 15 SLICEs
      Net channel_flt0.i_fir_ch2.clk_38_enable_1938: 16 loads, 16 SLICEs
      Net channel_flt0.i_fir_ch1.clk_38_enable_1953: 16 loads, 16 SLICEs
      Net channel_flt0.i_fir_ch0.clk_38_enable_3117: 16 loads, 16 SLICEs
      Net channel_flt0.decim1.clk_38_enable_525: 1 loads, 1 SLICEs
      Net channel_flt0.decim1.drdy_o_N_1877: 30 loads, 30 SLICEs
      Net channel_flt0.decim0.clk_38_enable_355: 1 loads, 1 SLICEs
      Net channel_flt0.decim0.drdy_o_N_1877: 30 loads, 30 SLICEs
      Net ctrl_regs0.clk_i_c_enable_120: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_75: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_90: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_166: 1 loads, 1 SLICEs
      Net ctrl_regs0.clk_i_c_enable_165: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_135: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_105: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_181: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_150: 16 loads, 16 SLICEs
      Net delay_block0.clk_i_c_enable_20: 6 loads, 6 SLICEs
      Net tmp2_23__N_8653: 32 loads, 32 SLICEs
      Net hilbert0.clk_38_enable_12524: 847 loads, 847 SLICEs
      Net hilbert0.clk_38_enable_11321: 16 loads, 16 SLICEs
      Net hilbert0.clk_38_enable_12475: 450 loads, 450 SLICEs
      Net am_demod0.busy: 4 loads, 4 SLICEs
      Net am_demod0.n163992: 1 loads, 0 SLICEs
      Net am_demod0.sum_sq_31__N_8423: 1 loads, 1 SLICEs
      Net am_demod0.clk_38_enable_1905: 8 loads, 8 SLICEs
      Net am_demod0.clk_38_enable_1675: 16 loads, 16 SLICEs
      Net zero_insert0.clk_64_enable_1: 1 loads, 1 SLICEs
      Net rssi_fir0.clk_38_enable_12688: 857 loads, 857 SLICEs
      Net rssi_fir0.clk_38_enable_1691: 16 loads, 16 SLICEs
      Net rssi_fir0.clk_38_enable_12637: 359 loads, 359 SLICEs
      Net iq_des0.clk_152_enable_58: 26 loads, 26 SLICEs
      Net iq_des0.clk_152_enable_34: 30 loads, 30 SLICEs
      Net iq_des0.clk_152_enable_5: 1 loads, 1 SLICEs
      Net clk_152_enable_4: 1 loads, 1 SLICEs
      Net clk_i_c_enable_231: 11 loads, 11 SLICEs
      Net decim0.clk_i_c_enable_1: 1 loads, 1 SLICEs

                                    Page 3





Design Summary (cont)
---------------------
      Net decim0.drdy_o_N_9034: 16 loads, 16 SLICEs
      Net clk_i_c_enable_60: 12 loads, 12 SLICEs
      Net freq_mod0.clk_38_enable_6552: 12 loads, 12 SLICEs
      Net freq_mod0.clk_38_enable_12685: 1 loads, 1 SLICEs
      Net freq_mod0.clk_38_enable_11306: 32 loads, 32 SLICEs
      Net rssi0.drdyd_enable_2: 1 loads, 1 SLICEs
      Net rssi0.drdyd_enable_16: 15 loads, 15 SLICEs
      Net spi_slave0.clk_i_c_enable_209: 28 loads, 28 SLICEs
      Net spi_slave0.clk_i_c_enable_211: 15 loads, 15 SLICEs
      Net spi_slave0.clk_i_c_enable_210: 1 loads, 1 SLICEs
      Net spi_slave0.clk_i_c_enable_13: 1 loads, 1 SLICEs
      Net spi_slave0.clk_i_c_enable_35: 16 loads, 16 SLICEs
   Number of LSRs:  44
      Net VCC_net: 99 loads, 0 SLICEs
      Net data_rx09_r_1__N_1: 1 loads, 0 SLICEs
      Pin nrst: 220 loads, 200 SLICEs (Net: nrst_c)
      Net n164071: 3 loads, 3 SLICEs
      Net n164070: 2 loads, 0 SLICEs
      Net channel_flt0.q_fir_hb2.clk_38_enable_4265: 2 loads, 2 SLICEs
      Net channel_flt0.busy_adj_19640: 1 loads, 1 SLICEs
      Net channel_flt0.q_fir_hb1.clk_38_enable_6594: 2 loads, 2 SLICEs
      Net channel_flt0.busy_adj_19644: 1 loads, 1 SLICEs
      Net channel_flt0.q_fir_hb0.clk_38_enable_8890: 2 loads, 2 SLICEs
      Net channel_flt0.busy_adj_19654: 1 loads, 1 SLICEs
      Net channel_flt0.q_fir_ch2.clk_38_enable_1923: 1 loads, 1 SLICEs
      Net channel_flt0.q_fir_ch0.clk_38_enable_1968: 1 loads, 1 SLICEs
      Net channel_flt0.i_data_o_15__N_1874: 3 loads, 3 SLICEs
      Net channel_flt0.i_fir_hb2.clk_38_enable_5427: 1 loads, 1 SLICEs
      Net channel_flt0.i_fir_hb1.clk_38_enable_7742: 1 loads, 1 SLICEs
      Net channel_flt0.i_fir_hb0.clk_38_enable_10104: 1 loads, 1 SLICEs
      Net channel_flt0.i_fir_ch2.clk_38_enable_1938: 1 loads, 1 SLICEs
      Net channel_flt0.i_fir_ch1.clk_38_enable_1953: 1 loads, 1 SLICEs
      Net channel_flt0.i_fir_ch0.clk_38_enable_3117: 1 loads, 1 SLICEs
      Net channel_flt0.decim1.drdy_o_N_1877: 2 loads, 2 SLICEs
      Net channel_flt0.decim0.drdy_o_N_1877: 2 loads, 2 SLICEs
      Net ctrl_regs0.n134888: 1 loads, 1 SLICEs
      Net regs_rw[1][1]: 51 loads, 51 SLICEs
      Net n16517: 4 loads, 4 SLICEs
      Net n16465: 4 loads, 4 SLICEs
      Net n16518: 4 loads, 4 SLICEs
      Net n16464: 4 loads, 4 SLICEs
      Net data_rx24_r_1__N_7: 1 loads, 0 SLICEs
      Net clk_tx_o_N_13: 2 loads, 0 SLICEs
      Net hilbert0.clk_38_enable_11321: 1 loads, 1 SLICEs
      Net am_demod0.clk_38_enable_1675: 5 loads, 5 SLICEs
      Net n11: 13 loads, 13 SLICEs
      Net zero_insert0.n67954: 5 loads, 5 SLICEs
      Net rssi_fir0.clk_38_enable_1691: 1 loads, 1 SLICEs
      Net fm_demod0.n67952: 16 loads, 16 SLICEs
      Net decim0.drdy_o_N_9034: 8 loads, 8 SLICEs
      Net unpack0.n136425: 2 loads, 2 SLICEs
      Net freq_mod0.n136435: 1 loads, 1 SLICEs
      Net freq_mod0.n3975: 4 loads, 4 SLICEs
      Net rssi0.n136557: 1 loads, 1 SLICEs
      Net rssi0.drdyd_enable_16: 23 loads, 23 SLICEs
      Net spi_slave0.n75009: 1 loads, 1 SLICEs
      Net spi_slave0.ld_N_12059: 4 loads, 4 SLICEs

                                    Page 4





Design Summary (cont)
---------------------
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 1275 loads
      Net clk_38_enable_11305: 1001 loads
      Net channel_flt0.clk_38_enable_4216: 1000 loads
      Net channel_flt0.clk_38_enable_4248: 1000 loads
      Net channel_flt0.clk_38_enable_6529: 1000 loads
      Net channel_flt0.clk_38_enable_8860: 1000 loads
      Net hilbert0.clk_38_enable_12524: 1000 loads
      Net rssi_fir0.clk_38_enable_12688: 1000 loads
      Net channel_flt0.clk_38_enable_8876: 997 loads
      Net clk_38_enable_11304: 997 loads




   Number of warnings:  6
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: Top module port 'io0' does not connect to anything.
WARNING - map: Top module port 'io1' does not connect to anything.
WARNING - map: Top module port 'io2' does not connect to anything.
WARNING - map: Top module port 'io0' does not connect to anything.
WARNING - map: Top module port 'io1' does not connect to anything.
WARNING - map: Top module port 'io2' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| nrst                | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_i               | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io6                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io5                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io4                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io3                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_miso            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_tx_o           | OUTPUT    | LVDS      |       | O     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_tx_o            | OUTPUT    | LVDS      |       | O     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_sck             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_mosi            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 5





IO (PIO) Attributes (cont)
--------------------------
| spi_ncs             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_rx24_i         | INPUT     | LVDS      |       | I     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_rx09_i         | INPUT     | LVDS      |       | I     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_rx_i            | INPUT     | LVDS      |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block i2 was optimized away.
Block regs_rw_1__1__I_0_2_1_lut_rep_16924 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll1/lscc_pll_inst/gen_no_refclk
       _mon.u_PLL.PLL_inst
  Input Reference Clock:               PIN      clk_i_c
  Output Clock(P):                              NONE
  Output Clock(S):                              NONE
  Output Clock(S2):                             NONE
  Output Clock(S3):                             NONE
  Output Clock(S4):                             NONE
  Output Clock(S5):                             NONE
  Feedback Signal:                     NODE     pll1.lscc_pll_inst.fbclk_w
  Reset Signal:                        NODE     n164070
  Standby Signal:                      NODE     GND_net
  PLL LOCK signal:                     NODE     regs_r[1][1]
  PLL Internal LOCK Signal:                     NONE
  A Divider:                                    127
  B Divider:                                    7
  C Divider:                                    7
  D Divider:                                    7
  E Divider:                                    7
  F Divider:                                    7
  A Post Divider Shift:                         127
  B Post Divider Shift:                         7
  C Post Divider Shift:                         7
  D Post Divider Shift:                         7
  E Post Divider Shift:                         7
  F Post Divider Shift:                         7
  A Section VCO Phase Shift:                    0
  B Section VCO Phase Shift:                    0
  C Section VCO Phase Shift:                    0
  D Section VCO Phase Shift:                    0
  E Section VCO Phase Shift:                    0
  F Section VCO Phase Shift:                    0
  CLKOP Trim Setting:                           0000
  CLKOS Trim Setting:                           0000
  CLKOS2 Trim Setting:                          0000
  CLKOS3 Trim Setting:                          0000
  CLKOS4 Trim Setting:                          0000

                                    Page 6





PLL/DLL Summary (cont)
----------------------
  CLKOS5 Trim Setting:                          0000
PLL 2:                                 Pin/Node Value
  PLL Instance Name:                            pll0/lscc_pll_inst/gen_no_refclk
       _mon.u_PLL.PLL_inst
  Input Reference Clock:               PIN      clk_i_c
  Output Clock(P):                     NODE     clk_152
  Output Clock(S):                     NODE     clk_64
  Output Clock(S2):                    NODE     clk_38
  Output Clock(S3):                             NONE
  Output Clock(S4):                             NONE
  Output Clock(S5):                             NONE
  Feedback Signal:                     NODE     pll0.lscc_pll_inst.fbclk_w
  Reset Signal:                        NODE     n164070
  Standby Signal:                      NODE     GND_net
  PLL LOCK signal:                     NODE     regs_r[1][0]
  PLL Internal LOCK Signal:                     NONE
  A Divider:                                    7
  B Divider:                                    18
  C Divider:                                    31
  D Divider:                                    7
  E Divider:                                    7
  F Divider:                                    7
  A Post Divider Shift:                         7
  B Post Divider Shift:                         18
  C Post Divider Shift:                         31
  D Post Divider Shift:                         7
  E Post Divider Shift:                         7
  F Post Divider Shift:                         7
  A Section VCO Phase Shift:                    0
  B Section VCO Phase Shift:                    0
  C Section VCO Phase Shift:                    0
  D Section VCO Phase Shift:                    0
  E Section VCO Phase Shift:                    0
  F Section VCO Phase Shift:                    0
  CLKOP Trim Setting:                           0000
  CLKOS Trim Setting:                           0000
  CLKOS2 Trim Setting:                          0000
  CLKOS3 Trim Setting:                          0000
  CLKOS4 Trim Setting:                          0000
  CLKOS5 Trim Setting:                          0000

ASIC Components
---------------

Instance Name: pll1/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst
         Type: PLL_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0

                                    Page 7





ASIC Components (cont)
----------------------
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0

                                    Page 8





ASIC Components (cont)
----------------------
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult
     _7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult
     _7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult
     _7.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult
     _7.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult
     _7.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult
     _7.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult
     _7.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1

                                    Page 9





ASIC Components (cont)
----------------------
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0

                                   Page 10





ASIC Components (cont)
----------------------
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2626_mult_7_mult_7_mult_7_mult_7_mult
     _7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2626_mult_7_mult_7_mult_7_mult_7_mult
     _7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2626_mult_7_mult_7_mult_7_mult_7_mult
     _7.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2626_mult_7_mult_7_mult_7_mult_7_mult
     _7.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2626_mult_7_mult_7_mult_7_mult_7_mult
     _7.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2626_mult_7_mult_7_mult_7_mult_7_mult
     _7.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2626_mult_7_mult_7_mult_7_mult_7_mult
     _7.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0

                                   Page 11





ASIC Components (cont)
----------------------
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.MULT9_L0
         Type: MULT9_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.MULT9_H0
         Type: MULT9_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.MULT18_0
         Type: MULT18_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.REG18_L0_0
         Type: REG18_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.REG18_L0_1
         Type: REG18_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.ACC54_0

                                   Page 12





ASIC Components (cont)
----------------------
         Type: ACC54_CORE
Instance Name: hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_L0
         Type: PREADD9_CORE
Instance Name: hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_0
         Type: REG18_CORE
Instance Name: hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_1
         Type: REG18_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_L0
         Type: PREADD9_CORE
Instance Name: am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_0
         Type: REG18_CORE
Instance Name: am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_1
         Type: REG18_CORE

                                   Page 13





ASIC Components (cont)
----------------------
Instance Name: am_demod0/add_3938_e1.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: am_demod0/add_3938_e1.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: am_demod0/add_3938_e1.MULT9_L0
         Type: MULT9_CORE
Instance Name: am_demod0/add_3938_e1.MULT9_H0
         Type: MULT9_CORE
Instance Name: am_demod0/add_3938_e1.MULT18_0
         Type: MULT18_CORE
Instance Name: am_demod0/add_3938_e1.REG18_L0_0
         Type: REG18_CORE
Instance Name: am_demod0/add_3938_e1.REG18_L0_1
         Type: REG18_CORE
Instance Name: am_demod0/add_3938_e1.ACC54_0
         Type: ACC54_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_L0
         Type: MULT9_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_H0
         Type: MULT9_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_0
         Type: MULT18_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_0
         Type: REG18_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_1
         Type: REG18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.MULT9_L0
         Type: MULT9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.MULT9_H0
         Type: MULT9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.MULT9_L1
         Type: MULT9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.MULT9_H1
         Type: MULT9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.PREADD9_L1

                                   Page 14





ASIC Components (cont)
----------------------
         Type: PREADD9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.MULT18_0
         Type: MULT18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.MULT18_1
         Type: MULT18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.REG18_L0_0
         Type: REG18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.REG18_L0_1
         Type: REG18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.REG18_L1_0
         Type: REG18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.REG18_L1_1
         Type: REG18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.ACC54_0
         Type: ACC54_CORE
Instance Name: fm_demod0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: fm_demod0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: fm_demod0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: fm_demod0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: fm_demod0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: fm_demod0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: fm_demod0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: fm_demod0/mult_2623_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: fm_demod0/mult_2623_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: fm_demod0/mult_2623_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: fm_demod0/mult_2623_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: fm_demod0/mult_2623_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: fm_demod0/mult_2623_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: fm_demod0/mult_2623_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst
         Type: PLL_CORE
Instance Name:
     mix0/mult_2619_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0

                                   Page 15





ASIC Components (cont)
----------------------
         Type: PREADD9_CORE
Instance Name:
     mix0/mult_2619_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: mix0/mult_2619_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: mix0/mult_2619_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: mix0/mult_2619_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name:
     mix0/mult_2619_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name:
     mix0/mult_2619_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: mix0/mult_2618_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: mix0/mult_2618_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: mix0/mult_2618_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: mix0/mult_2618_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: mix0/mult_2618_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: mix0/mult_2618_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: mix0/mult_2618_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name:
     mix0/mult_2617_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name:
     mix0/mult_2617_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     mix0/mult_2617_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     mix0/mult_2617_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     mix0/mult_2617_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name:
     mix0/mult_2617_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name:
     mix0/mult_2617_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: mix0/dline[80]_res2_e3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: mix0/dline[80]_res2_e3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: mix0/dline[80]_res2_e3.MULT9_L0
         Type: MULT9_CORE

                                   Page 16





ASIC Components (cont)
----------------------
Instance Name: mix0/dline[80]_res2_e3.MULT9_H0
         Type: MULT9_CORE
Instance Name: mix0/dline[80]_res2_e3.MULT18_0
         Type: MULT18_CORE
Instance Name: mix0/dline[80]_res2_e3.REG18_L0_0
         Type: REG18_CORE
Instance Name: mix0/dline[80]_res2_e3.REG18_L0_1
         Type: REG18_CORE
Instance Name: mix0/dline[80]_res2_e3.ACC54_0
         Type: ACC54_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/mult_3951_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/mult_3951_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/mult_3951_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/mult_3951_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/mult_3951_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/mult_3951_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/mult_3951_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/mult_3948_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/mult_3948_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/mult_3948_mult_7_mult_7.MULT9_L0

                                   Page 17





ASIC Components (cont)
----------------------
         Type: MULT9_CORE
Instance Name: dpd0/mult_3948_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/mult_3948_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/mult_3948_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/mult_3948_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1

                                   Page 18





ASIC Components (cont)
----------------------
         Type: REG18_CORE
Instance Name: dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_1
         Type: MULT18_CORE
Instance Name:
     dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H0
         Type: PREADD9_CORE

                                   Page 19





ASIC Components (cont)
----------------------
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_1
         Type: MULT18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_1
         Type: MULT18_CORE
Instance Name:

                                   Page 20





ASIC Components (cont)
----------------------
     dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/add_3949_add_12.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/add_3949_add_12.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/add_3949_add_12.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/add_3949_add_12.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/add_3949_add_12.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/add_3949_add_12.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/add_3949_add_12.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/add_3949_add_12.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/add_3949_add_12.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/add_3949_add_12.MULT18_1
         Type: MULT18_CORE
Instance Name: dpd0/add_3949_add_12.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/add_3949_add_12.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/add_3949_add_12.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/add_3949_add_12.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/add_3949_add_12.ACC54_0
         Type: ACC54_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_

                                   Page 21





ASIC Components (cont)
----------------------
     3.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_1
         Type: MULT18_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/add_3952_add_12.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/add_3952_add_12.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/add_3952_add_12.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/add_3952_add_12.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/add_3952_add_12.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/add_3952_add_12.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/add_3952_add_12.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/add_3952_add_12.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/add_3952_add_12.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/add_3952_add_12.MULT18_1
         Type: MULT18_CORE
Instance Name: dpd0/add_3952_add_12.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/add_3952_add_12.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/add_3952_add_12.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/add_3952_add_12.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/add_3952_add_12.ACC54_0
         Type: ACC54_CORE





                                   Page 22





Constraint Summary
------------------

   Total number of constraints: 28
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 7 secs
   Total REAL Time: 7 secs
   Peak Memory Usage: 860 MB
















































                                   Page 23


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
