Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 14:54:27 2025
| Host         : TEMP-MATI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    43          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (113)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (113)
--------------------------------------------------
 There are 113 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.552        0.000                      0                  104        0.149        0.000                      0                  104        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.552        0.000                      0                  104        0.149        0.000                      0                  104        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.014ns (26.246%)  route 2.849ns (73.754%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.120    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.677     6.315    U2/lcd_clk_cnt_reg[11]
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.402     6.841    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.965 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.511    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.575     8.210    debouncer_inst/lcd_clk
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.334 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.649     8.983    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X30Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.449    14.821    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[12]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    14.535    U2/lcd_clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.014ns (26.246%)  route 2.849ns (73.754%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.120    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.677     6.315    U2/lcd_clk_cnt_reg[11]
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.402     6.841    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.965 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.511    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.575     8.210    debouncer_inst/lcd_clk
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.334 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.649     8.983    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X30Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.449    14.821    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[13]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    14.535    U2/lcd_clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.014ns (26.246%)  route 2.849ns (73.754%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.120    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.677     6.315    U2/lcd_clk_cnt_reg[11]
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.402     6.841    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.965 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.511    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.575     8.210    debouncer_inst/lcd_clk
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.334 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.649     8.983    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X30Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.449    14.821    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    14.535    U2/lcd_clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.014ns (26.246%)  route 2.849ns (73.754%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.120    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.677     6.315    U2/lcd_clk_cnt_reg[11]
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.402     6.841    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.965 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.511    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.575     8.210    debouncer_inst/lcd_clk
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.334 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.649     8.983    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X30Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.449    14.821    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[15]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    14.535    U2/lcd_clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 debouncer_inst/delay_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.952ns (21.608%)  route 3.454ns (78.392%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.538     5.089    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  debouncer_inst/delay_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  debouncer_inst/delay_reg[16]/Q
                         net (fo=4, routed)           1.085     6.630    debouncer_inst/delay_reg[16]
    SLICE_X37Y78         LUT5 (Prop_lut5_I0_O)        0.124     6.754 r  debouncer_inst/next_state[1]_i_24/O
                         net (fo=1, routed)           0.817     7.571    debouncer_inst/next_state[1]_i_24_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.695 r  debouncer_inst/next_state[1]_i_13/O
                         net (fo=4, routed)           0.745     8.440    debouncer_inst/next_state[1]_i_13_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  debouncer_inst/next_state[0]_i_3/O
                         net (fo=1, routed)           0.807     9.371    debouncer_inst/next_state[0]_i_3_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I2_O)        0.124     9.495 r  debouncer_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.495    debouncer_inst/next_state[0]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.422    14.793    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/next_state_reg[0]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X37Y81         FDRE (Setup_fdre_C_D)        0.031    15.063    debouncer_inst/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.014ns (27.322%)  route 2.697ns (72.678%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.120    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.677     6.315    U2/lcd_clk_cnt_reg[11]
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.402     6.841    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.965 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.511    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.575     8.210    debouncer_inst/lcd_clk
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.334 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.497     8.831    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X30Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.449    14.821    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[4]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X30Y47         FDRE (Setup_fdre_C_R)       -0.524    14.535    U2/lcd_clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.014ns (27.322%)  route 2.697ns (72.678%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.120    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.677     6.315    U2/lcd_clk_cnt_reg[11]
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.402     6.841    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.965 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.511    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.575     8.210    debouncer_inst/lcd_clk
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.334 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.497     8.831    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X30Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.449    14.821    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[5]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X30Y47         FDRE (Setup_fdre_C_R)       -0.524    14.535    U2/lcd_clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.014ns (27.322%)  route 2.697ns (72.678%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.120    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.677     6.315    U2/lcd_clk_cnt_reg[11]
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.402     6.841    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.965 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.511    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.575     8.210    debouncer_inst/lcd_clk
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.334 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.497     8.831    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X30Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.449    14.821    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[6]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X30Y47         FDRE (Setup_fdre_C_R)       -0.524    14.535    U2/lcd_clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.014ns (27.322%)  route 2.697ns (72.678%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.120    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.677     6.315    U2/lcd_clk_cnt_reg[11]
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.402     6.841    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.965 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.511    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.575     8.210    debouncer_inst/lcd_clk
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.334 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.497     8.831    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X30Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.449    14.821    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[7]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X30Y47         FDRE (Setup_fdre_C_R)       -0.524    14.535    U2/lcd_clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 U2/lcd_clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.014ns (27.247%)  route 2.708ns (72.753%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.568     5.120    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 f  U2/lcd_clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.677     6.315    U2/lcd_clk_cnt_reg[11]
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.439 r  U2/lcd_clk_cnt[0]_i_7/O
                         net (fo=1, routed)           0.402     6.841    U2/lcd_clk_cnt[0]_i_7_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.965 r  U2/lcd_clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.545     7.511    U2/lcd_clk_cnt[0]_i_6_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  U2/lcd_clk_cnt[0]_i_3/O
                         net (fo=2, routed)           0.575     8.210    debouncer_inst/lcd_clk
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.334 r  debouncer_inst/lcd_clk_cnt[0]_i_1/O
                         net (fo=16, routed)          0.507     8.841    U2/lcd_clk_cnt_reg[0]_0
    SLICE_X30Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.449    14.821    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  U2/lcd_clk_cnt_reg[10]/C
                         clock pessimism              0.299    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524    14.560    U2/lcd_clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  5.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 debouncer_inst/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.552     1.465    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  debouncer_inst/next_state_reg[1]/Q
                         net (fo=4, routed)           0.079     1.686    debouncer_inst/next_state[1]
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.818     1.977    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/state_reg[1]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.071     1.536    debouncer_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 debouncer_inst/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.552     1.465    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  debouncer_inst/next_state_reg[0]/Q
                         net (fo=4, routed)           0.139     1.746    debouncer_inst/next_state[0]
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.818     1.977    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/state_reg[0]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.070     1.535    debouncer_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U2/lcd_clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.478    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  U2/lcd_clk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.125     1.768    U2/lcd_clk_cnt_reg[2]
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  U2/lcd_clk_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.878    U2/lcd_clk_cnt_reg[0]_i_2_n_5
    SLICE_X30Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.992    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  U2/lcd_clk_cnt_reg[2]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.134     1.612    U2/lcd_clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U2/lcd_clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.566     1.479    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  U2/lcd_clk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.769    U2/lcd_clk_cnt_reg[6]
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  U2/lcd_clk_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    U2/lcd_clk_cnt_reg[4]_i_1_n_5
    SLICE_X30Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.835     1.993    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  U2/lcd_clk_cnt_reg[6]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.134     1.613    U2/lcd_clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U2/lcd_clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.566     1.479    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  U2/lcd_clk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.126     1.769    U2/lcd_clk_cnt_reg[14]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  U2/lcd_clk_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    U2/lcd_clk_cnt_reg[12]_i_1_n_5
    SLICE_X30Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.835     1.993    U2/Clock100MHz_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  U2/lcd_clk_cnt_reg[14]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.134     1.613    U2/lcd_clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U2/lcd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.565     1.478    U2/Clock100MHz_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  U2/lcd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U2/lcd_clk_reg/Q
                         net (fo=2, routed)           0.185     1.804    U2/lcd_clk_reg_0
    SLICE_X32Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.849 r  U2/lcd_clk_i_1/O
                         net (fo=1, routed)           0.000     1.849    U2/lcd_clk_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  U2/lcd_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.992    U2/Clock100MHz_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  U2/lcd_clk_reg/C
                         clock pessimism             -0.514     1.478    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.091     1.569    U2/lcd_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 debouncer_inst/delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.546     1.459    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  debouncer_inst/delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  debouncer_inst/delay_reg[2]/Q
                         net (fo=3, routed)           0.134     1.734    debouncer_inst/delay_reg[2]
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  debouncer_inst/delay_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.845    debouncer_inst/delay_reg[0]_i_2_n_5
    SLICE_X36Y75         FDRE                                         r  debouncer_inst/delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.811     1.970    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  debouncer_inst/delay_reg[2]/C
                         clock pessimism             -0.510     1.459    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.105     1.564    debouncer_inst/delay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 debouncer_inst/delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.462    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  debouncer_inst/delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  debouncer_inst/delay_reg[14]/Q
                         net (fo=3, routed)           0.145     1.748    debouncer_inst/delay_reg[14]
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  debouncer_inst/delay_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    debouncer_inst/delay_reg[12]_i_1_n_5
    SLICE_X36Y78         FDRE                                         r  debouncer_inst/delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.816     1.974    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  debouncer_inst/delay_reg[14]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X36Y78         FDRE (Hold_fdre_C_D)         0.105     1.567    debouncer_inst/delay_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 debouncer_inst/delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.462    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  debouncer_inst/delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  debouncer_inst/delay_reg[10]/Q
                         net (fo=3, routed)           0.145     1.749    debouncer_inst/delay_reg[10]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  debouncer_inst/delay_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    debouncer_inst/delay_reg[8]_i_1_n_5
    SLICE_X36Y77         FDRE                                         r  debouncer_inst/delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.814     1.973    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  debouncer_inst/delay_reg[10]/C
                         clock pessimism             -0.510     1.462    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.105     1.567    debouncer_inst/delay_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 debouncer_inst/delay_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.553     1.466    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  debouncer_inst/delay_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  debouncer_inst/delay_reg[30]/Q
                         net (fo=3, routed)           0.145     1.753    debouncer_inst/delay_reg[30]
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  debouncer_inst/delay_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    debouncer_inst/delay_reg[28]_i_1_n_5
    SLICE_X36Y82         FDRE                                         r  debouncer_inst/delay_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.819     1.978    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  debouncer_inst/delay_reg[30]/C
                         clock pessimism             -0.511     1.466    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.105     1.571    debouncer_inst/delay_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46    U2/lcd_clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y48    U2/lcd_clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y48    U2/lcd_clk_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49    U2/lcd_clk_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49    U2/lcd_clk_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49    U2/lcd_clk_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y49    U2/lcd_clk_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46    U2/lcd_clk_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46    U2/lcd_clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46    U2/lcd_clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46    U2/lcd_clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48    U2/lcd_clk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48    U2/lcd_clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48    U2/lcd_clk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48    U2/lcd_clk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49    U2/lcd_clk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49    U2/lcd_clk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49    U2/lcd_clk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49    U2/lcd_clk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46    U2/lcd_clk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46    U2/lcd_clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48    U2/lcd_clk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48    U2/lcd_clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48    U2/lcd_clk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48    U2/lcd_clk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49    U2/lcd_clk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49    U2/lcd_clk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49    U2/lcd_clk_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49    U2/lcd_clk_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/LCD_E_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.467ns  (logic 3.993ns (53.484%)  route 3.473ns (46.516%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDPE                         0.000     0.000 r  U2/LCD_E_reg/C
    SLICE_X32Y44         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  U2/LCD_E_reg/Q
                         net (fo=1, routed)           3.473     3.929    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     7.467 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     7.467    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.436ns  (logic 4.003ns (53.834%)  route 3.433ns (46.166%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE                         0.000     0.000 r  U2/LCD_RS_reg/C
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U2/LCD_RS_reg/Q
                         net (fo=1, routed)           3.433     3.889    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547     7.436 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     7.436    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.301ns  (logic 3.996ns (54.730%)  route 3.305ns (45.270%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  U2/DEBUG_reg[2]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/DEBUG_reg[2]/Q
                         net (fo=1, routed)           3.305     3.761    DEBUG_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         3.540     7.301 r  DEBUG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.301    DEBUG[2]
    G1                                                                r  DEBUG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.296ns  (logic 3.998ns (54.800%)  route 3.298ns (45.200%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  U2/DEBUG_reg[0]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/DEBUG_reg[0]/Q
                         net (fo=1, routed)           3.298     3.754    DEBUG_OBUF[0]
    F1                   OBUF (Prop_obuf_I_O)         3.542     7.296 r  DEBUG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.296    DEBUG[0]
    F1                                                                r  DEBUG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 4.064ns (56.243%)  route 3.162ns (43.757%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[0]/C
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           3.162     3.680    LCD_DATA_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.546     7.226 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.226    LCD_DATA[0]
    V16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.217ns  (logic 4.021ns (55.713%)  route 3.196ns (44.287%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  U2/DEBUG_reg[1]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/DEBUG_reg[1]/Q
                         net (fo=1, routed)           3.196     3.652    DEBUG_OBUF[1]
    C1                   OBUF (Prop_obuf_I_O)         3.565     7.217 r  DEBUG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.217    DEBUG[1]
    C1                                                                r  DEBUG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.191ns (58.964%)  route 2.917ns (41.036%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[3]/C
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           2.917     3.395    LCD_DATA_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.713     7.109 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.109    LCD_DATA[3]
    T11                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.104ns  (logic 3.992ns (56.194%)  route 3.112ns (43.806%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE                         0.000     0.000 r  U2/DEBUG_reg[3]/C
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/DEBUG_reg[3]/Q
                         net (fo=1, routed)           3.112     3.568    DEBUG_OBUF[3]
    T15                  OBUF (Prop_obuf_I_O)         3.536     7.104 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.104    DEBUG[3]
    T15                                                               r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 4.184ns (59.887%)  route 2.802ns (40.113%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[1]/C
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.802     3.280    LCD_DATA_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.706     6.986 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.986    LCD_DATA[1]
    P14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/DEBUG_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 3.980ns (57.373%)  route 2.957ns (42.627%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE                         0.000     0.000 r  U2/DEBUG_reg[4]/C
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/DEBUG_reg[4]/Q
                         net (fo=1, routed)           2.957     3.413    DEBUG_OBUF[4]
    R15                  OBUF (Prop_obuf_I_O)         3.524     6.936 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.936    DEBUG[4]
    R15                                                               r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/DEBUG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.102%)  route 0.165ns (53.898%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE                         0.000     0.000 r  U2/state_reg[2]/C
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[2]/Q
                         net (fo=22, routed)          0.165     0.306    U2/state_reg_n_0_[2]
    SLICE_X32Y47         FDRE                                         r  U2/DEBUG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/DEBUG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.023%)  route 0.165ns (53.977%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE                         0.000     0.000 r  U2/state_reg[0]/C
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[0]/Q
                         net (fo=31, routed)          0.165     0.306    U2/state_reg_n_0_[0]
    SLICE_X32Y47         FDRE                                         r  U2/DEBUG_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE                         0.000     0.000 r  U2/char_no_reg[4]/C
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U2/char_no_reg[4]/Q
                         net (fo=6, routed)           0.098     0.226    U2/char_no_reg[4]
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.099     0.325 r  U2/char_no[5]_i_2/O
                         net (fo=1, routed)           0.000     0.325    U2/plusOp__0[5]
    SLICE_X35Y46         FDCE                                         r  U2/char_no_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.492%)  route 0.143ns (43.508%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE                         0.000     0.000 r  U2/char_no_reg[5]/C
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/char_no_reg[5]/Q
                         net (fo=5, routed)           0.143     0.284    U2/char_no_reg[5]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  U2/znak[1]_i_1/O
                         net (fo=1, routed)           0.000     0.329    U2/znak[1]_i_1_n_0
    SLICE_X35Y45         FDPE                                         r  U2/znak_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE                         0.000     0.000 r  U2/char_no_reg[1]/C
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/char_no_reg[1]/Q
                         net (fo=9, routed)           0.128     0.292    U2/char_no_reg[1]
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.337 r  U2/char_no[3]_i_1/O
                         net (fo=1, routed)           0.000     0.337    U2/plusOp__0[3]
    SLICE_X35Y46         FDCE                                         r  U2/char_no_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/next_command_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U2/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.167%)  route 0.151ns (44.833%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDPE                         0.000     0.000 r  U2/next_command_reg[0]/C
    SLICE_X32Y45         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  U2/next_command_reg[0]/Q
                         net (fo=2, routed)           0.151     0.292    U2/next_command_reg_n_0_[0]
    SLICE_X33Y46         LUT5 (Prop_lut5_I3_O)        0.045     0.337 r  U2/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.337    U2/state[0]
    SLICE_X33Y46         FDCE                                         r  U2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE                         0.000     0.000 r  U2/char_no_reg[1]/C
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/char_no_reg[1]/Q
                         net (fo=9, routed)           0.128     0.292    U2/char_no_reg[1]
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.048     0.340 r  U2/char_no[4]_i_1/O
                         net (fo=1, routed)           0.000     0.340    U2/plusOp__0[4]
    SLICE_X35Y46         FDCE                                         r  U2/char_no_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/next_command_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.245%)  route 0.157ns (45.755%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE                         0.000     0.000 r  U2/next_command_reg[1]/C
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/next_command_reg[1]/Q
                         net (fo=2, routed)           0.157     0.298    U2/next_command_reg_n_0_[1]
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.045     0.343 r  U2/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.343    U2/state[1]
    SLICE_X33Y43         FDCE                                         r  U2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/reset_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE                         0.000     0.000 r  U2/reset_cnt_reg[1]/C
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/reset_cnt_reg[1]/Q
                         net (fo=7, routed)           0.179     0.320    U2/reset_cnt_reg[1]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.042     0.362 r  U2/reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    U2/plusOp[2]
    SLICE_X35Y43         FDRE                                         r  U2/reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/reset_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE                         0.000     0.000 r  U2/reset_cnt_reg[1]/C
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/reset_cnt_reg[1]/Q
                         net (fo=7, routed)           0.179     0.320    U2/reset_cnt_reg[1]
    SLICE_X35Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.365 r  U2/reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    U2/plusOp[1]
    SLICE_X35Y43         FDRE                                         r  U2/reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/DEBUG_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.629ns  (logic 0.608ns (16.752%)  route 3.021ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.534     5.085    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          2.336     7.877    debouncer_inst/pulse_out
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.152     8.029 r  debouncer_inst/DEBUG[4]_i_1/O
                         net (fo=5, routed)           0.686     8.715    U2/E[0]
    SLICE_X32Y43         FDRE                                         r  U2/DEBUG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/DEBUG_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.629ns  (logic 0.608ns (16.752%)  route 3.021ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.534     5.085    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          2.336     7.877    debouncer_inst/pulse_out
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.152     8.029 r  debouncer_inst/DEBUG[4]_i_1/O
                         net (fo=5, routed)           0.686     8.715    U2/E[0]
    SLICE_X32Y43         FDRE                                         r  U2/DEBUG_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/DEBUG_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.299ns  (logic 0.608ns (18.429%)  route 2.691ns (81.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.534     5.085    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          2.336     7.877    debouncer_inst/pulse_out
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.152     8.029 r  debouncer_inst/DEBUG[4]_i_1/O
                         net (fo=5, routed)           0.355     8.385    U2/E[0]
    SLICE_X32Y47         FDRE                                         r  U2/DEBUG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/DEBUG_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.299ns  (logic 0.608ns (18.429%)  route 2.691ns (81.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.534     5.085    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          2.336     7.877    debouncer_inst/pulse_out
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.152     8.029 r  debouncer_inst/DEBUG[4]_i_1/O
                         net (fo=5, routed)           0.355     8.385    U2/E[0]
    SLICE_X32Y47         FDRE                                         r  U2/DEBUG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/DEBUG_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.299ns  (logic 0.608ns (18.429%)  route 2.691ns (81.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.534     5.085    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          2.336     7.877    debouncer_inst/pulse_out
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.152     8.029 r  debouncer_inst/DEBUG[4]_i_1/O
                         net (fo=5, routed)           0.355     8.385    U2/E[0]
    SLICE_X32Y47         FDRE                                         r  U2/DEBUG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.570ns  (logic 0.580ns (22.568%)  route 1.990ns (77.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.534     5.085    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          1.611     7.152    U2/pulse_out
    SLICE_X35Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.276 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379     7.655    U2/reset_cnt0
    SLICE_X35Y43         FDRE                                         r  U2/reset_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.570ns  (logic 0.580ns (22.568%)  route 1.990ns (77.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.534     5.085    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          1.611     7.152    U2/pulse_out
    SLICE_X35Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.276 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379     7.655    U2/reset_cnt0
    SLICE_X35Y43         FDRE                                         r  U2/reset_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.570ns  (logic 0.580ns (22.568%)  route 1.990ns (77.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.534     5.085    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          1.611     7.152    U2/pulse_out
    SLICE_X35Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.276 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379     7.655    U2/reset_cnt0
    SLICE_X35Y43         FDRE                                         r  U2/reset_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.570ns  (logic 0.580ns (22.568%)  route 1.990ns (77.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.534     5.085    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          1.611     7.152    U2/pulse_out
    SLICE_X35Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.276 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379     7.655    U2/reset_cnt0
    SLICE_X35Y43         FDRE                                         r  U2/reset_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_E_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.484ns  (logic 0.456ns (18.355%)  route 2.028ns (81.645%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.534     5.085    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          2.028     7.570    U2/pulse_out
    SLICE_X32Y44         FDPE                                         f  U2/LCD_E_reg/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.141ns (18.905%)  route 0.605ns (81.095%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.462    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          0.605     2.208    U2/pulse_out
    SLICE_X34Y46         FDCE                                         f  U2/char_no_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.141ns (18.905%)  route 0.605ns (81.095%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.462    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          0.605     2.208    U2/pulse_out
    SLICE_X34Y46         FDCE                                         f  U2/char_no_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.141ns (18.905%)  route 0.605ns (81.095%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.462    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          0.605     2.208    U2/pulse_out
    SLICE_X34Y46         FDCE                                         f  U2/char_no_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.141ns (18.905%)  route 0.605ns (81.095%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.462    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          0.605     2.208    U2/pulse_out
    SLICE_X35Y46         FDCE                                         f  U2/char_no_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.141ns (18.905%)  route 0.605ns (81.095%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.462    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          0.605     2.208    U2/pulse_out
    SLICE_X35Y46         FDCE                                         f  U2/char_no_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.141ns (18.905%)  route 0.605ns (81.095%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.462    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          0.605     2.208    U2/pulse_out
    SLICE_X35Y46         FDCE                                         f  U2/char_no_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.141ns (17.159%)  route 0.681ns (82.841%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.462    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          0.681     2.284    U2/pulse_out
    SLICE_X33Y46         FDCE                                         f  U2/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/state_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.141ns (17.159%)  route 0.681ns (82.841%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.462    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          0.681     2.284    U2/pulse_out
    SLICE_X33Y46         FDCE                                         f  U2/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.462    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          0.700     2.304    U2/pulse_out
    SLICE_X35Y45         FDCE                                         f  U2/znak_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.841ns  (logic 0.141ns (16.765%)  route 0.700ns (83.235%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.462    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  debouncer_inst/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  debouncer_inst/pulse_out_reg/Q
                         net (fo=35, routed)          0.700     2.304    U2/pulse_out
    SLICE_X35Y45         FDPE                                         f  U2/znak_reg[1]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.693ns  (logic 1.839ns (23.902%)  route 5.854ns (76.098%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BUTTON_IBUF[0]_inst/O
                         net (fo=3, routed)           4.235     5.702    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X37Y78         LUT2 (Prop_lut2_I0_O)        0.124     5.826 r  debouncer_inst/next_state[1]_i_16/O
                         net (fo=1, routed)           0.799     6.626    debouncer_inst/next_state[1]_i_16_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  debouncer_inst/next_state[1]_i_5/O
                         net (fo=2, routed)           0.819     7.569    debouncer_inst/next_state[1]_i_5_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.124     7.693 r  debouncer_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.693    debouncer_inst/next_state[1]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.422     4.793    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.289ns  (logic 1.839ns (25.227%)  route 5.450ns (74.773%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BUTTON_IBUF[0]_inst/O
                         net (fo=3, routed)           4.235     5.702    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X37Y78         LUT2 (Prop_lut2_I0_O)        0.124     5.826 r  debouncer_inst/next_state[1]_i_16/O
                         net (fo=1, routed)           0.799     6.626    debouncer_inst/next_state[1]_i_16_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  debouncer_inst/next_state[1]_i_5/O
                         net (fo=2, routed)           0.415     7.165    debouncer_inst/next_state[1]_i_5_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.124     7.289 r  debouncer_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.289    debouncer_inst/next_state[0]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.422     4.793    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/next_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.323ns  (logic 0.370ns (15.921%)  route 1.953ns (84.079%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BUTTON_IBUF[0]_inst/O
                         net (fo=3, routed)           1.540     1.775    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X37Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.820 r  debouncer_inst/next_state[0]_i_5/O
                         net (fo=1, routed)           0.135     1.955    debouncer_inst/next_state[0]_i_5_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045     2.000 r  debouncer_inst/next_state[0]_i_3/O
                         net (fo=1, routed)           0.277     2.278    debouncer_inst/next_state[0]_i_3_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.323 r  debouncer_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.323    debouncer_inst/next_state[0]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.818     1.977    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.494ns  (logic 0.370ns (14.827%)  route 2.124ns (85.173%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BUTTON_IBUF[0]_inst/O
                         net (fo=3, routed)           1.736     1.971    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X37Y78         LUT3 (Prop_lut3_I2_O)        0.045     2.016 r  debouncer_inst/next_state[1]_i_12/O
                         net (fo=1, routed)           0.277     2.294    debouncer_inst/next_state[1]_i_12_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.045     2.339 r  debouncer_inst/next_state[1]_i_4/O
                         net (fo=1, routed)           0.111     2.449    debouncer_inst/next_state[1]_i_4_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.494 r  debouncer_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.494    debouncer_inst/next_state[1]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.818     1.977    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  debouncer_inst/next_state_reg[1]/C





