#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Sep 21 11:17:51 2024
# Process ID: 892857
# Current directory: /home/epsilon/work/boxlambda/gw/dfx
# Command line: vivado -mode gui
# Log file: /home/epsilon/work/boxlambda/gw/dfx/vivado.log
# Journal file: /home/epsilon/work/boxlambda/gw/dfx/vivado.jou
# Running On: asustuf, OS: Linux, CPU Frequency: 3755.868 MHz, CPU Physical cores: 6, Host memory: 16615 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set part "xc7a100ticsg324-1L"
xc7a100ticsg324-1L
set inst boxlambda_soc_inst/vs0_inst
boxlambda_soc_inst/vs0_inst
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Project
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/projects/dfx_test/project.runs/synth_1/boxlambda_top.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/projects/dfx_test/project.runs/synth_1/boxlambda_top.dcp
add_files -fileset constrs_1 -norecurse /home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc
/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp
read_ip ../ip/dfx_controller/dfx_controller_0/dfx_controller_0.xci
ERROR: [Vivado 12-172] File or Directory '/home/epsilon/work/boxlambda/gw/ip/dfx_controller/dfx_controller_0/dfx_controller_0.xci' does not exist
close_project
set part "xc7a100ticsg324-1L"
xc7a100ticsg324-1L
set inst boxlambda_soc_inst/vs0_inst
boxlambda_soc_inst/vs0_inst
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Project
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/projects/dfx_test/project.runs/synth_1/boxlambda_top.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/projects/dfx_test/project.runs/synth_1/boxlambda_top.dcp
add_files -fileset constrs_1 -norecurse /home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc
/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp
read_ip ../ip/dfx_controller/dfx_controller_0.xci
WARNING: [Vivado 12-13650] The IP file '/home/epsilon/work/boxlambda/gw/ip/dfx_controller/dfx_controller_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/epsilon/work/boxlambda/gw/ip/dfx_controller'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
/home/epsilon/work/boxlambda/gw/ip/dfx_controller/dfx_controller_0.xci
read_ip ../ip/ila/ila_0.xci
WARNING: [Vivado 12-13650] The IP file '/home/epsilon/work/boxlambda/gw/ip/ila/ila_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/epsilon/work/boxlambda/gw/ip/ila'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
/home/epsilon/work/boxlambda/gw/ip/ila/ila_0.xci
set_property SCOPED_TO_CELLS {boxlambda_soc_inst/vs0_inst} [get_files /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp]
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/vs0_inst} -part $part -top boxlambda_top
Command: link_design -mode default -reconfig_partitions boxlambda_soc_inst/vs0_inst -part xc7a100ticsg324-1L -top boxlambda_top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/vs0_j1b/project.runs/synth_1/vs0.dcp' for cell 'boxlambda_soc_inst/vs0_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/gw/ip/dfx_controller/dfx_controller_0.dcp' for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/gw/ip/ila/ila_0.dcp' for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 8017.766 ; gain = 0.000 ; free physical = 6332 ; free virtual = 11132
INFO: [Netlist 29-17] Analyzing 2336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst UUID: 9fcb4c32-82b8-5bfe-a7fc-d6bd4c9f8ac9 
Parsing XDC File [/home/epsilon/work/boxlambda/gw/ip/dfx_controller/dfx_controller_0.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0'
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/ip/dfx_controller/dfx_controller_0.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0'
Parsing XDC File [/home/epsilon/work/boxlambda/gw/ip/ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/ip/ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Parsing XDC File [/home/epsilon/work/boxlambda/gw/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Parsing XDC File [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8804.973 ; gain = 0.000 ; free physical = 5734 ; free virtual = 10534
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 613 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 94 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 8911.016 ; gain = 1263.312 ; free physical = 5632 ; free virtual = 10447
design_1
write_debug_probes -force ./debug_probes.ltx
INFO: [Timing 38-35] Done setting XDC timing constraints.
/home/epsilon/work/boxlambda/gw/dfx/debug_probes.ltx
write_checkpoint -force ./Checkpoint/boxlambda_top_link_vs0_j1b.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.2 . Memory (MB): peak = 9011.426 ; gain = 85.594 ; free physical = 5578 ; free virtual = 10389
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_link_vs0_j1b.dcp' has been generated.
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_link_vs0_j1b.dcp
create_pblock pblock_vs0_inst
pblock_vs0_inst
add_cells_to_pblock [get_pblocks pblock_vs0_inst] [get_cells -quiet [list boxlambda_soc_inst/vs0_inst]]
resize_pblock [get_pblocks pblock_vs0_inst] -add {SLICE_X6Y100:SLICE_X45Y149}
resize_pblock [get_pblocks pblock_vs0_inst] -add {DSP48_X0Y40:DSP48_X0Y59}
resize_pblock [get_pblocks pblock_vs0_inst] -add {RAMB18_X0Y40:RAMB18_X0Y59}
resize_pblock [get_pblocks pblock_vs0_inst] -add {RAMB36_X0Y20:RAMB36_X0Y29}
set_property RESET_AFTER_RECONFIG true [get_pblocks pblock_vs0_inst]
set_property SNAPPING_MODE ON [get_pblocks pblock_vs0_inst]
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 9011.426 ; gain = 0.000 ; free physical = 5523 ; free virtual = 10346

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 9bccc902

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9011.426 ; gain = 0.000 ; free physical = 5523 ; free virtual = 10346

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9200.246 ; gain = 0.000 ; free physical = 4774 ; free virtual = 10018
Phase 1 Generate And Synthesize Debug Cores | Checksum: d180e876

Time (s): cpu = 00:01:30 ; elapsed = 00:01:27 . Memory (MB): peak = 9200.246 ; gain = 29.871 ; free physical = 4774 ; free virtual = 10018

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 23 inverters resulting in an inversion of 168 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 158c1da5f

Time (s): cpu = 00:01:36 ; elapsed = 00:01:28 . Memory (MB): peak = 9200.246 ; gain = 29.871 ; free physical = 4779 ; free virtual = 10023
INFO: [Opt 31-389] Phase Retarget created 22 cells and removed 65 cells
INFO: [Opt 31-1021] In phase Retarget, 137 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1c04b63f5

Time (s): cpu = 00:01:36 ; elapsed = 00:01:29 . Memory (MB): peak = 9200.246 ; gain = 29.871 ; free physical = 4780 ; free virtual = 10024
INFO: [Opt 31-389] Phase Constant propagation created 43 cells and removed 107 cells
INFO: [Opt 31-1021] In phase Constant propagation, 119 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 138af16e6

Time (s): cpu = 00:01:37 ; elapsed = 00:01:30 . Memory (MB): peak = 9200.246 ; gain = 29.871 ; free physical = 4783 ; free virtual = 10027
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 161 cells
INFO: [Opt 31-1021] In phase Sweep, 2077 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 138af16e6

Time (s): cpu = 00:01:38 ; elapsed = 00:01:30 . Memory (MB): peak = 9200.246 ; gain = 29.871 ; free physical = 4783 ; free virtual = 10028
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: aeb6c88c

Time (s): cpu = 00:01:38 ; elapsed = 00:01:30 . Memory (MB): peak = 9200.246 ; gain = 29.871 ; free physical = 4788 ; free virtual = 10032
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: aeb6c88c

Time (s): cpu = 00:01:39 ; elapsed = 00:01:31 . Memory (MB): peak = 9200.246 ; gain = 29.871 ; free physical = 4787 ; free virtual = 10032
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              22  |              65  |                                            137  |
|  Constant propagation         |              43  |             107  |                                            119  |
|  Sweep                        |               0  |             161  |                                           2077  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            127  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 9200.246 ; gain = 0.000 ; free physical = 4787 ; free virtual = 10032
Ending Logic Optimization Task | Checksum: 56aa870b

Time (s): cpu = 00:01:39 ; elapsed = 00:01:31 . Memory (MB): peak = 9200.246 ; gain = 29.871 ; free physical = 4787 ; free virtual = 10032

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 127 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 6 Total Ports: 254
Ending PowerOpt Patch Enables Task | Checksum: 1117c6e88

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.72 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4363 ; free virtual = 9635
Ending Power Optimization Task | Checksum: 1117c6e88

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 9718.887 ; gain = 518.641 ; free physical = 4363 ; free virtual = 9634

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 172d1bb34

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4383 ; free virtual = 9639
Ending Final Cleanup Task | Checksum: 172d1bb34

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4374 ; free virtual = 9638

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4374 ; free virtual = 9638
Ending Netlist Obfuscation Task | Checksum: 172d1bb34

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4374 ; free virtual = 9638
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:33 ; elapsed = 00:01:56 . Memory (MB): peak = 9718.887 ; gain = 707.461 ; free physical = 4373 ; free virtual = 9638
1
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4439 ; free virtual = 9645
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eecdc8b6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4439 ; free virtual = 9645
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4439 ; free virtual = 9645

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 25dcbea1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4131 ; free virtual = 9438

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dd9cf5c4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:18 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4035 ; free virtual = 9348

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dd9cf5c4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:18 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4035 ; free virtual = 9348
Phase 1 Placer Initialization | Checksum: dd9cf5c4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:18 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4037 ; free virtual = 9347

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9c15314a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:22 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4044 ; free virtual = 9390

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: abe33643

Time (s): cpu = 00:01:24 ; elapsed = 00:00:25 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 3976 ; free virtual = 9312

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: abe33643

Time (s): cpu = 00:01:24 ; elapsed = 00:00:25 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 3975 ; free virtual = 9312

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 10e80c412

Time (s): cpu = 00:03:20 ; elapsed = 00:00:55 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4118 ; free virtual = 9436

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 9 LUTNM shape to break, 1178 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 9, two critical 0, total 9, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 516 nets or LUTs. Breaked 9 LUTs, combined 507 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4112 ; free virtual = 9445

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            9  |            507  |                   516  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            9  |            507  |                   516  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ab5018ff

Time (s): cpu = 00:03:38 ; elapsed = 00:01:01 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4108 ; free virtual = 9444
Phase 2.4 Global Placement Core | Checksum: 25a4b04b0

Time (s): cpu = 00:03:43 ; elapsed = 00:01:03 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4106 ; free virtual = 9443
Phase 2 Global Placement | Checksum: 25a4b04b0

Time (s): cpu = 00:03:43 ; elapsed = 00:01:03 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4106 ; free virtual = 9443

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f62d1076

Time (s): cpu = 00:03:58 ; elapsed = 00:01:06 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4119 ; free virtual = 9456

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17115ac3e

Time (s): cpu = 00:04:26 ; elapsed = 00:01:13 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4105 ; free virtual = 9436

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c9cad3e8

Time (s): cpu = 00:04:27 ; elapsed = 00:01:14 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4104 ; free virtual = 9436

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c9cad3e8

Time (s): cpu = 00:04:28 ; elapsed = 00:01:14 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4087 ; free virtual = 9430

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18e5cdf35

Time (s): cpu = 00:05:00 ; elapsed = 00:01:20 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4080 ; free virtual = 9440

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: 226388ca7

Time (s): cpu = 00:05:17 ; elapsed = 00:01:35 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4017 ; free virtual = 9382
Phase 3.6 Small Shape Detail Placement | Checksum: 226388ca7

Time (s): cpu = 00:05:18 ; elapsed = 00:01:35 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4016 ; free virtual = 9381

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f6ec9f31

Time (s): cpu = 00:05:23 ; elapsed = 00:01:42 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4047 ; free virtual = 9403

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f6ec9f31

Time (s): cpu = 00:05:24 ; elapsed = 00:01:42 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4041 ; free virtual = 9403
Phase 3 Detail Placement | Checksum: 1f6ec9f31

Time (s): cpu = 00:05:24 ; elapsed = 00:01:42 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4042 ; free virtual = 9404

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f4df717f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.675 | TNS=-20.341 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f0dbc172

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4025 ; free virtual = 9387
INFO: [Place 46-33] Processed net boxlambda_soc_inst/reset_ctrl_inst/ndm_reset_o, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE_3_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/vs0_inst/ram/nram/p_0_in[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/vs0_inst/ram/nram/mem_reg_4_1[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f0dbc172

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4033 ; free virtual = 9391
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f4df717f

Time (s): cpu = 00:06:17 ; elapsed = 00:01:56 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 4028 ; free virtual = 9391

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.390. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22c47a7c2

Time (s): cpu = 00:06:44 ; elapsed = 00:02:22 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 3972 ; free virtual = 9372

Time (s): cpu = 00:06:44 ; elapsed = 00:02:22 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 3972 ; free virtual = 9372
Phase 4.1 Post Commit Optimization | Checksum: 22c47a7c2

Time (s): cpu = 00:06:44 ; elapsed = 00:02:22 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 3976 ; free virtual = 9376

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22c47a7c2

Time (s): cpu = 00:06:45 ; elapsed = 00:02:22 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 3975 ; free virtual = 9375

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22c47a7c2

Time (s): cpu = 00:06:46 ; elapsed = 00:02:23 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 3950 ; free virtual = 9365
Phase 4.3 Placer Reporting | Checksum: 22c47a7c2

Time (s): cpu = 00:06:46 ; elapsed = 00:02:23 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 3947 ; free virtual = 9363

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 3938 ; free virtual = 9354

Time (s): cpu = 00:06:46 ; elapsed = 00:02:23 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 3938 ; free virtual = 9354
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bf16afb6

Time (s): cpu = 00:06:46 ; elapsed = 00:02:24 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 3941 ; free virtual = 9358
Ending Placer Task | Checksum: 130ea5965

Time (s): cpu = 00:06:47 ; elapsed = 00:02:24 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 3947 ; free virtual = 9365
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:13 ; elapsed = 00:02:30 . Memory (MB): peak = 9718.887 ; gain = 0.000 ; free physical = 3889 ; free virtual = 9327
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a63cfd8c ConstDB: 0 ShapeSum: 8aad5bd9 RouteDB: 0
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: bf64b4c0 | NumContArr: 4eb06109 | Constraints: bb9c4e0d | Timing: 0
Phase 1 Build RT Design | Checksum: 1c9b163d6

Time (s): cpu = 00:01:20 ; elapsed = 00:00:41 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 3589 ; free virtual = 9093

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c9b163d6

Time (s): cpu = 00:01:21 ; elapsed = 00:00:41 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 3590 ; free virtual = 9095

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c9b163d6

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 3589 ; free virtual = 9094
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 274f0edda

Time (s): cpu = 00:02:12 ; elapsed = 00:00:56 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 3613 ; free virtual = 9069
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.458  | TNS=0.000  | WHS=-0.790 | THS=-594.611|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2fde20fc8

Time (s): cpu = 00:03:02 ; elapsed = 00:01:07 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 3709 ; free virtual = 9196
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.458  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 285254399

Time (s): cpu = 00:03:02 ; elapsed = 00:01:07 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 3708 ; free virtual = 9199

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 41704
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 41498
  Number of Partially Routed Nets     = 206
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2eace654d

Time (s): cpu = 00:03:03 ; elapsed = 00:01:08 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 3699 ; free virtual = 9189

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2eace654d

Time (s): cpu = 00:03:04 ; elapsed = 00:01:08 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 3699 ; free virtual = 9179
Phase 3 Initial Routing | Checksum: 12b8b99ea

Time (s): cpu = 00:03:47 ; elapsed = 00:01:16 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 3668 ; free virtual = 9142

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10092
 Number of Nodes with overlaps = 3390
 Number of Nodes with overlaps = 1689
 Number of Nodes with overlaps = 808
 Number of Nodes with overlaps = 288
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.423 | TNS=-0.423 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1adfa0808

Time (s): cpu = 00:09:50 ; elapsed = 00:04:50 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 3592 ; free virtual = 9166

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1855
 Number of Nodes with overlaps = 733
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.045  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 239f154eb

Time (s): cpu = 00:12:19 ; elapsed = 00:05:43 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4296 ; free virtual = 9610
Phase 4 Rip-up And Reroute | Checksum: 239f154eb

Time (s): cpu = 00:12:19 ; elapsed = 00:05:43 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4295 ; free virtual = 9609

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19b76a360

Time (s): cpu = 00:12:31 ; elapsed = 00:05:47 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4301 ; free virtual = 9616
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.045  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2196c6ec8

Time (s): cpu = 00:12:31 ; elapsed = 00:05:48 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4301 ; free virtual = 9616

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2196c6ec8

Time (s): cpu = 00:12:31 ; elapsed = 00:05:48 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4301 ; free virtual = 9616
Phase 5 Delay and Skew Optimization | Checksum: 2196c6ec8

Time (s): cpu = 00:12:31 ; elapsed = 00:05:48 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4301 ; free virtual = 9616

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f6f23321

Time (s): cpu = 00:12:44 ; elapsed = 00:05:53 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4303 ; free virtual = 9618
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.045  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1611a7e64

Time (s): cpu = 00:12:44 ; elapsed = 00:05:53 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4303 ; free virtual = 9618
Phase 6 Post Hold Fix | Checksum: 1611a7e64

Time (s): cpu = 00:12:44 ; elapsed = 00:05:53 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4302 ; free virtual = 9617

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.0187 %
  Global Horizontal Routing Utilization  = 14.2035 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18c44f007

Time (s): cpu = 00:12:45 ; elapsed = 00:05:53 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4302 ; free virtual = 9617

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18c44f007

Time (s): cpu = 00:12:45 ; elapsed = 00:05:53 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4302 ; free virtual = 9617

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b321482a

Time (s): cpu = 00:12:55 ; elapsed = 00:06:01 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4301 ; free virtual = 9616

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.045  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b321482a

Time (s): cpu = 00:13:06 ; elapsed = 00:06:04 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4302 ; free virtual = 9617
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 130c6fbc9

Time (s): cpu = 00:13:17 ; elapsed = 00:06:09 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4301 ; free virtual = 9616

Time (s): cpu = 00:13:17 ; elapsed = 00:06:09 . Memory (MB): peak = 9755.922 ; gain = 0.000 ; free physical = 4301 ; free virtual = 9616

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:40 ; elapsed = 00:06:14 . Memory (MB): peak = 9755.922 ; gain = 37.035 ; free physical = 4300 ; free virtual = 9615
get_pplocs -pins [get_pins boxlammbda_soc_inst/vs0_inst/*]
WARNING: [Vivado 12-508] No pins matched 'boxlammbda_soc_inst/vs0_inst/*'.
get_pplocs -pins [get_pins boxlambda_soc_inst/vs0_inst/*]
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y104/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y104/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y101/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y102/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y103/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y103/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y109/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y102/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y106/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y101/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: CLK_HROW_TOP_R_X78Y130/CLK_HROW_CK_BUFHCLK_L6
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y105/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y110/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y106/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y106/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y107/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y103/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y104/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y103/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y102/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y104/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y106/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y104/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y107/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y103/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y101/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y102/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y104/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y103/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y104/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y105/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y102/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y102/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y103/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y101/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y103/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y104/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y104/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y104/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y103/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y104/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y100/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y105/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y103/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y100/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y104/EL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y103/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y102/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y105/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y102/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y104/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y102/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y103/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y103/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y102/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y104/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y101/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y101/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y102/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y100/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y101/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y103/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y103/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y100/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y104/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y103/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y104/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y105/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y104/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y103/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y103/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y103/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y105/EL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y107/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y108/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y110/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y110/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y110/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y111/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y108/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y108/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y107/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y100/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y109/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y105/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y109/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y111/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y111/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y112/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y109/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y110/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y108/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y109/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y107/EL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y108/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y109/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y110/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y109/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y107/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y109/EL1BEG_N3
INFO: [Common 17-14] Message 'Vivado 12-4841' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CLK_HROW_TOP_R_X78Y130/CLK_HROW_CK_BUFHCLK_L6 INT_L_X26Y112/ER1BEG2 INT_L_X26Y111/ER1BEG2 INT_L_X26Y111/ER1BEG3 INT_R_X27Y111/WR1BEG3 INT_L_X24Y110/ER1BEG2 INT_L_X26Y110/ER1BEG2 INT_L_X26Y110/ER1BEG3 INT_L_X26Y110/EL1BEG2 INT_L_X26Y110/EL1BEG_N3 INT_R_X27Y110/WR1BEG3 INT_L_X24Y109/ER1BEG2 INT_L_X24Y109/ER1BEG3 INT_L_X24Y109/EL1BEG_N3 INT_L_X26Y109/ER1BEG2 INT_L_X26Y109/ER1BEG3 INT_L_X26Y109/EL1BEG2 INT_L_X26Y109/EL1BEG_N3 INT_R_X27Y109/WL1BEG0 INT_R_X27Y109/WR1BEG3 INT_L_X20Y108/ER1BEG2 INT_L_X24Y108/ER1BEG2 INT_L_X24Y108/ER1BEG3 INT_L_X24Y108/EL1BEG2 INT_L_X24Y108/EL1BEG_N3 INT_R_X25Y108/WL1BEG0 INT_R_X25Y108/WR1BEG3 INT_L_X26Y108/ER1BEG2 INT_L_X26Y108/ER1BEG3 INT_L_X26Y108/EL1BEG2 INT_L_X26Y108/EL1BEG_N3 INT_R_X27Y108/WL1BEG0 INT_R_X27Y108/WR1BEG3 INT_L_X20Y107/ER1BEG2 INT_L_X20Y107/ER1BEG3 INT_L_X20Y107/EL1BEG_N3 INT_L_X22Y107/ER1BEG2 INT_L_X22Y107/EL1BEG_N3 INT_L_X24Y107/ER1BEG2 INT_L_X24Y107/EL1BEG0 INT_L_X24Y107/ER1BEG3 INT_L_X24Y107/EL1BEG1 INT_L_X24Y107/EL1BEG2 INT_L_X24Y107/EL1BEG_N3 INT_R_X25Y107/WL1BEG1 INT_R_X25Y107/WL1BEG0 INT_R_X25Y107/WR1BEG2 INT_R_X25Y107/WR1BEG3 INT_L_X26Y107/ER1BEG2 INT_L_X26Y107/ER1BEG3 INT_L_X26Y107/EL1BEG2 INT_L_X26Y107/EL1BEG_N3 INT_R_X27Y107/WL1BEG0 INT_R_X27Y107/WR1BEG3 INT_L_X20Y106/ER1BEG2 INT_L_X20Y106/ER1BEG3 INT_L_X20Y106/EL1BEG2 INT_L_X20Y106/EL1BEG_N3 INT_R_X21Y106/WL1BEG0 INT_R_X21Y106/WR1BEG3 INT_L_X22Y106/ER1BEG2 INT_L_X22Y106/ER1BEG3 INT_L_X22Y106/EL1BEG2 INT_L_X22Y106/EL1BEG_N3 INT_R_X23Y106/WR1BEG3 INT_L_X24Y106/ER1BEG2 INT_L_X24Y106/EL1BEG0 INT_L_X24Y106/ER1BEG3 INT_L_X24Y106/EL1BEG2 INT_L_X24Y106/EL1BEG_N3 INT_R_X25Y106/WL1BEG1 INT_R_X25Y106/WL1BEG0 INT_R_X25Y106/WR1BEG2 INT_R_X25Y106/WR1BEG3 INT_L_X26Y106/ER1BEG2 INT_L_X26Y106/ER1BEG3 INT_L_X26Y106/EL1BEG2 INT_L_X26Y106/EL1BEG_N3 INT_R_X27Y106/WL1BEG0 INT_R_X27Y106/WR1BEG3 INT_L_X20Y105/ER1BEG2 INT_L_X20Y105/ER1BEG3 INT_L_X20Y105/EL1BEG2 INT_L_X20Y105/EL1BEG_N3 INT_R_X21Y105/WR1BEG3 INT_L_X22Y105/ER1BEG2 INT_L_X22Y105/EL1BEG0 INT_L_X22Y105/ER1BEG3 INT_L_X22Y105/EL1BEG1 INT_L_X22Y105/EL1BEG2 INT_L_X22Y105/EL1BEG_N3 INT_R_X23Y105/WL1BEG1 INT_R_X23Y105/WL1BEG0 INT_R_X23Y105/WR1BEG2 INT_R_X23Y105/WR1BEG3 INT_L_X24Y105/ER1BEG2 INT_L_X24Y105/EL1BEG0 INT_L_X24Y105/ER1BEG3 INT_L_X24Y105/EL1BEG1 INT_L_X24Y105/EL1BEG2 INT_L_X24Y105/EL1BEG_N3 INT_R_X25Y105/WL1BEG1 INT_R_X25Y105/WL1BEG0 INT_R_X25Y105/WR1BEG2 INT_R_X25Y105/WR1BEG3 INT_L_X26Y105/ER1BEG2 INT_L_X26Y105/ER1BEG3 INT_L_X26Y105/EL1BEG2 INT_L_X26Y105/EL1BEG_N3 INT_R_X27Y105/WL1BEG0 INT_R_X27Y105/WR1BEG3 INT_L_X20Y104/ER1BEG2 INT_L_X20Y104/ER1BEG3 INT_L_X20Y104/EL1BEG2 INT_L_X20Y104/EL1BEG_N3 INT_R_X21Y104/WL1BEG0 INT_R_X21Y104/WR1BEG3 INT_L_X22Y104/ER1BEG2 INT_L_X22Y104/EL1BEG0 INT_L_X22Y104/ER1BEG3 INT_L_X22Y104/EL1BEG2 INT_L_X22Y104/EL1BEG_N3 INT_R_X23Y104/WL1BEG1 INT_R_X23Y104/WL1BEG0 INT_R_X23Y104/WR1BEG2 INT_R_X23Y104/WR1BEG3 INT_L_X24Y104/ER1BEG2 INT_L_X24Y104/EL1BEG0 INT_L_X24Y104/ER1BEG3 INT_L_X24Y104/EL1BEG1 INT_L_X24Y104/EL1BEG2 INT_L_X24Y104/EL1BEG_N3 INT_L_X24Y104/ER1BEG_S0 INT_R_X25Y104/WL1BEG1 INT_R_X25Y104/WL1BEG0 INT_R_X25Y104/WR1BEG2 INT_R_X25Y104/WR1BEG3 INT_L_X26Y104/ER1BEG2 INT_L_X26Y104/ER1BEG3 INT_L_X26Y104/EL1BEG2 INT_L_X26Y104/EL1BEG_N3 INT_R_X27Y104/WL1BEG0 INT_R_X27Y104/WR1BEG3 INT_L_X20Y103/ER1BEG2 INT_L_X20Y103/ER1BEG3 INT_L_X20Y103/EL1BEG2 INT_R_X21Y103/WL1BEG0 INT_R_X21Y103/WR1BEG3 INT_L_X22Y103/ER1BEG2 INT_L_X22Y103/ER1BEG3 INT_L_X22Y103/EL1BEG2 INT_L_X22Y103/EL1BEG_N3 INT_R_X23Y103/WL1BEG1 INT_R_X23Y103/WL1BEG0 INT_R_X23Y103/WR1BEG2 INT_R_X23Y103/WR1BEG3 INT_L_X24Y103/ER1BEG2 INT_L_X24Y103/ER1BEG3 INT_L_X24Y103/EL1BEG2 INT_L_X24Y103/EL1BEG_N3 INT_R_X25Y103/WL1BEG1 INT_R_X25Y103/WL1BEG0 INT_R_X25Y103/WR1BEG2 INT_R_X25Y103/WR1BEG3 INT_L_X26Y103/ER1BEG2 INT_L_X26Y103/ER1BEG3 INT_L_X26Y103/EL1BEG2 INT_R_X27Y103/WR1BEG3 INT_L_X20Y102/ER1BEG2 INT_L_X20Y102/ER1BEG3 INT_R_X21Y102/WR1BEG3 INT_L_X22Y102/ER1BEG2 INT_L_X22Y102/ER1BEG3 INT_L_X22Y102/EL1BEG2 INT_L_X22Y102/EL1BEG_N3 INT_R_X23Y102/WR1BEG3 INT_L_X24Y102/ER1BEG2 INT_L_X24Y102/ER1BEG3 INT_L_X24Y102/EL1BEG2 INT_R_X25Y102/WL1BEG0 INT_R_X25Y102/WR1BEG3 INT_L_X26Y102/ER1BEG2 INT_L_X26Y102/ER1BEG3 INT_L_X26Y102/EL1BEG2 INT_R_X27Y102/WR1BEG3 INT_L_X20Y101/ER1BEG2 INT_L_X20Y101/ER1BEG3 INT_R_X21Y101/WR1BEG3 INT_L_X22Y101/ER1BEG2 INT_L_X22Y101/ER1BEG3 INT_L_X22Y101/EL1BEG2 INT_L_X22Y101/EL1BEG_N3 INT_R_X23Y101/WR1BEG3 INT_L_X24Y101/ER1BEG2 INT_L_X24Y101/ER1BEG3 INT_L_X24Y101/EL1BEG2 INT_R_X25Y101/WR1BEG3 INT_L_X26Y101/ER1BEG2 INT_L_X26Y101/ER1BEG3 INT_L_X20Y100/ER1BEG2 INT_L_X20Y100/ER1BEG3 INT_L_X22Y100/ER1BEG2 INT_L_X22Y100/ER1BEG3 INT_L_X24Y100/ER1BEG2 INT_L_X24Y100/ER1BEG3 INT_L_X26Y100/ER1BEG2 INT_L_X26Y100/ER1BEG3
get_pplocs -unlocked -pins [get_pins boxlambda_soc_inst/vs0_inst/*]
CLK_HROW_TOP_R_X78Y130/CLK_HROW_CK_BUFHCLK_L6 INT_L_X26Y112/ER1BEG2 INT_L_X26Y111/ER1BEG2 INT_L_X26Y111/ER1BEG3 INT_R_X27Y111/WR1BEG3 INT_L_X24Y110/ER1BEG2 INT_L_X26Y110/ER1BEG2 INT_L_X26Y110/ER1BEG3 INT_L_X26Y110/EL1BEG2 INT_L_X26Y110/EL1BEG_N3 INT_R_X27Y110/WR1BEG3 INT_L_X24Y109/ER1BEG2 INT_L_X24Y109/ER1BEG3 INT_L_X24Y109/EL1BEG_N3 INT_L_X26Y109/ER1BEG2 INT_L_X26Y109/ER1BEG3 INT_L_X26Y109/EL1BEG2 INT_L_X26Y109/EL1BEG_N3 INT_R_X27Y109/WL1BEG0 INT_R_X27Y109/WR1BEG3 INT_L_X20Y108/ER1BEG2 INT_L_X24Y108/ER1BEG2 INT_L_X24Y108/ER1BEG3 INT_L_X24Y108/EL1BEG2 INT_L_X24Y108/EL1BEG_N3 INT_R_X25Y108/WL1BEG0 INT_R_X25Y108/WR1BEG3 INT_L_X26Y108/ER1BEG2 INT_L_X26Y108/ER1BEG3 INT_L_X26Y108/EL1BEG2 INT_L_X26Y108/EL1BEG_N3 INT_R_X27Y108/WL1BEG0 INT_R_X27Y108/WR1BEG3 INT_L_X20Y107/ER1BEG2 INT_L_X20Y107/ER1BEG3 INT_L_X20Y107/EL1BEG_N3 INT_L_X22Y107/ER1BEG2 INT_L_X22Y107/EL1BEG_N3 INT_L_X24Y107/ER1BEG2 INT_L_X24Y107/EL1BEG0 INT_L_X24Y107/ER1BEG3 INT_L_X24Y107/EL1BEG1 INT_L_X24Y107/EL1BEG2 INT_L_X24Y107/EL1BEG_N3 INT_R_X25Y107/WL1BEG1 INT_R_X25Y107/WL1BEG0 INT_R_X25Y107/WR1BEG2 INT_R_X25Y107/WR1BEG3 INT_L_X26Y107/ER1BEG2 INT_L_X26Y107/ER1BEG3 INT_L_X26Y107/EL1BEG2 INT_L_X26Y107/EL1BEG_N3 INT_R_X27Y107/WL1BEG0 INT_R_X27Y107/WR1BEG3 INT_L_X20Y106/ER1BEG2 INT_L_X20Y106/ER1BEG3 INT_L_X20Y106/EL1BEG2 INT_L_X20Y106/EL1BEG_N3 INT_R_X21Y106/WL1BEG0 INT_R_X21Y106/WR1BEG3 INT_L_X22Y106/ER1BEG2 INT_L_X22Y106/ER1BEG3 INT_L_X22Y106/EL1BEG2 INT_L_X22Y106/EL1BEG_N3 INT_R_X23Y106/WR1BEG3 INT_L_X24Y106/ER1BEG2 INT_L_X24Y106/EL1BEG0 INT_L_X24Y106/ER1BEG3 INT_L_X24Y106/EL1BEG2 INT_L_X24Y106/EL1BEG_N3 INT_R_X25Y106/WL1BEG1 INT_R_X25Y106/WL1BEG0 INT_R_X25Y106/WR1BEG2 INT_R_X25Y106/WR1BEG3 INT_L_X26Y106/ER1BEG2 INT_L_X26Y106/ER1BEG3 INT_L_X26Y106/EL1BEG2 INT_L_X26Y106/EL1BEG_N3 INT_R_X27Y106/WL1BEG0 INT_R_X27Y106/WR1BEG3 INT_L_X20Y105/ER1BEG2 INT_L_X20Y105/ER1BEG3 INT_L_X20Y105/EL1BEG2 INT_L_X20Y105/EL1BEG_N3 INT_R_X21Y105/WR1BEG3 INT_L_X22Y105/ER1BEG2 INT_L_X22Y105/EL1BEG0 INT_L_X22Y105/ER1BEG3 INT_L_X22Y105/EL1BEG1 INT_L_X22Y105/EL1BEG2 INT_L_X22Y105/EL1BEG_N3 INT_R_X23Y105/WL1BEG1 INT_R_X23Y105/WL1BEG0 INT_R_X23Y105/WR1BEG2 INT_R_X23Y105/WR1BEG3 INT_L_X24Y105/ER1BEG2 INT_L_X24Y105/EL1BEG0 INT_L_X24Y105/ER1BEG3 INT_L_X24Y105/EL1BEG1 INT_L_X24Y105/EL1BEG2 INT_L_X24Y105/EL1BEG_N3 INT_R_X25Y105/WL1BEG1 INT_R_X25Y105/WL1BEG0 INT_R_X25Y105/WR1BEG2 INT_R_X25Y105/WR1BEG3 INT_L_X26Y105/ER1BEG2 INT_L_X26Y105/ER1BEG3 INT_L_X26Y105/EL1BEG2 INT_L_X26Y105/EL1BEG_N3 INT_R_X27Y105/WL1BEG0 INT_R_X27Y105/WR1BEG3 INT_L_X20Y104/ER1BEG2 INT_L_X20Y104/ER1BEG3 INT_L_X20Y104/EL1BEG2 INT_L_X20Y104/EL1BEG_N3 INT_R_X21Y104/WL1BEG0 INT_R_X21Y104/WR1BEG3 INT_L_X22Y104/ER1BEG2 INT_L_X22Y104/EL1BEG0 INT_L_X22Y104/ER1BEG3 INT_L_X22Y104/EL1BEG2 INT_L_X22Y104/EL1BEG_N3 INT_R_X23Y104/WL1BEG1 INT_R_X23Y104/WL1BEG0 INT_R_X23Y104/WR1BEG2 INT_R_X23Y104/WR1BEG3 INT_L_X24Y104/ER1BEG2 INT_L_X24Y104/EL1BEG0 INT_L_X24Y104/ER1BEG3 INT_L_X24Y104/EL1BEG1 INT_L_X24Y104/EL1BEG2 INT_L_X24Y104/EL1BEG_N3 INT_L_X24Y104/ER1BEG_S0 INT_R_X25Y104/WL1BEG1 INT_R_X25Y104/WL1BEG0 INT_R_X25Y104/WR1BEG2 INT_R_X25Y104/WR1BEG3 INT_L_X26Y104/ER1BEG2 INT_L_X26Y104/ER1BEG3 INT_L_X26Y104/EL1BEG2 INT_L_X26Y104/EL1BEG_N3 INT_R_X27Y104/WL1BEG0 INT_R_X27Y104/WR1BEG3 INT_L_X20Y103/ER1BEG2 INT_L_X20Y103/ER1BEG3 INT_L_X20Y103/EL1BEG2 INT_R_X21Y103/WL1BEG0 INT_R_X21Y103/WR1BEG3 INT_L_X22Y103/ER1BEG2 INT_L_X22Y103/ER1BEG3 INT_L_X22Y103/EL1BEG2 INT_L_X22Y103/EL1BEG_N3 INT_R_X23Y103/WL1BEG1 INT_R_X23Y103/WL1BEG0 INT_R_X23Y103/WR1BEG2 INT_R_X23Y103/WR1BEG3 INT_L_X24Y103/ER1BEG2 INT_L_X24Y103/ER1BEG3 INT_L_X24Y103/EL1BEG2 INT_L_X24Y103/EL1BEG_N3 INT_R_X25Y103/WL1BEG1 INT_R_X25Y103/WL1BEG0 INT_R_X25Y103/WR1BEG2 INT_R_X25Y103/WR1BEG3 INT_L_X26Y103/ER1BEG2 INT_L_X26Y103/ER1BEG3 INT_L_X26Y103/EL1BEG2 INT_R_X27Y103/WR1BEG3 INT_L_X20Y102/ER1BEG2 INT_L_X20Y102/ER1BEG3 INT_R_X21Y102/WR1BEG3 INT_L_X22Y102/ER1BEG2 INT_L_X22Y102/ER1BEG3 INT_L_X22Y102/EL1BEG2 INT_L_X22Y102/EL1BEG_N3 INT_R_X23Y102/WR1BEG3 INT_L_X24Y102/ER1BEG2 INT_L_X24Y102/ER1BEG3 INT_L_X24Y102/EL1BEG2 INT_R_X25Y102/WL1BEG0 INT_R_X25Y102/WR1BEG3 INT_L_X26Y102/ER1BEG2 INT_L_X26Y102/ER1BEG3 INT_L_X26Y102/EL1BEG2 INT_R_X27Y102/WR1BEG3 INT_L_X20Y101/ER1BEG2 INT_L_X20Y101/ER1BEG3 INT_R_X21Y101/WR1BEG3 INT_L_X22Y101/ER1BEG2 INT_L_X22Y101/ER1BEG3 INT_L_X22Y101/EL1BEG2 INT_L_X22Y101/EL1BEG_N3 INT_R_X23Y101/WR1BEG3 INT_L_X24Y101/ER1BEG2 INT_L_X24Y101/ER1BEG3 INT_L_X24Y101/EL1BEG2 INT_R_X25Y101/WR1BEG3 INT_L_X26Y101/ER1BEG2 INT_L_X26Y101/ER1BEG3 INT_L_X20Y100/ER1BEG2 INT_L_X20Y100/ER1BEG3 INT_L_X22Y100/ER1BEG2 INT_L_X22Y100/ER1BEG3 INT_L_X24Y100/ER1BEG2 INT_L_X24Y100/ER1BEG3 INT_L_X26Y100/ER1BEG2 INT_L_X26Y100/ER1BEG3
get_pplocs -verbose -pins [get_pins boxlambda_soc_inst/vs0_inst/*]
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y104/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y104/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y101/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y102/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y103/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y103/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y109/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y102/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y106/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y101/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: CLK_HROW_TOP_R_X78Y130/CLK_HROW_CK_BUFHCLK_L6
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y105/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y110/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y106/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y106/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y107/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y103/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y104/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y103/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y102/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y104/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y106/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y104/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y107/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y103/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y101/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y102/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y104/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y103/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y104/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y105/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y102/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y102/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y103/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y101/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y103/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y104/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y104/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y104/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y103/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y104/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y100/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y105/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y103/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y100/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y104/EL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y103/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y102/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y105/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y102/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y104/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y102/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y103/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y103/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y102/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y104/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y101/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y101/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y102/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y100/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y101/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y103/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y103/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y100/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y104/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y103/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y104/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y105/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y104/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y103/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y103/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y103/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y105/EL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y107/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y108/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y110/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y110/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y110/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y111/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y108/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y108/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y107/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y100/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y109/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y105/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y109/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y111/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y111/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y112/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y109/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y110/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y108/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y109/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y107/EL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y108/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y109/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y110/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y109/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y107/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y109/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y107/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y108/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y106/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y106/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y108/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y106/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y106/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y107/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y107/EL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y106/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y107/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y104/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y105/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y107/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y105/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y106/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y106/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y107/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y103/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y105/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y104/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y104/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y104/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y105/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y106/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y107/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y105/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y105/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y108/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y104/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y104/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y106/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y103/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y107/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y103/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y100/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y101/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y104/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y104/EL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y104/EL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y106/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y104/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y108/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y105/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y100/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y109/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y100/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y105/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y108/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y101/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y106/WR1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y106/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y107/WL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y106/EL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y105/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y108/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y102/WL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y101/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y104/ER1BEG_S0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y102/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y102/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y101/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y102/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y102/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y105/EL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y107/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y101/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y107/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y103/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y106/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y105/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y106/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y103/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y107/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y105/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y105/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y104/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y105/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y103/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X27Y105/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y106/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y105/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y106/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y105/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y105/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_R_X25Y105/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y106/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y105/EL1BEG0
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y105/EL1BEG1
INFO: [Vivado 12-4841] Found PartPin: INT_R_X21Y104/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y108/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y107/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y106/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y102/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y105/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y104/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y106/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y106/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X24Y104/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_R_X23Y101/WR1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y108/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y107/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y107/ER1BEG3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y106/EL1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X22Y105/EL1BEG_N3
INFO: [Vivado 12-4841] Found PartPin: INT_L_X26Y101/ER1BEG2
INFO: [Vivado 12-4841] Found PartPin: INT_L_X20Y105/ER1BEG2
CLK_HROW_TOP_R_X78Y130/CLK_HROW_CK_BUFHCLK_L6 INT_L_X26Y112/ER1BEG2 INT_L_X26Y111/ER1BEG2 INT_L_X26Y111/ER1BEG3 INT_R_X27Y111/WR1BEG3 INT_L_X24Y110/ER1BEG2 INT_L_X26Y110/ER1BEG2 INT_L_X26Y110/ER1BEG3 INT_L_X26Y110/EL1BEG2 INT_L_X26Y110/EL1BEG_N3 INT_R_X27Y110/WR1BEG3 INT_L_X24Y109/ER1BEG2 INT_L_X24Y109/ER1BEG3 INT_L_X24Y109/EL1BEG_N3 INT_L_X26Y109/ER1BEG2 INT_L_X26Y109/ER1BEG3 INT_L_X26Y109/EL1BEG2 INT_L_X26Y109/EL1BEG_N3 INT_R_X27Y109/WL1BEG0 INT_R_X27Y109/WR1BEG3 INT_L_X20Y108/ER1BEG2 INT_L_X24Y108/ER1BEG2 INT_L_X24Y108/ER1BEG3 INT_L_X24Y108/EL1BEG2 INT_L_X24Y108/EL1BEG_N3 INT_R_X25Y108/WL1BEG0 INT_R_X25Y108/WR1BEG3 INT_L_X26Y108/ER1BEG2 INT_L_X26Y108/ER1BEG3 INT_L_X26Y108/EL1BEG2 INT_L_X26Y108/EL1BEG_N3 INT_R_X27Y108/WL1BEG0 INT_R_X27Y108/WR1BEG3 INT_L_X20Y107/ER1BEG2 INT_L_X20Y107/ER1BEG3 INT_L_X20Y107/EL1BEG_N3 INT_L_X22Y107/ER1BEG2 INT_L_X22Y107/EL1BEG_N3 INT_L_X24Y107/ER1BEG2 INT_L_X24Y107/EL1BEG0 INT_L_X24Y107/ER1BEG3 INT_L_X24Y107/EL1BEG1 INT_L_X24Y107/EL1BEG2 INT_L_X24Y107/EL1BEG_N3 INT_R_X25Y107/WL1BEG1 INT_R_X25Y107/WL1BEG0 INT_R_X25Y107/WR1BEG2 INT_R_X25Y107/WR1BEG3 INT_L_X26Y107/ER1BEG2 INT_L_X26Y107/ER1BEG3 INT_L_X26Y107/EL1BEG2 INT_L_X26Y107/EL1BEG_N3 INT_R_X27Y107/WL1BEG0 INT_R_X27Y107/WR1BEG3 INT_L_X20Y106/ER1BEG2 INT_L_X20Y106/ER1BEG3 INT_L_X20Y106/EL1BEG2 INT_L_X20Y106/EL1BEG_N3 INT_R_X21Y106/WL1BEG0 INT_R_X21Y106/WR1BEG3 INT_L_X22Y106/ER1BEG2 INT_L_X22Y106/ER1BEG3 INT_L_X22Y106/EL1BEG2 INT_L_X22Y106/EL1BEG_N3 INT_R_X23Y106/WR1BEG3 INT_L_X24Y106/ER1BEG2 INT_L_X24Y106/EL1BEG0 INT_L_X24Y106/ER1BEG3 INT_L_X24Y106/EL1BEG2 INT_L_X24Y106/EL1BEG_N3 INT_R_X25Y106/WL1BEG1 INT_R_X25Y106/WL1BEG0 INT_R_X25Y106/WR1BEG2 INT_R_X25Y106/WR1BEG3 INT_L_X26Y106/ER1BEG2 INT_L_X26Y106/ER1BEG3 INT_L_X26Y106/EL1BEG2 INT_L_X26Y106/EL1BEG_N3 INT_R_X27Y106/WL1BEG0 INT_R_X27Y106/WR1BEG3 INT_L_X20Y105/ER1BEG2 INT_L_X20Y105/ER1BEG3 INT_L_X20Y105/EL1BEG2 INT_L_X20Y105/EL1BEG_N3 INT_R_X21Y105/WR1BEG3 INT_L_X22Y105/ER1BEG2 INT_L_X22Y105/EL1BEG0 INT_L_X22Y105/ER1BEG3 INT_L_X22Y105/EL1BEG1 INT_L_X22Y105/EL1BEG2 INT_L_X22Y105/EL1BEG_N3 INT_R_X23Y105/WL1BEG1 INT_R_X23Y105/WL1BEG0 INT_R_X23Y105/WR1BEG2 INT_R_X23Y105/WR1BEG3 INT_L_X24Y105/ER1BEG2 INT_L_X24Y105/EL1BEG0 INT_L_X24Y105/ER1BEG3 INT_L_X24Y105/EL1BEG1 INT_L_X24Y105/EL1BEG2 INT_L_X24Y105/EL1BEG_N3 INT_R_X25Y105/WL1BEG1 INT_R_X25Y105/WL1BEG0 INT_R_X25Y105/WR1BEG2 INT_R_X25Y105/WR1BEG3 INT_L_X26Y105/ER1BEG2 INT_L_X26Y105/ER1BEG3 INT_L_X26Y105/EL1BEG2 INT_L_X26Y105/EL1BEG_N3 INT_R_X27Y105/WL1BEG0 INT_R_X27Y105/WR1BEG3 INT_L_X20Y104/ER1BEG2 INT_L_X20Y104/ER1BEG3 INT_L_X20Y104/EL1BEG2 INT_L_X20Y104/EL1BEG_N3 INT_R_X21Y104/WL1BEG0 INT_R_X21Y104/WR1BEG3 INT_L_X22Y104/ER1BEG2 INT_L_X22Y104/EL1BEG0 INT_L_X22Y104/ER1BEG3 INT_L_X22Y104/EL1BEG2 INT_L_X22Y104/EL1BEG_N3 INT_R_X23Y104/WL1BEG1 INT_R_X23Y104/WL1BEG0 INT_R_X23Y104/WR1BEG2 INT_R_X23Y104/WR1BEG3 INT_L_X24Y104/ER1BEG2 INT_L_X24Y104/EL1BEG0 INT_L_X24Y104/ER1BEG3 INT_L_X24Y104/EL1BEG1 INT_L_X24Y104/EL1BEG2 INT_L_X24Y104/EL1BEG_N3 INT_L_X24Y104/ER1BEG_S0 INT_R_X25Y104/WL1BEG1 INT_R_X25Y104/WL1BEG0 INT_R_X25Y104/WR1BEG2 INT_R_X25Y104/WR1BEG3 INT_L_X26Y104/ER1BEG2 INT_L_X26Y104/ER1BEG3 INT_L_X26Y104/EL1BEG2 INT_L_X26Y104/EL1BEG_N3 INT_R_X27Y104/WL1BEG0 INT_R_X27Y104/WR1BEG3 INT_L_X20Y103/ER1BEG2 INT_L_X20Y103/ER1BEG3 INT_L_X20Y103/EL1BEG2 INT_R_X21Y103/WL1BEG0 INT_R_X21Y103/WR1BEG3 INT_L_X22Y103/ER1BEG2 INT_L_X22Y103/ER1BEG3 INT_L_X22Y103/EL1BEG2 INT_L_X22Y103/EL1BEG_N3 INT_R_X23Y103/WL1BEG1 INT_R_X23Y103/WL1BEG0 INT_R_X23Y103/WR1BEG2 INT_R_X23Y103/WR1BEG3 INT_L_X24Y103/ER1BEG2 INT_L_X24Y103/ER1BEG3 INT_L_X24Y103/EL1BEG2 INT_L_X24Y103/EL1BEG_N3 INT_R_X25Y103/WL1BEG1 INT_R_X25Y103/WL1BEG0 INT_R_X25Y103/WR1BEG2 INT_R_X25Y103/WR1BEG3 INT_L_X26Y103/ER1BEG2 INT_L_X26Y103/ER1BEG3 INT_L_X26Y103/EL1BEG2 INT_R_X27Y103/WR1BEG3 INT_L_X20Y102/ER1BEG2 INT_L_X20Y102/ER1BEG3 INT_R_X21Y102/WR1BEG3 INT_L_X22Y102/ER1BEG2 INT_L_X22Y102/ER1BEG3 INT_L_X22Y102/EL1BEG2 INT_L_X22Y102/EL1BEG_N3 INT_R_X23Y102/WR1BEG3 INT_L_X24Y102/ER1BEG2 INT_L_X24Y102/ER1BEG3 INT_L_X24Y102/EL1BEG2 INT_R_X25Y102/WL1BEG0 INT_R_X25Y102/WR1BEG3 INT_L_X26Y102/ER1BEG2 INT_L_X26Y102/ER1BEG3 INT_L_X26Y102/EL1BEG2 INT_R_X27Y102/WR1BEG3 INT_L_X20Y101/ER1BEG2 INT_L_X20Y101/ER1BEG3 INT_R_X21Y101/WR1BEG3 INT_L_X22Y101/ER1BEG2 INT_L_X22Y101/ER1BEG3 INT_L_X22Y101/EL1BEG2 INT_L_X22Y101/EL1BEG_N3 INT_R_X23Y101/WR1BEG3 INT_L_X24Y101/ER1BEG2 INT_L_X24Y101/ER1BEG3 INT_L_X24Y101/EL1BEG2 INT_R_X25Y101/WR1BEG3 INT_L_X26Y101/ER1BEG2 INT_L_X26Y101/ER1BEG3 INT_L_X20Y100/ER1BEG2 INT_L_X20Y100/ER1BEG3 INT_L_X22Y100/ER1BEG2 INT_L_X22Y100/ER1BEG3 INT_L_X24Y100/ER1BEG2 INT_L_X24Y100/ER1BEG3 INT_L_X26Y100/ER1BEG2 INT_L_X26Y100/ER1BEG3
set rp_name boxlamba_soc_inst/vs0_inst
boxlamba_soc_inst/vs0_inst
set f [open partpin.xdc a] 
file202
set rp_pin [get_pins -of [get_cells $rp_name \\]]
ERROR: [Common 17-165] Too many positional options when parsing '\', please type 'get_cells -help' for usage info.
set rp_name boxlambda_soc_inst/vs0_inst
boxlambda_soc_inst/vs0_inst
set f [open partpin.xdc a]
file203
set rp_pin [get_pins -of [get_cells $rp_name]]
boxlambda_soc_inst/vs0_inst/irq_in[0] boxlambda_soc_inst/vs0_inst/irq_in[10] boxlambda_soc_inst/vs0_inst/irq_in[11] boxlambda_soc_inst/vs0_inst/irq_in[12] boxlambda_soc_inst/vs0_inst/irq_in[13] boxlambda_soc_inst/vs0_inst/irq_in[14] boxlambda_soc_inst/vs0_inst/irq_in[15] boxlambda_soc_inst/vs0_inst/irq_in[16] boxlambda_soc_inst/vs0_inst/irq_in[17] boxlambda_soc_inst/vs0_inst/irq_in[18] boxlambda_soc_inst/vs0_inst/irq_in[19] boxlambda_soc_inst/vs0_inst/irq_in[1] boxlambda_soc_inst/vs0_inst/irq_in[20] boxlambda_soc_inst/vs0_inst/irq_in[21] boxlambda_soc_inst/vs0_inst/irq_in[22] boxlambda_soc_inst/vs0_inst/irq_in[23] boxlambda_soc_inst/vs0_inst/irq_in[24] boxlambda_soc_inst/vs0_inst/irq_in[25] boxlambda_soc_inst/vs0_inst/irq_in[26] boxlambda_soc_inst/vs0_inst/irq_in[27] boxlambda_soc_inst/vs0_inst/irq_in[28] boxlambda_soc_inst/vs0_inst/irq_in[29] boxlambda_soc_inst/vs0_inst/irq_in[2] boxlambda_soc_inst/vs0_inst/irq_in[30] boxlambda_soc_inst/vs0_inst/irq_in[31] boxlambda_soc_inst/vs0_inst/irq_in[3] boxlambda_soc_inst/vs0_inst/irq_in[4] boxlambda_soc_inst/vs0_inst/irq_in[5] boxlambda_soc_inst/vs0_inst/irq_in[6] boxlambda_soc_inst/vs0_inst/irq_in[7] boxlambda_soc_inst/vs0_inst/irq_in[8] boxlambda_soc_inst/vs0_inst/irq_in[9] boxlambda_soc_inst/vs0_inst/irq_out boxlambda_soc_inst/vs0_inst/rst boxlambda_soc_inst/vs0_inst/sys_clk boxlambda_soc_inst/vs0_inst/wbm_ack_i boxlambda_soc_inst/vs0_inst/wbm_adr_o[0] boxlambda_soc_inst/vs0_inst/wbm_adr_o[10] boxlambda_soc_inst/vs0_inst/wbm_adr_o[11] boxlambda_soc_inst/vs0_inst/wbm_adr_o[12] boxlambda_soc_inst/vs0_inst/wbm_adr_o[13] boxlambda_soc_inst/vs0_inst/wbm_adr_o[14] boxlambda_soc_inst/vs0_inst/wbm_adr_o[15] boxlambda_soc_inst/vs0_inst/wbm_adr_o[16] boxlambda_soc_inst/vs0_inst/wbm_adr_o[17] boxlambda_soc_inst/vs0_inst/wbm_adr_o[18] boxlambda_soc_inst/vs0_inst/wbm_adr_o[19] boxlambda_soc_inst/vs0_inst/wbm_adr_o[1] boxlambda_soc_inst/vs0_inst/wbm_adr_o[20] boxlambda_soc_inst/vs0_inst/wbm_adr_o[21] boxlambda_soc_inst/vs0_inst/wbm_adr_o[22] boxlambda_soc_inst/vs0_inst/wbm_adr_o[23] boxlambda_soc_inst/vs0_inst/wbm_adr_o[24] boxlambda_soc_inst/vs0_inst/wbm_adr_o[25] boxlambda_soc_inst/vs0_inst/wbm_adr_o[26] boxlambda_soc_inst/vs0_inst/wbm_adr_o[27] boxlambda_soc_inst/vs0_inst/wbm_adr_o[2] boxlambda_soc_inst/vs0_inst/wbm_adr_o[3] boxlambda_soc_inst/vs0_inst/wbm_adr_o[4] boxlambda_soc_inst/vs0_inst/wbm_adr_o[5] boxlambda_soc_inst/vs0_inst/wbm_adr_o[6] boxlambda_soc_inst/vs0_inst/wbm_adr_o[7] boxlambda_soc_inst/vs0_inst/wbm_adr_o[8] boxlambda_soc_inst/vs0_inst/wbm_adr_o[9] boxlambda_soc_inst/vs0_inst/wbm_cyc_o boxlambda_soc_inst/vs0_inst/wbm_dat_i[0] boxlambda_soc_inst/vs0_inst/wbm_dat_i[10] boxlambda_soc_inst/vs0_inst/wbm_dat_i[11] boxlambda_soc_inst/vs0_inst/wbm_dat_i[12] boxlambda_soc_inst/vs0_inst/wbm_dat_i[13] boxlambda_soc_inst/vs0_inst/wbm_dat_i[14] boxlambda_soc_inst/vs0_inst/wbm_dat_i[15] boxlambda_soc_inst/vs0_inst/wbm_dat_i[16] boxlambda_soc_inst/vs0_inst/wbm_dat_i[17] boxlambda_soc_inst/vs0_inst/wbm_dat_i[18] boxlambda_soc_inst/vs0_inst/wbm_dat_i[19] boxlambda_soc_inst/vs0_inst/wbm_dat_i[1] boxlambda_soc_inst/vs0_inst/wbm_dat_i[20] boxlambda_soc_inst/vs0_inst/wbm_dat_i[21] boxlambda_soc_inst/vs0_inst/wbm_dat_i[22] boxlambda_soc_inst/vs0_inst/wbm_dat_i[23] boxlambda_soc_inst/vs0_inst/wbm_dat_i[24] boxlambda_soc_inst/vs0_inst/wbm_dat_i[25] boxlambda_soc_inst/vs0_inst/wbm_dat_i[26] boxlambda_soc_inst/vs0_inst/wbm_dat_i[27] boxlambda_soc_inst/vs0_inst/wbm_dat_i[28] boxlambda_soc_inst/vs0_inst/wbm_dat_i[29] boxlambda_soc_inst/vs0_inst/wbm_dat_i[2] boxlambda_soc_inst/vs0_inst/wbm_dat_i[30] boxlambda_soc_inst/vs0_inst/wbm_dat_i[31] boxlambda_soc_inst/vs0_inst/wbm_dat_i[3] boxlambda_soc_inst/vs0_inst/wbm_dat_i[4] boxlambda_soc_inst/vs0_inst/wbm_dat_i[5] boxlambda_soc_inst/vs0_inst/wbm_dat_i[6] boxlambda_soc_inst/vs0_inst/wbm_dat_i[7] boxlambda_soc_inst/vs0_inst/wbm_dat_i[8] boxlambda_soc_inst/vs0_inst/wbm_dat_i[9] boxlambda_soc_inst/vs0_inst/wbm_dat_o[0] boxlambda_soc_inst/vs0_inst/wbm_dat_o[10] boxlambda_soc_inst/vs0_inst/wbm_dat_o[11] boxlambda_soc_inst/vs0_inst/wbm_dat_o[12] boxlambda_soc_inst/vs0_inst/wbm_dat_o[13] boxlambda_soc_inst/vs0_inst/wbm_dat_o[14] boxlambda_soc_inst/vs0_inst/wbm_dat_o[15] boxlambda_soc_inst/vs0_inst/wbm_dat_o[16] boxlambda_soc_inst/vs0_inst/wbm_dat_o[17] boxlambda_soc_inst/vs0_inst/wbm_dat_o[18] boxlambda_soc_inst/vs0_inst/wbm_dat_o[19] boxlambda_soc_inst/vs0_inst/wbm_dat_o[1] boxlambda_soc_inst/vs0_inst/wbm_dat_o[20] boxlambda_soc_inst/vs0_inst/wbm_dat_o[21] boxlambda_soc_inst/vs0_inst/wbm_dat_o[22] boxlambda_soc_inst/vs0_inst/wbm_dat_o[23] boxlambda_soc_inst/vs0_inst/wbm_dat_o[24] boxlambda_soc_inst/vs0_inst/wbm_dat_o[25] boxlambda_soc_inst/vs0_inst/wbm_dat_o[26] boxlambda_soc_inst/vs0_inst/wbm_dat_o[27] boxlambda_soc_inst/vs0_inst/wbm_dat_o[28] boxlambda_soc_inst/vs0_inst/wbm_dat_o[29] boxlambda_soc_inst/vs0_inst/wbm_dat_o[2] boxlambda_soc_inst/vs0_inst/wbm_dat_o[30] boxlambda_soc_inst/vs0_inst/wbm_dat_o[31] boxlambda_soc_inst/vs0_inst/wbm_dat_o[3] boxlambda_soc_inst/vs0_inst/wbm_dat_o[4] boxlambda_soc_inst/vs0_inst/wbm_dat_o[5] boxlambda_soc_inst/vs0_inst/wbm_dat_o[6] boxlambda_soc_inst/vs0_inst/wbm_dat_o[7] boxlambda_soc_inst/vs0_inst/wbm_dat_o[8] boxlambda_soc_inst/vs0_inst/wbm_dat_o[9] boxlambda_soc_inst/vs0_inst/wbm_err_i boxlambda_soc_inst/vs0_inst/wbm_sel_o[0] boxlambda_soc_inst/vs0_inst/wbm_sel_o[1] boxlambda_soc_inst/vs0_inst/wbm_sel_o[2] boxlambda_soc_inst/vs0_inst/wbm_sel_o[3] boxlambda_soc_inst/vs0_inst/wbm_stall_i boxlambda_soc_inst/vs0_inst/wbm_stb_o boxlambda_soc_inst/vs0_inst/wbm_we_o boxlambda_soc_inst/vs0_inst/wbs_ack boxlambda_soc_inst/vs0_inst/wbs_adr[0] boxlambda_soc_inst/vs0_inst/wbs_adr[10] boxlambda_soc_inst/vs0_inst/wbs_adr[11] boxlambda_soc_inst/vs0_inst/wbs_adr[12] boxlambda_soc_inst/vs0_inst/wbs_adr[13] boxlambda_soc_inst/vs0_inst/wbs_adr[14] boxlambda_soc_inst/vs0_inst/wbs_adr[15] boxlambda_soc_inst/vs0_inst/wbs_adr[16] boxlambda_soc_inst/vs0_inst/wbs_adr[17] boxlambda_soc_inst/vs0_inst/wbs_adr[18] boxlambda_soc_inst/vs0_inst/wbs_adr[19] boxlambda_soc_inst/vs0_inst/wbs_adr[1] boxlambda_soc_inst/vs0_inst/wbs_adr[2] boxlambda_soc_inst/vs0_inst/wbs_adr[3] boxlambda_soc_inst/vs0_inst/wbs_adr[4] boxlambda_soc_inst/vs0_inst/wbs_adr[5] boxlambda_soc_inst/vs0_inst/wbs_adr[6] boxlambda_soc_inst/vs0_inst/wbs_adr[7] boxlambda_soc_inst/vs0_inst/wbs_adr[8] boxlambda_soc_inst/vs0_inst/wbs_adr[9] boxlambda_soc_inst/vs0_inst/wbs_cyc boxlambda_soc_inst/vs0_inst/wbs_dat_r[0] boxlambda_soc_inst/vs0_inst/wbs_dat_r[10] boxlambda_soc_inst/vs0_inst/wbs_dat_r[11] boxlambda_soc_inst/vs0_inst/wbs_dat_r[12] boxlambda_soc_inst/vs0_inst/wbs_dat_r[13] boxlambda_soc_inst/vs0_inst/wbs_dat_r[14] boxlambda_soc_inst/vs0_inst/wbs_dat_r[15] boxlambda_soc_inst/vs0_inst/wbs_dat_r[16] boxlambda_soc_inst/vs0_inst/wbs_dat_r[17] boxlambda_soc_inst/vs0_inst/wbs_dat_r[18] boxlambda_soc_inst/vs0_inst/wbs_dat_r[19] boxlambda_soc_inst/vs0_inst/wbs_dat_r[1] boxlambda_soc_inst/vs0_inst/wbs_dat_r[20] boxlambda_soc_inst/vs0_inst/wbs_dat_r[21] boxlambda_soc_inst/vs0_inst/wbs_dat_r[22] boxlambda_soc_inst/vs0_inst/wbs_dat_r[23] boxlambda_soc_inst/vs0_inst/wbs_dat_r[24] boxlambda_soc_inst/vs0_inst/wbs_dat_r[25] boxlambda_soc_inst/vs0_inst/wbs_dat_r[26] boxlambda_soc_inst/vs0_inst/wbs_dat_r[27] boxlambda_soc_inst/vs0_inst/wbs_dat_r[28] boxlambda_soc_inst/vs0_inst/wbs_dat_r[29] boxlambda_soc_inst/vs0_inst/wbs_dat_r[2] boxlambda_soc_inst/vs0_inst/wbs_dat_r[30] boxlambda_soc_inst/vs0_inst/wbs_dat_r[31] boxlambda_soc_inst/vs0_inst/wbs_dat_r[3] boxlambda_soc_inst/vs0_inst/wbs_dat_r[4] boxlambda_soc_inst/vs0_inst/wbs_dat_r[5] boxlambda_soc_inst/vs0_inst/wbs_dat_r[6] boxlambda_soc_inst/vs0_inst/wbs_dat_r[7] boxlambda_soc_inst/vs0_inst/wbs_dat_r[8] boxlambda_soc_inst/vs0_inst/wbs_dat_r[9] boxlambda_soc_inst/vs0_inst/wbs_dat_w[0] boxlambda_soc_inst/vs0_inst/wbs_dat_w[10] boxlambda_soc_inst/vs0_inst/wbs_dat_w[11] boxlambda_soc_inst/vs0_inst/wbs_dat_w[12] boxlambda_soc_inst/vs0_inst/wbs_dat_w[13] boxlambda_soc_inst/vs0_inst/wbs_dat_w[14] boxlambda_soc_inst/vs0_inst/wbs_dat_w[15] boxlambda_soc_inst/vs0_inst/wbs_dat_w[16] boxlambda_soc_inst/vs0_inst/wbs_dat_w[17] boxlambda_soc_inst/vs0_inst/wbs_dat_w[18] boxlambda_soc_inst/vs0_inst/wbs_dat_w[19] boxlambda_soc_inst/vs0_inst/wbs_dat_w[1] boxlambda_soc_inst/vs0_inst/wbs_dat_w[20] boxlambda_soc_inst/vs0_inst/wbs_dat_w[21] boxlambda_soc_inst/vs0_inst/wbs_dat_w[22] boxlambda_soc_inst/vs0_inst/wbs_dat_w[23] boxlambda_soc_inst/vs0_inst/wbs_dat_w[24] boxlambda_soc_inst/vs0_inst/wbs_dat_w[25] boxlambda_soc_inst/vs0_inst/wbs_dat_w[26] boxlambda_soc_inst/vs0_inst/wbs_dat_w[27] boxlambda_soc_inst/vs0_inst/wbs_dat_w[28] boxlambda_soc_inst/vs0_inst/wbs_dat_w[29] boxlambda_soc_inst/vs0_inst/wbs_dat_w[2] boxlambda_soc_inst/vs0_inst/wbs_dat_w[30] boxlambda_soc_inst/vs0_inst/wbs_dat_w[31] boxlambda_soc_inst/vs0_inst/wbs_dat_w[3] boxlambda_soc_inst/vs0_inst/wbs_dat_w[4] boxlambda_soc_inst/vs0_inst/wbs_dat_w[5] boxlambda_soc_inst/vs0_inst/wbs_dat_w[6] boxlambda_soc_inst/vs0_inst/wbs_dat_w[7] boxlambda_soc_inst/vs0_inst/wbs_dat_w[8] boxlambda_soc_inst/vs0_inst/wbs_dat_w[9] boxlambda_soc_inst/vs0_inst/wbs_err boxlambda_soc_inst/vs0_inst/wbs_sel[0] boxlambda_soc_inst/vs0_inst/wbs_sel[1] boxlambda_soc_inst/vs0_inst/wbs_sel[2] boxlambda_soc_inst/vs0_inst/wbs_sel[3] boxlambda_soc_inst/vs0_inst/wbs_stall boxlambda_soc_inst/vs0_inst/wbs_stb boxlambda_soc_inst/vs0_inst/wbs_we
llength $rp_pin
231
foreach s_pin $rp_pin {
  set s_partpin [get_pplocs -pins [get_pins $s_pin]]
  if {$s_partpin != ""} {
    puts $f "set_property HD.PARTPIN_LOCS $s_partpin \[get_pins $s_pin \]"
  }
}
close $f
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 21 14:52:09 2024...
