"C:/Efinity/2022.2/bin/efx_map" --project "WES207_basic" --root "WES207_top" --write-efx-verilog "C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.map.v" --write-premap-module "C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.elab.vdb" --binary-db "C:/Capstone/WES207/rtl/WES207_basic/WES207_basic.vdb" --device "T20F256" --family "Trion" --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --min-sr-fanout "0" --min-ce-fanout "0" --fanout-limit "0" --bram_output_regs_packing "1" --retiming "1" --seq_opt "1" --blast_const_operand_adders "1" --operator-sharing "0" --optimize-adder-tree "0" --seq-opt-sync-only "0" --blackbox-error "1" --allow-const-ram-index "0" --hdl-compile-unit "1" --create-onehot-fsms "0" --mult_input_regs_packing "1" --mult_output_regs_packing "1" --veri_option "verilog_mode=sv_09,vhdl_mode=vhdl_2008" --work-dir "C:/Capstone/WES207/rtl/WES207_basic/work_syn" --output-dir "C:/Capstone/WES207/rtl/WES207_basic/outflow" --project-xml "C:/Capstone/WES207/rtl/WES207_basic/WES207_basic.xml" --I "C:/Capstone/WES207/rtl/WES207_basic"