Source Block: hdl/library/util_wfifo/util_wfifo.v@195:232@HdlStmProcess
    end

    assign din_dcnt_s = din_dcnt;
  end
  endgenerate
  always @(posedge din_clk) begin
    if (din_rst == 1'b1) begin
      din_enable <= 8'd0;
      din_wr <= 1'd0;
      din_waddr <= 'd0;
      din_req_t <= 1'd0;
      din_rinit <= 'd0;
      din_ovf_m1 <= 'd0;
      din_ovf <= 'd0;
    end else begin
      din_enable <= din_enable_s;
     case (M_MEM_RATIO)
        8: din_wr <= din_valid_s[0] & din_dcnt_s[0] & din_dcnt_s[1] & din_dcnt_s[2];
        4: din_wr <= din_valid_s[0] & din_dcnt_s[0] & din_dcnt_s[1];
        2: din_wr <= din_valid_s[0] & din_dcnt_s[0];
        default: din_wr <= din_valid_s[0];
      endcase
      if (din_wr == 1'b1) begin
        din_waddr <= din_waddr + 1'b1;
      end
      if ((din_wr == 1'b1) && (din_waddr[2:0] == 3'd7)) begin
        din_req_t <= ~din_req_t;
        din_rinit <= din_waddr[(ADDRESS_WIDTH-1):3];
      end
      din_ovf_m1 <= dout_ovf_d;
      din_ovf <= din_ovf_m1;
    end
  end

  // read interface (bus expansion and/or clock conversion)

  assign dout_req_t_s = dout_req_t_m3 ^ dout_req_t_m2;


Diff Content:
- 211      case (M_MEM_RATIO)
+ 211       case (M_MEM_RATIO)

Clone Blocks:
