;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @121, 103
	ADD @121, 103
	ADD @-1, @-20
	ADD #270, <1
	ADD #270, <1
	MOV -41, <-24
	DJN -377, @-520
	SUB @121, 103
	SLT <9, <2
	SUB -300, <90
	JMN @-92, @-524
	SUB -300, <90
	SUB @121, 103
	SUB -300, <90
	SUB 300, -710
	SUB @127, 106
	DJN 500, <0
	SUB @122, 103
	DJN -1, @-20
	SUB #0, -0
	DJN <-122, #143
	DJN <-122, #143
	SUB @121, 106
	ADD 229, 31
	SUB 30, -9
	MOV <9, <2
	ADD #-30, 9
	SPL 0, <792
	ADD 229, 31
	DJN 500, <0
	SPL 500, <0
	SUB 12, @10
	ADD -92, <-20
	SUB @121, 103
	SUB -7, <-120
	ADD -92, <-20
	SUB @121, 103
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <792
	SPL 0, <792
	SPL 0, <792
	CMP -207, <-120
