#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 25 23:30:50 2021
# Process ID: 7448
# Current directory: C:/Users/84308/Desktop/my_CortexM3/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12860 C:\Users\84308\Desktop\my_CortexM3\vivado\CortexM3.xpr
# Log file: C:/Users/84308/Desktop/my_CortexM3/vivado/vivado.log
# Journal file: C:/Users/84308/Desktop/my_CortexM3/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/84308/Desktop/my_CortexM3/vivado_demo1_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 765.660 ; gain = 183.832
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 25 23:32:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 25 23:38:41 2021] Launched synth_1...
Run output will be captured here: C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/synth_1/runme.log
create_project FPGA_homework C:/Users/84308/Desktop/fpga_homework/vivado -part xc7z020clg400-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 855.754 ; gain = 0.000
add_files -norecurse C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/84308/Desktop/fpga_homework/question_1/tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Synchronizer_1' [C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v:1]
INFO: [VRFC 10-311] analyzing module DFF
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DFF' [C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v:17]
INFO: [VRFC 10-311] analyzing module tb_Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_1_behav xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_1
Compiling module xil_defaultlib.tb_Synchronizer_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_1_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim/xsim.dir/tb_Synchronizer_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 26 15:44:07 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 855.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchronizer_1_behav -key {Behavioral:sim_1:Functional:tb_Synchronizer_1} -tclbatch {tb_Synchronizer_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Synchronizer_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 45
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 884.043 ; gain = 28.289
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchronizer_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 884.043 ; gain = 28.289
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: Synchronizer_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 952.148 ; gain = 68.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Synchronizer_1' [C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'DFF' [C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v:17]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (1#1) [C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer_1' (2#1) [C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 983.902 ; gain = 99.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 983.902 ; gain = 99.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 983.902 ; gain = 99.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1255.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1372.332 ; gain = 488.289
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1372.332 ; gain = 488.289
launch_runs synth_1 -jobs 4
[Fri Mar 26 15:46:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1521.145 ; gain = 108.254
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_1_time_synth.v"
write_verilog: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1590.422 ; gain = 66.219
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_1_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_1_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_1_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_1_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module DFF_0
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Synchronizer_1' [C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v:1]
INFO: [VRFC 10-311] analyzing module DFF
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DFF' [C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v:17]
INFO: [VRFC 10-311] analyzing module tb_Synchronizer_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Synchronizer_1_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_1
Compiling module xil_defaultlib.tb_Synchronizer_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_1_time_synth

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/xsim.dir/tb_Synchronizer_1_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 26 15:48:08 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1983.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchronizer_1_time_synth -key {Post-Synthesis:sim_1:Timing:tb_Synchronizer_1} -tclbatch {tb_Synchronizer_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Synchronizer_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchronizer_1_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 1998.719 ; gain = 585.828
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2049.238 ; gain = 3.266
close_design
add_files -norecurse C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v
update_compile_order -fileset sources_1
set_property top Synchronizer_2 [current_fileset]
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: Synchronizer_2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2064.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Synchronizer_2' [C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'DFF' [C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v:17]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (1#1) [C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer_2' (2#1) [C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2064.609 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U_2:reset to constant 0 [C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v:10]
WARNING: [Synth 8-3295] tying undriven pin U_3:reset to constant 0 [C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v:11]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2064.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2064.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2113.879 ; gain = 49.270
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2113.879 ; gain = 49.270
add_files -norecurse C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v
close_design
update_compile_order -fileset sources_1
set_property top Synchronizer_3 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: Synchronizer_3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2113.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Synchronizer_3' [C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'DFF' [C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v:16]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (1#1) [C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v:16]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer_3' (2#1) [C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.879 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2113.879 ; gain = 0.000
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2113.879 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_1_behav xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchronizer_1_behav -key {Behavioral:sim_1:Functional:tb_Synchronizer_1} -tclbatch {tb_Synchronizer_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Synchronizer_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchronizer_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2113.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
file mkdir C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new
close [ open C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v w ]
add_files C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Mar 26 18:52:32 2021] Launched synth_1...
Run output will be captured here: C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.runs/synth_1/runme.log
[Fri Mar 26 18:52:32 2021] Launched impl_1...
Run output will be captured here: C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 2113.879 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 2113.879 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2113.879 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_1_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_1_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_1_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_1_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_1_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module DFF_0
INFO: [VRFC 10-311] analyzing module DFF_1
INFO: [VRFC 10-311] analyzing module Synchronizer_3
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DFF' [C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Synchronizer_1' [C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v:1]
INFO: [VRFC 10-311] analyzing module tb_Synchronizer_1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Synchronizer_1_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_1
Compiling module xil_defaultlib.tb_Synchronizer_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_1_time_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/xsim.dir/tb_Synchronizer_1_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 26 18:57:35 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2293.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchronizer_1_time_impl -key {Post-Implementation:sim_1:Timing:tb_Synchronizer_1} -tclbatch {tb_Synchronizer_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Synchronizer_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchronizer_1_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2293.691 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Synchronizer_1' [C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v:1]
INFO: [VRFC 10-311] analyzing module tb_Synchronizer_1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_1_behav xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_1
Compiling module xil_defaultlib.tb_Synchronizer_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchronizer_1_behav -key {Behavioral:sim_1:Functional:tb_Synchronizer_1} -tclbatch {tb_Synchronizer_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Synchronizer_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchronizer_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2293.691 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_Synchronizer_1/u_Synchronizer_1/Q_0}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Synchronizer_1' [C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v:1]
INFO: [VRFC 10-311] analyzing module tb_Synchronizer_1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_1_behav xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_1
Compiling module xil_defaultlib.tb_Synchronizer_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 210 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2293.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Synchronizer_1' [C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v:1]
INFO: [VRFC 10-311] analyzing module tb_Synchronizer_1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_1_behav xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_1
Compiling module xil_defaultlib.tb_Synchronizer_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 207 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2293.691 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v] -no_script -reset -force -quiet
remove_files  C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v
export_ip_user_files -of_objects  [get_files C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v] -no_script -reset -force -quiet
remove_files  C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project CortexM3
current_project FPGA_homework
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.691 ; gain = 0.000
close_design
set_property top Synchronizer_1 [current_fileset]
export_ip_user_files -of_objects  [get_files C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v] -no_script -reset -force -quiet
remove_files  C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v
export_ip_user_files -of_objects  [get_files C:/Users/84308/Desktop/fpga_homework/question_1/tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/84308/Desktop/fpga_homework/question_1/tb.v
add_files -norecurse C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/84308/Desktop/fpga_homework/question_1/tb.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_1_behav xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" Line 1. Module Synchronizer_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_1
Compiling module xil_defaultlib.tb_Synchronizer_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchronizer_1_behav -key {Behavioral:sim_1:Functional:tb_Synchronizer_1} -tclbatch {tb_Synchronizer_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Synchronizer_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 207 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchronizer_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2293.691 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_Synchronizer_1/u_Synchronizer_1/U_1/clock}} {{/tb_Synchronizer_1/u_Synchronizer_1/U_1/reset}} {{/tb_Synchronizer_1/u_Synchronizer_1/U_1/D}} {{/tb_Synchronizer_1/u_Synchronizer_1/U_1/Q}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_1_behav xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 207 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 44
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_1_behav xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" Line 1. Module Synchronizer_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_1
Compiling module xil_defaultlib.tb_Synchronizer_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 207 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 44
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.691 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/84308/Desktop/fpga_homework/question_1/tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer_1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_1_behav xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" Line 1. Module Synchronizer_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_1
Compiling module xil_defaultlib.tb_Synchronizer_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 207 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 44
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2293.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_1_behav xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" Line 1. Module Synchronizer_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_1
Compiling module xil_defaultlib.tb_Synchronizer_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 210 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 44
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer_1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_1_behav xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" Line 1. Module Synchronizer_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_1
Compiling module xil_defaultlib.tb_Synchronizer_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 212 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 44
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.691 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri Mar 26 19:31:11 2021] Launched synth_1...
Run output will be captured here: C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.runs/synth_1/runme.log
[Fri Mar 26 19:31:11 2021] Launched impl_1...
Run output will be captured here: C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.runs/impl_1/runme.log
save_wave_config {C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
set_property xsim.view C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 2293.691 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 2293.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.691 ; gain = 0.000
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_1_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_1_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_1_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_1_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer_1' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_1_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module DFF_0
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer_1
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.691 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Synchronizer_1_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Synchronizer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_Synchronizer_1_time_impl.sdf", for root module "tb_Synchronizer_1/u_Synchronizer_1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_Synchronizer_1_time_impl.sdf", for root module "tb_Synchronizer_1/u_Synchronizer_1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.DFF_0
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.Synchronizer_1
Compiling module xil_defaultlib.tb_Synchronizer_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_1_time_impl
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchronizer_1_time_impl -key {Post-Implementation:sim_1:Timing:tb_Synchronizer_1} -tclbatch {tb_Synchronizer_1.tcl} -view {C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
source tb_Synchronizer_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 212 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchronizer_1_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2293.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
close_design
add_files -norecurse {C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v}
set_property top tb_Synchronizer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_behav xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" Line 1. Module Synchronizer_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim/xsim.dir/tb_Synchronizer_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 26 19:44:19 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2474.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchronizer_behav -key {Behavioral:sim_1:Functional:tb_Synchronizer} -tclbatch {tb_Synchronizer.tcl} -view {C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
WARNING: Simulation object /tb_Synchronizer_1/clock was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/reset was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/Asynch_in was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/Synch_out was not found in the design.
source tb_Synchronizer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchronizer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2474.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2474.598 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_behav xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" Line 1. Module Synchronizer_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchronizer_behav -key {Behavioral:sim_1:Functional:tb_Synchronizer} -tclbatch {tb_Synchronizer.tcl} -view {C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
WARNING: Simulation object /tb_Synchronizer_1/clock was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/reset was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/Asynch_in was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/Synch_out was not found in the design.
source tb_Synchronizer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 244 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchronizer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2474.598 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/84308/Desktop/fpga_homework/question_1/tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_wave_config {tb_Synchronizer_1_behav.wcfg}
tb_Synchronizer_1_behav.wcfg
add_wave {{/tb_Synchronizer/clock}} {{/tb_Synchronizer/reset}} {{/tb_Synchronizer/Asynch_in}} {{/tb_Synchronizer/Synch_out}} 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/84308/Desktop/fpga_homework/question_1/tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_behav xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" Line 1. Module Synchronizer_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 244 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2474.598 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_behav xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" Line 1. Module Synchronizer_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 246 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.598 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_behav xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" Line 1. Module Synchronizer_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 213 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 88
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.598 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_behav xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" Line 1. Module Synchronizer_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 212 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.598 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_behav xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" Line 1. Module Synchronizer_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 233 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.598 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_behav xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" Line 1. Module Synchronizer_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 213 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.598 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_behav xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" Line 1. Module Synchronizer_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 203 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 68
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2474.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Synchronizer_2 [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri Mar 26 19:54:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.runs/synth_1/runme.log
[Fri Mar 26 19:54:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2474.598 ; gain = 0.000
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 2474.598 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 2474.598 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2474.598 ; gain = 0.000
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module DFF_0
INFO: [VRFC 10-311] analyzing module DFF_1
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2474.598 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Synchronizer_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_Synchronizer_time_impl.sdf", for root module "tb_Synchronizer/u_Synchronizer_2".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_Synchronizer_time_impl.sdf", for root module "tb_Synchronizer/u_Synchronizer_2".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.DFF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.DFF_0
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.DFF_1
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_time_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/xsim.dir/tb_Synchronizer_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 26 19:59:28 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2474.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchronizer_time_impl -key {Post-Implementation:sim_1:Timing:tb_Synchronizer} -tclbatch {tb_Synchronizer.tcl} -view {C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
WARNING: Simulation object /tb_Synchronizer_1/clock was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/reset was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/Asynch_in was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/Synch_out was not found in the design.
source tb_Synchronizer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 203 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 68
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2474.598 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchronizer_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 2474.598 ; gain = 0.000
current_wave_config {tb_Synchronizer_1_behav.wcfg}
tb_Synchronizer_1_behav.wcfg
add_wave {{/tb_Synchronizer/clock}} {{/tb_Synchronizer/reset}} {{/tb_Synchronizer/Asynch_in}} {{/tb_Synchronizer/Synch_out}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2474.598 ; gain = 0.000
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module DFF_0
INFO: [VRFC 10-311] analyzing module DFF_1
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Synchronizer_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_Synchronizer_time_impl.sdf", for root module "tb_Synchronizer/u_Synchronizer_2".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_Synchronizer_time_impl.sdf", for root module "tb_Synchronizer/u_Synchronizer_2".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.DFF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.DFF_0
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.DFF_1
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 203 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 68
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2474.598 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: Synchronizer_2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2474.598 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Synchronizer_2' [C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'DFF' [C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (1#1) [C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer_2' (2#1) [C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2474.598 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U_2:reset to constant 0 [C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v:10]
WARNING: [Synth 8-3295] tying undriven pin U_3:reset to constant 0 [C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v:11]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.598 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2474.598 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2474.598 ; gain = 0.000
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2474.598 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.125 ; gain = 44.527
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z020clg400-2
current_run [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_2]
close_design
launch_runs synth_2 -jobs 4
[Fri Mar 26 20:40:07 2021] Launched synth_2...
Run output will be captured here: C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.runs/synth_2/runme.log
delete_runs "synth_1"
INFO: [Vivado 12-3261] Dependent run, 'impl_1', will be deleted with parent run, 'synth_1'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.runs/synth_1

open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2628.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2628.961 ; gain = 0.000
launch_runs impl_2 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.961 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
[Fri Mar 26 20:41:57 2021] Launched impl_2...
Run output will be captured here: C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.runs/impl_2/runme.log
close_design
open_run impl_2
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 2628.961 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 2628.961 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.961 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_2'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module DFF__1
INFO: [VRFC 10-311] analyzing module DFF__2
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Synchronizer_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_Synchronizer_time_impl.sdf", for root module "tb_Synchronizer/u_Synchronizer_2".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_Synchronizer_time_impl.sdf", for root module "tb_Synchronizer/u_Synchronizer_2".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.DFF__1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.DFF__2
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchronizer_time_impl -key {Post-Implementation:sim_1:Timing:tb_Synchronizer} -tclbatch {tb_Synchronizer.tcl} -view {C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
WARNING: Simulation object /tb_Synchronizer_1/clock was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/reset was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/Asynch_in was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/Synch_out was not found in the design.
source tb_Synchronizer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 203 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchronizer_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2710.773 ; gain = 2.312
current_wave_config {tb_Synchronizer_1_behav.wcfg}
tb_Synchronizer_1_behav.wcfg
add_wave {{/tb_Synchronizer/clock}} {{/tb_Synchronizer/reset}} {{/tb_Synchronizer/Asynch_in}} {{/tb_Synchronizer/Synch_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_2'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim/tb_Synchronizer_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module DFF__1
INFO: [VRFC 10-311] analyzing module DFF__2
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Synchronizer_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_Synchronizer_time_impl.sdf", for root module "tb_Synchronizer/u_Synchronizer_2".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_Synchronizer_time_impl.sdf", for root module "tb_Synchronizer/u_Synchronizer_2".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.DFF__1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.DFF__2
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 203 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 69
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2710.773 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/Synchronizer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_3/Synchronizer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_behav xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/question_2/Synchronizer_2.v" Line 1. Module Synchronizer_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.srcs/sources_1/new/DFF.v" Line 1. Module DFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchronizer_behav -key {Behavioral:sim_1:Functional:tb_Synchronizer} -tclbatch {tb_Synchronizer.tcl} -view {C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
WARNING: Simulation object /tb_Synchronizer_1/clock was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/reset was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/Asynch_in was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/Synch_out was not found in the design.
source tb_Synchronizer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 203 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchronizer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2710.773 ; gain = 0.000
current_wave_config {tb_Synchronizer_1_behav.wcfg}
tb_Synchronizer_1_behav.wcfg
add_wave {{/tb_Synchronizer/clock}} {{/tb_Synchronizer/reset}} {{/tb_Synchronizer/Asynch_in}} {{/tb_Synchronizer/Synch_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Synchronizer_behav xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 203 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 69
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2710.773 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module DFF__1
INFO: [VRFC 10-311] analyzing module DFF__2
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2776.543 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Synchronizer_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_Synchronizer_time_synth.sdf", for root module "tb_Synchronizer/u_Synchronizer_2".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_Synchronizer_time_synth.sdf", for root module "tb_Synchronizer/u_Synchronizer_2".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.DFF__1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.DFF__2
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_time_synth

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/xsim.dir/tb_Synchronizer_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 26 20:47:39 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2776.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Synchronizer_time_synth -key {Post-Synthesis:sim_1:Timing:tb_Synchronizer} -tclbatch {tb_Synchronizer.tcl} -view {C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/84308/Desktop/fpga_homework/vivado/tb_Synchronizer_1_behav.wcfg
WARNING: Simulation object /tb_Synchronizer_1/clock was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/reset was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/Asynch_in was not found in the design.
WARNING: Simulation object /tb_Synchronizer_1/Synch_out was not found in the design.
source tb_Synchronizer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 203 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Synchronizer_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2776.543 ; gain = 12.141
current_wave_config {tb_Synchronizer_1_behav.wcfg}
tb_Synchronizer_1_behav.wcfg
add_wave {{/tb_Synchronizer/clock}} {{/tb_Synchronizer/reset}} {{/tb_Synchronizer/Asynch_in}} {{/tb_Synchronizer/Synch_out}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2776.543 ; gain = 0.000
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Synchronizer' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_Synchronizer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim/tb_Synchronizer_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module DFF__1
INFO: [VRFC 10-311] analyzing module DFF__2
INFO: [VRFC 10-311] analyzing module Synchronizer_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Synchronizer
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/fpga_homework/vivado/FPGA_homework.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47d5c54b775f4f33a626e914ad74abd8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_Synchronizer_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_Synchronizer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_Synchronizer_time_synth.sdf", for root module "tb_Synchronizer/u_Synchronizer_2".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_Synchronizer_time_synth.sdf", for root module "tb_Synchronizer/u_Synchronizer_2".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.DFF__1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.DFF__2
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Synchronizer_2
Compiling module xil_defaultlib.tb_Synchronizer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Synchronizer_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 203 ns : File "C:/Users/84308/Desktop/fpga_homework/question_1/tb.v" Line 69
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2776.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 26 21:35:07 2021...
