

================================================================
== Vitis HLS Report for 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5'
================================================================
* Date:           Thu Dec 18 23:21:21 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  27.938 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    50411|    50411|  1.408 ms|  1.408 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_4_VITIS_LOOP_80_5  |    50409|    50409|        66|         56|          1|   900|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 56, depth = 66


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 1
  Pipeline-0 : II = 56, D = 66, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.62>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/horn_schunck_hsl.cpp:80]   --->   Operation 69 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 70 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 71 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_forwarded = alloca i32 1"   --->   Operation 72 'alloca' 'store_forwarded' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%store_forwarded3 = alloca i32 1"   --->   Operation 73 'alloca' 'store_forwarded3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.02ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 75 [1/1] (1.02ns)   --->   "%store_ln78 = store i5 1, i5 %y" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 75 'store' 'store_ln78' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 76 [1/1] (1.02ns)   --->   "%store_ln80 = store i5 1, i5 %x" [../HS_hls/src/horn_schunck_hsl.cpp:80]   --->   Operation 76 'store' 'store_ln80' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body28"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 78 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.41ns)   --->   "%icmp_ln78 = icmp_eq  i10 %indvar_flatten_load, i10 900" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 79 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.41ns)   --->   "%add_ln78 = add i10 %indvar_flatten_load, i10 1" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 80 'add' 'add_ln78' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc141, void %for.inc144.exitStub" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 81 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [../HS_hls/src/horn_schunck_hsl.cpp:80]   --->   Operation 82 'load' 'x_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 83 'load' 'y_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.33ns)   --->   "%icmp_ln80 = icmp_eq  i5 %x_load, i5 31" [../HS_hls/src/horn_schunck_hsl.cpp:80]   --->   Operation 84 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln78)> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.79ns)   --->   "%select_ln78 = select i1 %icmp_ln80, i5 1, i5 %x_load" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 85 'select' 'select_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (1.33ns)   --->   "%add_ln84_1 = add i5 %y_load, i5 2" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 86 'add' 'add_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.33ns)   --->   "%add_ln84_6 = add i5 %y_load, i5 1" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 87 'add' 'add_ln84_6' <Predicate = (!icmp_ln78)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.79ns)   --->   "%select_ln78_1 = select i1 %icmp_ln80, i5 %add_ln84_1, i5 %add_ln84_6" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 88 'select' 'select_ln78_1' <Predicate = (!icmp_ln78)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.79ns)   --->   "%select_ln78_2 = select i1 %icmp_ln80, i5 %add_ln84_6, i5 %y_load" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 89 'select' 'select_ln78_2' <Predicate = (!icmp_ln78)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.33ns)   --->   "%first_iter_0 = icmp_eq  i5 %select_ln78, i5 1" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 90 'icmp' 'first_iter_0' <Predicate = (!icmp_ln78)> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i5 %select_ln78_2" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 91 'zext' 'zext_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (2.80ns)   --->   "%mul_ln78 = mul i11 %zext_ln78, i11 43" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 92 'mul' 'mul_ln78' <Predicate = (!icmp_ln78)> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_75_cast = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln78, i32 7, i32 10" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 93 'partselect' 'tmp_75_cast' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_75_cast, i4 0" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 94 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i8 %tmp_27" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 95 'zext' 'zext_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_306 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i64 0, i64 %zext_ln84" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 96 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_306' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_307 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i64 0, i64 %zext_ln84" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 97 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_307' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_308 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i64 0, i64 %zext_ln84" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 98 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_308' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_309 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i64 0, i64 %zext_ln84" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 99 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_309' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_310 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i64 0, i64 %zext_ln84" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 100 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_310' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_311 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i64 0, i64 %zext_ln84" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 101 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_311' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 102 [9/9] (2.16ns)   --->   "%urem_ln78 = urem i5 %select_ln78_2, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 102 'urem' 'urem_ln78' <Predicate = (!icmp_ln78)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (1.02ns)   --->   "%br_ln80 = br i1 %first_iter_0, void %for.body28.split, void %for.first.iter.for.body28" [../HS_hls/src/horn_schunck_hsl.cpp:80]   --->   Operation 103 'br' 'br_ln80' <Predicate = (!icmp_ln78)> <Delay = 1.02>
ST_1 : Operation 104 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_300 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_309" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 104 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_300' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 105 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_301 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_310" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 105 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_301' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 106 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_302 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_311" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 106 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_302' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 107 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_303 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_306" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 107 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_303' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 108 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_304 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_307" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 108 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_304' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 109 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_305 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_308" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 109 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_305' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 110 [1/1] (1.02ns)   --->   "%br_ln80 = br void %for.body28.split" [../HS_hls/src/horn_schunck_hsl.cpp:80]   --->   Operation 110 'br' 'br_ln80' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 1.02>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln78_2, i5 %select_ln78" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 111 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i10 %tmp_28" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 112 'zext' 'zext_ln87' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%It32_addr = getelementptr i16 %It32, i64 0, i64 %zext_ln87" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 113 'getelementptr' 'It32_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%Ix32_addr = getelementptr i16 %Ix32, i64 0, i64 %zext_ln87" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 114 'getelementptr' 'Ix32_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%Iy32_addr = getelementptr i16 %Iy32, i64 0, i64 %zext_ln87" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 115 'getelementptr' 'Iy32_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.33ns)   --->   "%add_ln84_2 = add i5 %select_ln78, i5 1" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 116 'add' 'add_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln84_2, i32 1, i32 4" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 117 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_75_cast, i4 %lshr_ln2" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 118 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln84_4 = zext i8 %tmp_32" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 119 'zext' 'zext_ln84_4' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_252 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i64 0, i64 %zext_ln84_4" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 120 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_252' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_253 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i64 0, i64 %zext_ln84_4" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 121 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_253' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_254 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i64 0, i64 %zext_ln84_4" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 122 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_254' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_255 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i64 0, i64 %zext_ln84_4" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 123 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_255' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_256 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i64 0, i64 %zext_ln84_4" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 124 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_256' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_257 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30, i64 0, i64 %zext_ln84_4" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 125 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_257' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_258 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i64 0, i64 %zext_ln84_4" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 126 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_258' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_259 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i64 0, i64 %zext_ln84_4" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 127 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_259' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_260 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i64 0, i64 %zext_ln84_4" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 128 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_260' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_261 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i64 0, i64 %zext_ln84_4" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 129 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_261' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_262 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i64 0, i64 %zext_ln84_4" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 130 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_262' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_263 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18, i64 0, i64 %zext_ln84_4" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 131 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_263' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_264 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_252" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 132 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_264' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 133 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_265 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_253" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 133 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_265' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 134 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_266 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_254" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 134 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_266' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 135 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_267 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_255" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 135 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_267' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 136 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_268 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_256" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 136 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_268' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 137 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_269 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_257" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 137 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_269' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 138 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_282 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_258" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 138 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_282' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 139 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_283 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_259" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 139 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_283' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 140 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_284 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_260" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 140 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_284' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 141 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_285 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_261" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 141 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_285' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 142 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_286 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_262" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 142 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_286' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 143 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_287 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_263" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 143 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_287' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_1 : Operation 144 [2/2] (2.66ns)   --->   "%Ix32_load = load i10 %Ix32_addr" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 144 'load' 'Ix32_load' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 145 [2/2] (2.66ns)   --->   "%Iy32_load = load i10 %Iy32_addr" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 145 'load' 'Iy32_load' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 146 [2/2] (2.66ns)   --->   "%It32_load = load i10 %It32_addr" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 146 'load' 'It32_load' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 147 [1/1] (1.02ns)   --->   "%store_ln78 = store i10 %add_ln78, i10 %indvar_flatten" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 147 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.02>
ST_1 : Operation 148 [1/1] (1.02ns)   --->   "%store_ln78 = store i5 %select_ln78_2, i5 %y" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 148 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.02>
ST_1 : Operation 149 [1/1] (1.02ns)   --->   "%store_ln80 = store i5 %add_ln84_2, i5 %x" [../HS_hls/src/horn_schunck_hsl.cpp:80]   --->   Operation 149 'store' 'store_ln80' <Predicate = (!icmp_ln78)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 6.80>
ST_2 : Operation 150 [8/9] (2.16ns)   --->   "%urem_ln78 = urem i5 %select_ln78_2, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 150 'urem' 'urem_ln78' <Predicate = (!icmp_ln78)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_300 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_309" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 151 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_300' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 152 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_301 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_310" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 152 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_301' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 153 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_302 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_311" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 153 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_302' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 154 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_303 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_306" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 154 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_303' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 155 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_304 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_307" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 155 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_304' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 156 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_305 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_308" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 156 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_305' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 157 [1/1] (1.33ns)   --->   "%add_ln84 = add i5 %select_ln78_2, i5 31" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 157 'add' 'add_ln84' <Predicate = (!icmp_ln78)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i5 %add_ln84" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 158 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (2.80ns)   --->   "%mul_ln84 = mul i11 %zext_ln84_1, i11 43" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 159 'mul' 'mul_ln84' <Predicate = (!icmp_ln78)> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i5 %select_ln78" [../HS_hls/src/horn_schunck_hsl.cpp:80]   --->   Operation 160 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln78, i32 1, i32 4" [../HS_hls/src/horn_schunck_hsl.cpp:80]   --->   Operation 161 'partselect' 'lshr_ln' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_78_cast = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln84, i32 7, i32 10" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 162 'partselect' 'tmp_78_cast' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_78_cast, i4 %lshr_ln" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 163 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i8 %tmp_29" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 164 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_216 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i64 0, i64 %zext_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 165 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_216' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_219 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i64 0, i64 %zext_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 166 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_219' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_222 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i64 0, i64 %zext_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 167 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_222' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_225 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i64 0, i64 %zext_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 168 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_225' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_228 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i64 0, i64 %zext_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 169 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_228' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_231 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30, i64 0, i64 %zext_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 170 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_231' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_234 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i64 0, i64 %zext_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 171 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_234' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_237 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i64 0, i64 %zext_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 172 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_237' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_240 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i64 0, i64 %zext_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 173 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_240' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_243 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i64 0, i64 %zext_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 174 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_243' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_246 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i64 0, i64 %zext_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 175 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_246' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_249 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18, i64 0, i64 %zext_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 176 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_249' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 177 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_264 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_252" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 177 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_264' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 178 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_265 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_253" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 178 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_265' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 179 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_266 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_254" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 179 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_266' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 180 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_267 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_255" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 180 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_267' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 181 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_268 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_256" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 181 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_268' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 182 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_269 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_257" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 182 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_269' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 183 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_270 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_216" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 183 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_270' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 184 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_271 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_219" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 184 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_271' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 185 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_272 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_222" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 185 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_272' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 186 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_273 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_225" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 186 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_273' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 187 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_274 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_228" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 187 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_274' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 188 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_275 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_231" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 188 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_275' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 189 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_282 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_258" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 189 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_282' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 190 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_283 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_259" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 190 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_283' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 191 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_284 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_260" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 191 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_284' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 192 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_285 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_261" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 192 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_285' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 193 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_286 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_262" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 193 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_286' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 194 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_287 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_263" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 194 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_287' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 195 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_288 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_234" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 195 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_288' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 196 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_289 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_237" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 196 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_289' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 197 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_290 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_240" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 197 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_290' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 198 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_291 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_243" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 198 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_291' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 199 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_292 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_246" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 199 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_292' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 200 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_293 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_249" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 200 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_293' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_2 : Operation 201 [1/2] ( I:2.66ns O:2.66ns )   --->   "%Ix32_load = load i10 %Ix32_addr" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 201 'load' 'Ix32_load' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i16 %Ix32_load" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 202 'sext' 'sext_ln87' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 203 [1/2] ( I:2.66ns O:2.66ns )   --->   "%Iy32_load = load i10 %Iy32_addr" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 203 'load' 'Iy32_load' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 204 [1/2] ( I:2.66ns O:2.66ns )   --->   "%It32_load = load i10 %It32_addr" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 204 'load' 'It32_load' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 205 [3/3] (1.09ns) (grouped into DSP with root node add_ln88)   --->   "%mul_ln88 = mul i32 %sext_ln87, i32 %sext_ln87" [../HS_hls/src/horn_schunck_hsl.cpp:88]   --->   Operation 205 'mul' 'mul_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 5.46>
ST_3 : Operation 206 [7/9] (2.16ns)   --->   "%urem_ln78 = urem i5 %select_ln78_2, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 206 'urem' 'urem_ln78' <Predicate = (!icmp_ln78)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%select_ln78_1_cast = zext i5 %select_ln78_1" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 207 'zext' 'select_ln78_1_cast' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (2.80ns)   --->   "%mul5 = mul i11 %select_ln78_1_cast, i11 43" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 208 'mul' 'mul5' <Predicate = (!icmp_ln78)> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_80_cast = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul5, i32 7, i32 10" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 209 'partselect' 'tmp_80_cast' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_80_cast, i4 %lshr_ln" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 210 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i8 %tmp_30" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 211 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_217 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i64 0, i64 %zext_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 212 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_217' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_220 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i64 0, i64 %zext_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 213 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_220' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_223 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i64 0, i64 %zext_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 214 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_223' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_226 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i64 0, i64 %zext_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 215 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_226' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_229 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i64 0, i64 %zext_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 216 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_229' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_232 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30, i64 0, i64 %zext_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 217 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_232' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_235 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i64 0, i64 %zext_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 218 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_235' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_238 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i64 0, i64 %zext_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 219 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_238' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_241 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i64 0, i64 %zext_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 220 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_241' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_244 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i64 0, i64 %zext_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 221 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_244' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_247 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i64 0, i64 %zext_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 222 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_247' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_250 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18, i64 0, i64 %zext_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 223 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_250' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 0.00>
ST_3 : Operation 224 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_270 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_216" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 224 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_270' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 225 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_271 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_219" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 225 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_271' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 226 [1/1] (0.54ns)   --->   "%select_ln84_3 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_271, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_270" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 226 'select' 'select_ln84_3' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 227 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_272 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_222" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 227 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_272' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 228 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_273 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_225" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 228 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_273' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 229 [1/1] (0.54ns)   --->   "%select_ln84_4 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_273, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_272" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 229 'select' 'select_ln84_4' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 230 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_274 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_228" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 230 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_274' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 231 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_275 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_231" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 231 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_275' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 232 [1/1] (0.54ns)   --->   "%select_ln84_5 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_275, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_274" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 232 'select' 'select_ln84_5' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 233 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_276 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_217" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 233 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_276' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 234 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_277 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_220" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 234 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_277' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 235 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_278 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_223" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 235 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_278' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 236 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_279 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_226" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 236 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_279' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 237 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_280 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_229" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 237 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_280' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 238 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_281 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_232" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 238 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_281' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 239 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_288 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_234" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 239 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_288' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 240 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_289 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_237" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 240 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_289' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 241 [1/1] (0.54ns)   --->   "%select_ln85_3 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_289, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_288" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 241 'select' 'select_ln85_3' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 242 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_290 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_240" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 242 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_290' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 243 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_291 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_243" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 243 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_291' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 244 [1/1] (0.54ns)   --->   "%select_ln85_4 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_291, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_290" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 244 'select' 'select_ln85_4' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 245 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_292 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_246" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 245 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_292' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 246 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_293 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_249" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 246 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_293' <Predicate = (!icmp_ln78)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 247 [1/1] (0.54ns)   --->   "%select_ln85_5 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_293, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_292" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 247 'select' 'select_ln85_5' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 248 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_294 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_235" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 248 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_294' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 249 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_295 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_238" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 249 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_295' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 250 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_296 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_241" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 250 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_296' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 251 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_297 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_244" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 251 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_297' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 252 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_298 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_247" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 252 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_298' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 253 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_299 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_250" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 253 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_299' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln87_2 = sext i16 %Iy32_load" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 254 'sext' 'sext_ln87_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 255 [2/3] (1.09ns) (grouped into DSP with root node add_ln88)   --->   "%mul_ln88 = mul i32 %sext_ln87, i32 %sext_ln87" [../HS_hls/src/horn_schunck_hsl.cpp:88]   --->   Operation 255 'mul' 'mul_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 256 [3/3] (1.09ns) (grouped into DSP with root node add_ln88_1)   --->   "%mul_ln88_1 = mul i32 %sext_ln87_2, i32 %sext_ln87_2" [../HS_hls/src/horn_schunck_hsl.cpp:88]   --->   Operation 256 'mul' 'mul_ln88_1' <Predicate = (!icmp_ln78)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 257 [6/9] (2.16ns)   --->   "%urem_ln78 = urem i5 %select_ln78_2, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 257 'urem' 'urem_ln78' <Predicate = (!icmp_ln78)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_276 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_217" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 258 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_276' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_4 : Operation 259 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_277 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_220" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 259 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_277' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_4 : Operation 260 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_278 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_223" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 260 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_278' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_4 : Operation 261 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_279 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_226" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 261 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_279' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_4 : Operation 262 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_280 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_229" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 262 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_280' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_4 : Operation 263 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_281 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_232" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 263 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_281' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_4 : Operation 264 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_294 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_235" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 264 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_294' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_4 : Operation 265 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_295 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_238" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 265 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_295' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_4 : Operation 266 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_296 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_241" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 266 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_296' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_4 : Operation 267 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_297 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_244" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 267 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_297' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_4 : Operation 268 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_298 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_247" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 268 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_298' <Predicate = (!icmp_ln78 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_4 : Operation 269 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_299 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_250" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 269 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_299' <Predicate = (!icmp_ln78 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_4 : Operation 270 [1/3] (0.00ns) (grouped into DSP with root node add_ln88)   --->   "%mul_ln88 = mul i32 %sext_ln87, i32 %sext_ln87" [../HS_hls/src/horn_schunck_hsl.cpp:88]   --->   Operation 270 'mul' 'mul_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 271 [2/2] (1.78ns) (root node of the DSP)   --->   "%add_ln88 = add i32 %mul_ln88, i32 1048576" [../HS_hls/src/horn_schunck_hsl.cpp:88]   --->   Operation 271 'add' 'add_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 272 [2/3] (1.09ns) (grouped into DSP with root node add_ln88_1)   --->   "%mul_ln88_1 = mul i32 %sext_ln87_2, i32 %sext_ln87_2" [../HS_hls/src/horn_schunck_hsl.cpp:88]   --->   Operation 272 'mul' 'mul_ln88_1' <Predicate = (!icmp_ln78)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.56>
ST_5 : Operation 273 [5/9] (2.16ns)   --->   "%urem_ln78 = urem i5 %select_ln78_2, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 273 'urem' 'urem_ln78' <Predicate = (!icmp_ln78)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/2] (1.78ns) (root node of the DSP)   --->   "%add_ln88 = add i32 %mul_ln88, i32 1048576" [../HS_hls/src/horn_schunck_hsl.cpp:88]   --->   Operation 274 'add' 'add_ln88' <Predicate = (!icmp_ln78)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 275 [1/3] (0.00ns) (grouped into DSP with root node add_ln88_1)   --->   "%mul_ln88_1 = mul i32 %sext_ln87_2, i32 %sext_ln87_2" [../HS_hls/src/horn_schunck_hsl.cpp:88]   --->   Operation 275 'mul' 'mul_ln88_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i32 %add_ln88" [../HS_hls/src/horn_schunck_hsl.cpp:88]   --->   Operation 276 'sext' 'sext_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns) (grouped into DSP with root node add_ln88_1)   --->   "%sext_ln88_1 = sext i32 %mul_ln88_1" [../HS_hls/src/horn_schunck_hsl.cpp:88]   --->   Operation 277 'sext' 'sext_ln88_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_5 : Operation 278 [2/2] (1.78ns) (root node of the DSP)   --->   "%add_ln88_1 = add i33 %sext_ln88, i33 %sext_ln88_1" [../HS_hls/src/horn_schunck_hsl.cpp:88]   --->   Operation 278 'add' 'add_ln88_1' <Predicate = (!icmp_ln78)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.16>
ST_6 : Operation 279 [4/9] (2.16ns)   --->   "%urem_ln78 = urem i5 %select_ln78_2, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 279 'urem' 'urem_ln78' <Predicate = (!icmp_ln78)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/2] (1.78ns) (root node of the DSP)   --->   "%add_ln88_1 = add i33 %sext_ln88, i33 %sext_ln88_1" [../HS_hls/src/horn_schunck_hsl.cpp:88]   --->   Operation 280 'add' 'add_ln88_1' <Predicate = (!icmp_ln78)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.16>
ST_7 : Operation 281 [3/9] (2.16ns)   --->   "%urem_ln78 = urem i5 %select_ln78_2, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 281 'urem' 'urem_ln78' <Predicate = (!icmp_ln78)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.16>
ST_8 : Operation 282 [2/9] (2.16ns)   --->   "%urem_ln78 = urem i5 %select_ln78_2, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 282 'urem' 'urem_ln78' <Predicate = (!icmp_ln78)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.19>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_4_VITIS_LOOP_80_5_str"   --->   Operation 283 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900"   --->   Operation 284 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 285 [1/9] (2.16ns)   --->   "%urem_ln78 = urem i5 %select_ln78_2, i5 3" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 285 'urem' 'urem_ln78' <Predicate = (!icmp_ln78)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i2 %urem_ln78" [../HS_hls/src/horn_schunck_hsl.cpp:78]   --->   Operation 286 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (1.02ns)   --->   "%tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_300, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_301, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_302, i16 0, i2 %trunc_ln78" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 287 'sparsemux' 'tmp' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (1.02ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_303, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_304, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_305, i16 0, i2 %trunc_ln78" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 288 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln78 & first_iter_0)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [1/1] (0.54ns)   --->   "%select_ln84 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_264, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_265" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 289 'select' 'select_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 290 [1/1] (0.54ns)   --->   "%select_ln84_1 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_266, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_267" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 290 'select' 'select_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 291 [1/1] (0.54ns)   --->   "%select_ln84_2 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_268, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_269" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 291 'select' 'select_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 292 [1/1] (1.02ns)   --->   "%tmp_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %select_ln84, i2 1, i16 %select_ln84_1, i2 2, i16 %select_ln84_2, i16 0, i2 %trunc_ln78" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 292 'sparsemux' 'tmp_21' <Predicate = (!icmp_ln78)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (1.02ns)   --->   "%tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %select_ln84_3, i2 2, i16 %select_ln84_4, i2 0, i16 %select_ln84_5, i16 0, i2 %trunc_ln78" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 293 'sparsemux' 'tmp_22' <Predicate = (!icmp_ln78)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/1] (0.54ns)   --->   "%select_ln84_6 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_277, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_276" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 294 'select' 'select_ln84_6' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 295 [1/1] (0.54ns)   --->   "%select_ln84_7 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_279, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_278" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 295 'select' 'select_ln84_7' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 296 [1/1] (0.54ns)   --->   "%select_ln84_8 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_281, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_280" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 296 'select' 'select_ln84_8' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (1.02ns)   --->   "%tmp_23 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %select_ln84_6, i2 0, i16 %select_ln84_7, i2 1, i16 %select_ln84_8, i16 0, i2 %trunc_ln78" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 297 'sparsemux' 'tmp_23' <Predicate = (!icmp_ln78)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (0.54ns)   --->   "%select_ln85 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_282, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_283" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 298 'select' 'select_ln85' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 299 [1/1] (0.54ns)   --->   "%select_ln85_1 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_284, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_285" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 299 'select' 'select_ln85_1' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (0.54ns)   --->   "%select_ln85_2 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_286, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_287" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 300 'select' 'select_ln85_2' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 301 [1/1] (1.02ns)   --->   "%tmp_24 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %select_ln85, i2 1, i16 %select_ln85_1, i2 2, i16 %select_ln85_2, i16 0, i2 %trunc_ln78" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 301 'sparsemux' 'tmp_24' <Predicate = (!icmp_ln78)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (1.02ns)   --->   "%tmp_25 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %select_ln85_3, i2 2, i16 %select_ln85_4, i2 0, i16 %select_ln85_5, i16 0, i2 %trunc_ln78" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 302 'sparsemux' 'tmp_25' <Predicate = (!icmp_ln78)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 303 [1/1] (0.54ns)   --->   "%select_ln85_6 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_295, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_294" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 303 'select' 'select_ln85_6' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 304 [1/1] (0.54ns)   --->   "%select_ln85_7 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_297, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_296" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 304 'select' 'select_ln85_7' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 305 [1/1] (0.54ns)   --->   "%select_ln85_8 = select i1 %trunc_ln80, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_299, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_298" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 305 'select' 'select_ln85_8' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 306 [1/1] (1.02ns)   --->   "%tmp_26 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %select_ln85_6, i2 0, i16 %select_ln85_7, i2 1, i16 %select_ln85_8, i16 0, i2 %trunc_ln78" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 306 'sparsemux' 'tmp_26' <Predicate = (!icmp_ln78)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 307 [1/1] (1.00ns)   --->   "%switch_ln90 = switch i2 %trunc_ln78, void %arrayidx126171034.case.2, i2 0, void %arrayidx126171034.case.0, i2 1, void %arrayidx126171034.case.1" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 307 'switch' 'switch_ln90' <Predicate = (!icmp_ln78)> <Delay = 1.00>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %trunc_ln80, void %arrayidx137191052.case.079, void %arrayidx137191052.case.180" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 308 'br' 'br_ln90' <Predicate = (!icmp_ln78 & trunc_ln78 == 1)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln91 = br void %arrayidx137191052.exit" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 309 'br' 'br_ln91' <Predicate = (!icmp_ln78 & trunc_ln78 == 1)> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %trunc_ln80, void %arrayidx137191052.case.075, void %arrayidx137191052.case.176" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 310 'br' 'br_ln90' <Predicate = (!icmp_ln78 & trunc_ln78 == 0)> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln91 = br void %arrayidx137191052.exit" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 311 'br' 'br_ln91' <Predicate = (!icmp_ln78 & trunc_ln78 == 0)> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %trunc_ln80, void %arrayidx137191052.case.083, void %arrayidx137191052.case.184" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 312 'br' 'br_ln90' <Predicate = (!icmp_ln78 & trunc_ln78 != 0 & trunc_ln78 != 1)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln91 = br void %arrayidx137191052.exit" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 313 'br' 'br_ln91' <Predicate = (!icmp_ln78 & trunc_ln78 != 0 & trunc_ln78 != 1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 19.2>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%store_forwarded_load = load i16 %store_forwarded"   --->   Operation 314 'load' 'store_forwarded_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%store_forwarded3_load = load i16 %store_forwarded3"   --->   Operation 315 'load' 'store_forwarded3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln85)   --->   "%tmp2 = phi i16 %store_forwarded_load, void %for.inc141, i16 %tmp, void %for.first.iter.for.body28" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 316 'phi' 'tmp2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_3)   --->   "%tmp_1 = phi i16 %store_forwarded3_load, void %for.inc141, i16 %tmp_s, void %for.first.iter.for.body28" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 317 'phi' 'tmp_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_3)   --->   "%sext_ln84 = sext i16 %tmp_1" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 318 'sext' 'sext_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_3)   --->   "%sext_ln84_1 = sext i16 %tmp_21" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 319 'sext' 'sext_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln84_3 = add i17 %sext_ln84_1, i17 %sext_ln84" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 320 'add' 'add_ln84_3' <Predicate = (!icmp_ln78)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i17 %add_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 321 'sext' 'sext_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln84_3 = sext i16 %tmp_22" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 322 'sext' 'sext_ln84_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln84_4 = sext i16 %tmp_23" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 323 'sext' 'sext_ln84_4' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_4 = add i18 %sext_ln84_4, i18 %sext_ln84_3" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 324 'add' 'add_ln84_4' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 325 [1/1] (2.55ns) (root node of TernaryAdder)   --->   "%add_ln84_5 = add i18 %add_ln84_4, i18 %sext_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 325 'add' 'add_ln84_5' <Predicate = (!icmp_ln78)> <Delay = 2.55> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln84_5, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 326 'bitselect' 'tmp_33' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (1.52ns)   --->   "%sub_ln84 = sub i18 0, i18 %add_ln84_5" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 327 'sub' 'sub_ln84' <Predicate = (!icmp_ln78)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln84, i32 2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 328 'partselect' 'trunc_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (1.48ns)   --->   "%sub_ln84_1 = sub i16 0, i16 %trunc_ln84_1" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 329 'sub' 'sub_ln84_1' <Predicate = (!icmp_ln78)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln84_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln84_5, i32 2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 330 'partselect' 'trunc_ln84_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.54ns)   --->   "%u_avg = select i1 %tmp_33, i16 %sub_ln84_1, i16 %trunc_ln84_2" [../HS_hls/src/horn_schunck_hsl.cpp:84]   --->   Operation 331 'select' 'u_avg' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln85)   --->   "%sext_ln85 = sext i16 %tmp2" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 332 'sext' 'sext_ln85' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln85)   --->   "%sext_ln85_1 = sext i16 %tmp_24" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 333 'sext' 'sext_ln85_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln85 = add i17 %sext_ln85_1, i17 %sext_ln85" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 334 'add' 'add_ln85' <Predicate = (!icmp_ln78)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln85_2 = sext i17 %add_ln85" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 335 'sext' 'sext_ln85_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln85_3 = sext i16 %tmp_25" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 336 'sext' 'sext_ln85_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln85_4 = sext i16 %tmp_26" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 337 'sext' 'sext_ln85_4' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln85_1 = add i18 %sext_ln85_2, i18 %sext_ln85_3" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 338 'add' 'add_ln85_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 339 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%add_ln85_2 = add i18 %add_ln85_1, i18 %sext_ln85_4" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 339 'add' 'add_ln85_2' <Predicate = (!icmp_ln78)> <Delay = 2.57> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln85_2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 340 'bitselect' 'tmp_34' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (1.52ns)   --->   "%sub_ln85 = sub i18 0, i18 %add_ln85_2" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 341 'sub' 'sub_ln85' <Predicate = (!icmp_ln78)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln85, i32 2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 342 'partselect' 'trunc_ln85_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (1.48ns)   --->   "%sub_ln85_1 = sub i16 0, i16 %trunc_ln85_1" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 343 'sub' 'sub_ln85_1' <Predicate = (!icmp_ln78)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln85_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln85_2, i32 2, i32 17" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 344 'partselect' 'trunc_ln85_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.54ns)   --->   "%v_avg = select i1 %tmp_34, i16 %sub_ln85_1, i16 %trunc_ln85_2" [../HS_hls/src/horn_schunck_hsl.cpp:85]   --->   Operation 345 'select' 'v_avg' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i16 %u_avg" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 346 'sext' 'sext_ln87_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (2.84ns) (grouped into DSP with root node add_ln87_1)   --->   "%mul_ln87 = mul i32 %sext_ln87, i32 %sext_ln87_1" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 347 'mul' 'mul_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.84> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln87_3 = sext i16 %v_avg" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 348 'sext' 'sext_ln87_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (2.84ns) (grouped into DSP with root node add_ln87)   --->   "%mul_ln87_1 = mul i32 %sext_ln87_2, i32 %sext_ln87_3" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 349 'mul' 'mul_ln87_1' <Predicate = (!icmp_ln78)> <Delay = 2.84> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 350 [1/1] (0.00ns) (grouped into DSP with root node add_ln87_1)   --->   "%sext_ln87_4 = sext i32 %mul_ln87" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 350 'sext' 'sext_ln87_4' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns) (grouped into DSP with root node add_ln87)   --->   "%sext_ln87_5 = sext i32 %mul_ln87_1" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 351 'sext' 'sext_ln87_5' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%shl_ln87_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %It32_load, i10 0" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 352 'bitconcatenate' 'shl_ln87_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln87_6 = sext i26 %shl_ln87_1" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 353 'sext' 'sext_ln87_6' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln87 = add i33 %sext_ln87_5, i33 %sext_ln87_6" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 354 'add' 'add_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.95> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 355 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln87_1 = add i33 %add_ln87, i33 %sext_ln87_4" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 355 'add' 'add_ln87_1' <Predicate = (!icmp_ln78)> <Delay = 2.95> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i33.i20, i33 %add_ln87_1, i20 0" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 356 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln87_7 = sext i33 %add_ln88_1" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 357 'sext' 'sext_ln87_7' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_10 : Operation 358 [57/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 358 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 463 [1/1] (1.02ns)   --->   "%ret_ln0 = ret"   --->   Operation 463 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 1.02>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 359 [56/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 359 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 360 [55/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 360 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.89>
ST_13 : Operation 361 [54/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 361 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 362 [53/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 362 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 363 [52/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 363 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 364 [51/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 364 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.89>
ST_17 : Operation 365 [50/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 365 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 366 [49/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 366 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.89>
ST_19 : Operation 367 [48/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 367 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.89>
ST_20 : Operation 368 [47/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 368 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.89>
ST_21 : Operation 369 [46/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 369 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.89>
ST_22 : Operation 370 [45/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 370 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.89>
ST_23 : Operation 371 [44/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 371 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.89>
ST_24 : Operation 372 [43/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 372 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.89>
ST_25 : Operation 373 [42/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 373 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.89>
ST_26 : Operation 374 [41/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 374 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.89>
ST_27 : Operation 375 [40/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 375 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.89>
ST_28 : Operation 376 [39/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 376 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.89>
ST_29 : Operation 377 [38/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 377 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.89>
ST_30 : Operation 378 [37/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 378 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.89>
ST_31 : Operation 379 [36/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 379 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.89>
ST_32 : Operation 380 [35/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 380 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.89>
ST_33 : Operation 381 [34/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 381 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.89>
ST_34 : Operation 382 [33/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 382 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.89>
ST_35 : Operation 383 [32/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 383 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.89>
ST_36 : Operation 384 [31/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 384 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.89>
ST_37 : Operation 385 [30/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 385 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.89>
ST_38 : Operation 386 [29/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 386 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.89>
ST_39 : Operation 387 [28/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 387 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.89>
ST_40 : Operation 388 [27/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 388 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.89>
ST_41 : Operation 389 [26/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 389 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.89>
ST_42 : Operation 390 [25/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 390 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.89>
ST_43 : Operation 391 [24/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 391 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.89>
ST_44 : Operation 392 [23/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 392 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.89>
ST_45 : Operation 393 [22/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 393 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.89>
ST_46 : Operation 394 [21/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 394 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.89>
ST_47 : Operation 395 [20/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 395 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.89>
ST_48 : Operation 396 [19/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 396 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.89>
ST_49 : Operation 397 [18/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 397 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.89>
ST_50 : Operation 398 [17/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 398 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.89>
ST_51 : Operation 399 [16/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 399 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.89>
ST_52 : Operation 400 [15/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 400 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.89>
ST_53 : Operation 401 [14/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 401 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.89>
ST_54 : Operation 402 [13/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 402 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.89>
ST_55 : Operation 403 [12/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 403 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.89>
ST_56 : Operation 404 [11/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 404 'sdiv' 'sdiv_ln87' <Predicate = (!icmp_ln78)> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.89>
ST_57 : Operation 405 [10/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 405 'sdiv' 'sdiv_ln87' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.89>
ST_58 : Operation 406 [9/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 406 'sdiv' 'sdiv_ln87' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.89>
ST_59 : Operation 407 [8/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 407 'sdiv' 'sdiv_ln87' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.89>
ST_60 : Operation 408 [7/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 408 'sdiv' 'sdiv_ln87' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.89>
ST_61 : Operation 409 [6/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 409 'sdiv' 'sdiv_ln87' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.89>
ST_62 : Operation 410 [5/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 410 'sdiv' 'sdiv_ln87' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.89>
ST_63 : Operation 411 [4/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 411 'sdiv' 'sdiv_ln87' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.89>
ST_64 : Operation 412 [3/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 412 'sdiv' 'sdiv_ln87' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.89>
ST_65 : Operation 413 [2/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 413 'sdiv' 'sdiv_ln87' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 27.9>
ST_66 : Operation 414 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/horn_schunck_hsl.cpp:82]   --->   Operation 414 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_75_cast, i4 %lshr_ln" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 415 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %tmp_31" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 416 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 417 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_218 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i64 0, i64 %zext_ln90" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 417 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_218' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 418 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_221 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i64 0, i64 %zext_ln90" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 418 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_221' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 419 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_224 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i64 0, i64 %zext_ln90" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 419 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_224' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 420 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_227 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i64 0, i64 %zext_ln90" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 420 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_227' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 421 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_230 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i64 0, i64 %zext_ln90" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 421 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_230' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 422 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_233 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30, i64 0, i64 %zext_ln90" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 422 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_233' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 423 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_236 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i64 0, i64 %zext_ln90" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 423 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_236' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 424 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_239 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i64 0, i64 %zext_ln90" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 424 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_239' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 425 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_242 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i64 0, i64 %zext_ln90" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 425 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_242' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 426 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_245 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i64 0, i64 %zext_ln90" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 426 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_245' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 427 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_248 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i64 0, i64 %zext_ln90" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 427 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_248' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 428 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_251 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18, i64 0, i64 %zext_ln90" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 428 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_251' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 429 [1/57] (2.89ns)   --->   "%sdiv_ln87 = sdiv i53 %shl_ln, i53 %sext_ln87_7" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 429 'sdiv' 'sdiv_ln87' <Predicate = true> <Delay = 2.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 56> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 430 [1/1] (0.00ns)   --->   "%P = partselect i16 @_ssdm_op_PartSelect.i16.i53.i32.i32, i53 %sdiv_ln87, i32 10, i32 25" [../HS_hls/src/horn_schunck_hsl.cpp:87]   --->   Operation 430 'partselect' 'P' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i16 %P" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 431 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln90_1 = sext i16 %Ix32_load" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 432 'sext' 'sext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 433 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %u_avg, i10 0" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 433 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 434 [1/1] (2.84ns) (grouped into DSP with root node sub_ln90)   --->   "%mul_ln90 = mul i26 %sext_ln90, i26 %sext_ln90_1" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 434 'mul' 'mul_ln90' <Predicate = true> <Delay = 2.84> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 435 [1/1] (2.95ns) (root node of the DSP)   --->   "%sub_ln90 = sub i26 %shl_ln7, i26 %mul_ln90" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 435 'sub' 'sub_ln90' <Predicate = true> <Delay = 2.95> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln90, i32 10, i32 25" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 436 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i16 %Iy32_load" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 437 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 438 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %v_avg, i10 0" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 438 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 439 [1/1] (2.84ns) (grouped into DSP with root node sub_ln91)   --->   "%mul_ln91 = mul i26 %sext_ln90, i26 %sext_ln91" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 439 'mul' 'mul_ln91' <Predicate = true> <Delay = 2.84> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 440 [1/1] (2.95ns) (root node of the DSP)   --->   "%sub_ln91 = sub i26 %shl_ln8, i26 %mul_ln91" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 440 'sub' 'sub_ln91' <Predicate = true> <Delay = 2.95> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln91, i32 10, i32 25" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 441 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 442 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln90 = store i16 %trunc_ln, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_224" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 442 'store' 'store_ln90' <Predicate = (trunc_ln78 == 1 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_66 : Operation 443 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln91 = store i16 %trunc_ln2, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_242" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 443 'store' 'store_ln91' <Predicate = (trunc_ln78 == 1 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_66 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln91 = br void %arrayidx137191052.exit78" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 444 'br' 'br_ln91' <Predicate = (trunc_ln78 == 1 & !trunc_ln80)> <Delay = 0.00>
ST_66 : Operation 445 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln90 = store i16 %trunc_ln, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_227" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 445 'store' 'store_ln90' <Predicate = (trunc_ln78 == 1 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_66 : Operation 446 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln91 = store i16 %trunc_ln2, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_245" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 446 'store' 'store_ln91' <Predicate = (trunc_ln78 == 1 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_66 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln91 = br void %arrayidx137191052.exit78" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 447 'br' 'br_ln91' <Predicate = (trunc_ln78 == 1 & trunc_ln80)> <Delay = 0.00>
ST_66 : Operation 448 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln90 = store i16 %trunc_ln, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_218" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 448 'store' 'store_ln90' <Predicate = (trunc_ln78 == 0 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_66 : Operation 449 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln91 = store i16 %trunc_ln2, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_236" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 449 'store' 'store_ln91' <Predicate = (trunc_ln78 == 0 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_66 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln91 = br void %arrayidx137191052.exit74" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 450 'br' 'br_ln91' <Predicate = (trunc_ln78 == 0 & !trunc_ln80)> <Delay = 0.00>
ST_66 : Operation 451 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln90 = store i16 %trunc_ln, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_221" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 451 'store' 'store_ln90' <Predicate = (trunc_ln78 == 0 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_66 : Operation 452 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln91 = store i16 %trunc_ln2, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_239" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 452 'store' 'store_ln91' <Predicate = (trunc_ln78 == 0 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_66 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln91 = br void %arrayidx137191052.exit74" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 453 'br' 'br_ln91' <Predicate = (trunc_ln78 == 0 & trunc_ln80)> <Delay = 0.00>
ST_66 : Operation 454 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln90 = store i16 %trunc_ln, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_230" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 454 'store' 'store_ln90' <Predicate = (trunc_ln78 != 0 & trunc_ln78 != 1 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_66 : Operation 455 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln91 = store i16 %trunc_ln2, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_248" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 455 'store' 'store_ln91' <Predicate = (trunc_ln78 != 0 & trunc_ln78 != 1 & !trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_66 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln91 = br void %arrayidx137191052.exit82" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 456 'br' 'br_ln91' <Predicate = (trunc_ln78 != 0 & trunc_ln78 != 1 & !trunc_ln80)> <Delay = 0.00>
ST_66 : Operation 457 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln90 = store i16 %trunc_ln, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_233" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 457 'store' 'store_ln90' <Predicate = (trunc_ln78 != 0 & trunc_ln78 != 1 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_66 : Operation 458 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln91 = store i16 %trunc_ln2, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_251" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 458 'store' 'store_ln91' <Predicate = (trunc_ln78 != 0 & trunc_ln78 != 1 & trunc_ln80)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_66 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln91 = br void %arrayidx137191052.exit82" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 459 'br' 'br_ln91' <Predicate = (trunc_ln78 != 0 & trunc_ln78 != 1 & trunc_ln80)> <Delay = 0.00>
ST_66 : Operation 460 [1/1] (0.00ns)   --->   "%store_ln90 = store i16 %trunc_ln, i16 %store_forwarded3" [../HS_hls/src/horn_schunck_hsl.cpp:90]   --->   Operation 460 'store' 'store_ln90' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 461 [1/1] (0.00ns)   --->   "%store_ln91 = store i16 %trunc_ln2, i16 %store_forwarded" [../HS_hls/src/horn_schunck_hsl.cpp:91]   --->   Operation 461 'store' 'store_ln91' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.body28" [../HS_hls/src/horn_schunck_hsl.cpp:80]   --->   Operation 462 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 8.626ns
The critical path consists of the following:
	'store' operation ('store_ln78', ../HS_hls/src/horn_schunck_hsl.cpp:78) of constant 1 5 bit on local variable 'y', ../HS_hls/src/horn_schunck_hsl.cpp:78 [22]  (1.029 ns)
	'load' operation 5 bit ('y_load', ../HS_hls/src/horn_schunck_hsl.cpp:84) on local variable 'y', ../HS_hls/src/horn_schunck_hsl.cpp:78 [34]  (0.000 ns)
	'add' operation 5 bit ('add_ln84_6', ../HS_hls/src/horn_schunck_hsl.cpp:84) [40]  (1.338 ns)
	'select' operation 5 bit ('select_ln78_2', ../HS_hls/src/horn_schunck_hsl.cpp:78) [42]  (0.795 ns)
	'mul' operation 11 bit ('mul_ln78', ../HS_hls/src/horn_schunck_hsl.cpp:78) [45]  (2.800 ns)
	'getelementptr' operation 8 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_309', ../HS_hls/src/horn_schunck_hsl.cpp:84) [52]  (0.000 ns)
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_300', ../HS_hls/src/horn_schunck_hsl.cpp:84) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23' [59]  (2.664 ns)

 <State 2>: 6.802ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln84', ../HS_hls/src/horn_schunck_hsl.cpp:84) [71]  (1.338 ns)
	'mul' operation 11 bit ('mul_ln84', ../HS_hls/src/horn_schunck_hsl.cpp:84) [73]  (2.800 ns)
	'getelementptr' operation 8 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_216', ../HS_hls/src/horn_schunck_hsl.cpp:84) [87]  (0.000 ns)
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_270', ../HS_hls/src/horn_schunck_hsl.cpp:84) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35' [158]  (2.664 ns)

 <State 3>: 5.464ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul5', ../HS_hls/src/horn_schunck_hsl.cpp:78) [75]  (2.800 ns)
	'getelementptr' operation 8 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_217', ../HS_hls/src/horn_schunck_hsl.cpp:84) [91]  (0.000 ns)
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_276', ../HS_hls/src/horn_schunck_hsl.cpp:84) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35' [169]  (2.664 ns)

 <State 4>: 2.664ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_276', ../HS_hls/src/horn_schunck_hsl.cpp:84) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35' [169]  (2.664 ns)

 <State 5>: 3.560ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[248] ('add_ln88', ../HS_hls/src/horn_schunck_hsl.cpp:88) [248]  (1.780 ns)
	'add' operation 33 bit of DSP[252] ('add_ln88_1', ../HS_hls/src/horn_schunck_hsl.cpp:88) [252]  (1.780 ns)

 <State 6>: 2.162ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln78', ../HS_hls/src/horn_schunck_hsl.cpp:78) [55]  (2.162 ns)

 <State 7>: 2.162ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln78', ../HS_hls/src/horn_schunck_hsl.cpp:78) [55]  (2.162 ns)

 <State 8>: 2.162ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln78', ../HS_hls/src/horn_schunck_hsl.cpp:78) [55]  (2.162 ns)

 <State 9>: 3.191ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln78', ../HS_hls/src/horn_schunck_hsl.cpp:78) [55]  (2.162 ns)
	'sparsemux' operation 16 bit ('tmp', ../HS_hls/src/horn_schunck_hsl.cpp:84) [62]  (1.029 ns)

 <State 10>: 19.256ns
The critical path consists of the following:
	'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded' [27]  (0.000 ns)
	'phi' operation 16 bit ('tmp2', ../HS_hls/src/horn_schunck_hsl.cpp:84) with incoming values : ('store_forwarded_load') ('tmp', ../HS_hls/src/horn_schunck_hsl.cpp:84) [69]  (0.000 ns)
	'add' operation 17 bit ('add_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) [200]  (1.488 ns)
	'add' operation 18 bit ('add_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) [224]  (0.000 ns)
	'add' operation 18 bit ('add_ln85_2', ../HS_hls/src/horn_schunck_hsl.cpp:85) [225]  (2.573 ns)
	'sub' operation 18 bit ('sub_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) [227]  (1.525 ns)
	'sub' operation 16 bit ('sub_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) [229]  (1.488 ns)
	'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:85) [231]  (0.549 ns)
	'mul' operation 32 bit of DSP[245] ('mul_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) [239]  (2.840 ns)
	'add' operation 33 bit of DSP[245] ('add_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [245]  (2.950 ns)
	'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) [246]  (2.950 ns)
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 11>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 12>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 13>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 14>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 15>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 16>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 17>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 18>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 19>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 20>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 21>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 22>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 23>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 24>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 25>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 26>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 27>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 28>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 29>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 30>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 31>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 32>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 33>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 34>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 35>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 36>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 37>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 38>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 39>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 40>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 41>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 42>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 43>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 44>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 45>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 46>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 47>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 48>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 49>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 50>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 51>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 52>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 53>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 54>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 55>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 56>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 57>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 58>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 59>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 60>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 61>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 62>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 63>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 64>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 65>: 2.892ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

 <State 66>: 27.938ns
The critical path consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)
	'mul' operation 26 bit of DSP[266] ('mul_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) [265]  (2.840 ns)
	'sub' operation 26 bit of DSP[266] ('sub_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) [266]  (2.950 ns)
	'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded' [27]  (0.000 ns)
	'phi' operation 16 bit ('tmp2', ../HS_hls/src/horn_schunck_hsl.cpp:84) with incoming values : ('store_forwarded_load') ('tmp', ../HS_hls/src/horn_schunck_hsl.cpp:84) [69]  (0.000 ns)
	'add' operation 17 bit ('add_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) [200]  (1.488 ns)
	'add' operation 18 bit ('add_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) [224]  (0.000 ns)
	'add' operation 18 bit ('add_ln85_2', ../HS_hls/src/horn_schunck_hsl.cpp:85) [225]  (2.573 ns)
	'sub' operation 18 bit ('sub_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) [227]  (1.525 ns)
	'sub' operation 16 bit ('sub_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) [229]  (1.488 ns)
	'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:85) [231]  (0.549 ns)
	'mul' operation 32 bit of DSP[245] ('mul_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) [239]  (2.840 ns)
	'add' operation 33 bit of DSP[245] ('add_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [245]  (2.950 ns)
	'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) [246]  (2.950 ns)
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
