[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mul|Mul>io_out",
    "sources":[
      "~Mul|Mul>io_ina",
      "~Mul|Mul>io_inb"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/media/nuno/HDD/work/projects/specs-chisel/./output/FunctionalUnits"
  }
]