bug1
Input instruction for fetch was loaded asynchronously.

bug2
Registers were one cycle ahead of control words. Due to regf loading them asynchronously.

bug 3
Memory gate delayed by one cycle.