
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/libquantum_964B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500058 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 0 min 23 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500058 (Simulation time: 0 hr 0 min 23 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 18173165 heartbeat IPC: 0.638036 cumulative IPC: 0.638036 (Simulation time: 0 hr 1 min 11 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 41993042 heartbeat IPC: 0.419818 cumulative IPC: 0.506419 (Simulation time: 0 hr 3 min 1 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 63918790 heartbeat IPC: 0.456085 cumulative IPC: 0.48845 (Simulation time: 0 hr 5 min 2 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 68942060 heartbeat IPC: 1.99074 cumulative IPC: 0.602029 (Simulation time: 0 hr 5 min 42 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 79074711 heartbeat IPC: 0.986909 cumulative IPC: 0.652958 (Simulation time: 0 hr 6 min 24 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 95328168 heartbeat IPC: 0.615254 cumulative IPC: 0.646356 (Simulation time: 0 hr 7 min 13 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 121837733 heartbeat IPC: 0.377222 cumulative IPC: 0.586571 (Simulation time: 0 hr 9 min 23 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 138690964 heartbeat IPC: 0.593358 cumulative IPC: 0.587411 (Simulation time: 0 hr 11 min 2 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 143647752 heartbeat IPC: 2.01744 cumulative IPC: 0.63763 (Simulation time: 0 hr 11 min 41 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 168156477 heartbeat IPC: 0.408018 cumulative IPC: 0.603659 (Simulation time: 0 hr 13 min 59 sec) 
Finished CPU 0 instructions: 100000002 cycles: 165656419 cumulative IPC: 0.603659 (Simulation time: 0 hr 13 min 59 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.603659 instructions: 100000002 cycles: 165656419
cpu0_DTLB TOTAL     ACCESS:    9070510  HIT:    9017512  MISS:      52998
cpu0_DTLB LOAD      ACCESS:    6195342  HIT:    6164152  MISS:      31190
cpu0_DTLB RFO       ACCESS:    2875168  HIT:    2853360  MISS:      21808
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 38.8126 cycles
cpu0_ITLB TOTAL     ACCESS:    1927204  HIT:    1927203  MISS:          1
cpu0_ITLB LOAD      ACCESS:    1927204  HIT:    1927203  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 217 cycles
cpu0_L1I TOTAL     ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I LOAD      ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 236 cycles
cpu0_STLB TOTAL     ACCESS:      52999  HIT:          0  MISS:      52999
cpu0_STLB LOAD      ACCESS:      31191  HIT:          0  MISS:      31191
cpu0_STLB RFO       ACCESS:      21808  HIT:          0  MISS:      21808
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 29.816 cycles
cpu0_L1D TOTAL     ACCESS:    9383601  HIT:    5993161  MISS:    3390440
cpu0_L1D LOAD      ACCESS:    3614871  HIT:     224492  MISS:    3390379
cpu0_L1D RFO       ACCESS:    5715731  HIT:    5715707  MISS:         24
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      52999  HIT:      52962  MISS:         37
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 419.034 cycles
cpu0_L2C TOTAL     ACCESS:    4919978  HIT:    1529534  MISS:    3390444
cpu0_L2C LOAD      ACCESS:    3390383  HIT:          0  MISS:    3390383
cpu0_L2C RFO       ACCESS:         24  HIT:          0  MISS:         24
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1529534  HIT:    1529534  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         37  HIT:          0  MISS:         37
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 408.032 cycles
LLC TOTAL     ACCESS:    4913667  HIT:     279883  MISS:    4633784
LLC LOAD      ACCESS:    3390383  HIT:     181950  MISS:    3208433
LLC RFO       ACCESS:         24  HIT:          4  MISS:         20
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1523223  HIT:      97907  MISS:    1425316
LLC TRANSLATION ACCESS:         37  HIT:         22  MISS:         15
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 282.894 cycles
Insertion Distribution: 
	LOAD 1719 0 97067 3386648 
	RFO 0 0 24 0 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 1438572 
	 0 0 21 7 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:    1771702  ROW_BUFFER_MISS:    1436687
 DBUS AVG_CONGESTED_CYCLE:    3.89857
 WQ ROW_BUFFER_HIT:     259090  ROW_BUFFER_MISS:    1178855  FULL:     299854


CPU 0 Branch Prediction Accuracy: 98.7463% MPKI: 2.70066 Average ROB Occupancy at Mispredict: 44.7784
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.70053
BRANCH_DIRECT_CALL: 6e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 6e-05

