
---------- Begin Simulation Statistics ----------
final_tick                                13982758500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 258383                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423540                       # Number of bytes of host memory used
host_op_rate                                   437605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.04                       # Real time elapsed on the host
host_tick_rate                              303723957                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11895337                       # Number of instructions simulated
sim_ops                                      20146347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013983                       # Number of seconds simulated
sim_ticks                                 13982758500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    1895337                       # Number of instructions committed
system.cpu0.committedOps                      3218416                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             14.754905                       # CPI: cycles per instruction
system.cpu0.discardedOps                       901109                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     345586                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2031                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1223316                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         4357                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       22921592                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.067774                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     621830                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          182                       # TLB misses on write requests
system.cpu0.numCycles                        27965517                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.07%      0.07% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                1787756     55.55%     55.61% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.02%     55.63% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.04%     55.67% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.01%     55.68% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     55.68% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     55.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     55.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     55.68% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     55.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     55.68% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     55.68% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.03%     55.71% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     55.71% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.03%     55.74% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     55.74% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.04%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.03%     55.80% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     55.80% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     55.80% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     55.82% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      6.20%     62.02% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      4.15%     66.17% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.05%     66.22% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1087296     33.78%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 3218416                       # Class of committed instruction
system.cpu0.tickCycles                        5043925                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.796552                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872141                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157455                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2414                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003217                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1714                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5038275                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.357583                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443288                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          197                       # TLB misses on write requests
system.cpu1.numCycles                        27965517                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22927242                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       159463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        319967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       404093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          326                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       808250                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            326                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              14222                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       145941                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13522                       # Transaction distribution
system.membus.trans_dist::ReadExReq            146282                       # Transaction distribution
system.membus.trans_dist::ReadExResp           146282                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       480471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       480471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 480471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19612480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19612480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19612480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              160504                       # Request fanout histogram
system.membus.reqLayer4.occupancy           975077000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          848581250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       612892                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          612892                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       612892                       # number of overall hits
system.cpu0.icache.overall_hits::total         612892                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8895                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8895                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8895                       # number of overall misses
system.cpu0.icache.overall_misses::total         8895                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    255665000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    255665000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    255665000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    255665000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       621787                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       621787                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       621787                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       621787                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014306                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014306                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014306                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014306                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28742.551996                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28742.551996                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28742.551996                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28742.551996                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8879                       # number of writebacks
system.cpu0.icache.writebacks::total             8879                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8895                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8895                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8895                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8895                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    246770000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    246770000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    246770000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    246770000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014306                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014306                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014306                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014306                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27742.551996                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27742.551996                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27742.551996                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27742.551996                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8879                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       612892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         612892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8895                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8895                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    255665000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    255665000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       621787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       621787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014306                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014306                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28742.551996                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28742.551996                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8895                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8895                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    246770000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    246770000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014306                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014306                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27742.551996                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27742.551996                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999020                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             621787                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8895                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            69.902979                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999020                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4983191                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4983191                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1260037                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1260037                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1260037                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1260037                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       301590                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        301590                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       301590                       # number of overall misses
system.cpu0.dcache.overall_misses::total       301590                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  23524826000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23524826000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  23524826000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23524826000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1561627                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1561627                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1561627                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1561627                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.193126                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.193126                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.193126                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.193126                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78002.672502                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78002.672502                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78002.672502                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78002.672502                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       145742                       # number of writebacks
system.cpu0.dcache.writebacks::total           145742                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       141564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       141564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       141564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       141564                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       160026                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       160026                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       160026                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       160026                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11919674000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11919674000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11919674000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11919674000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.102474                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.102474                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102474                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102474                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74485.858548                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74485.858548                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74485.858548                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74485.858548                       # average overall mshr miss latency
system.cpu0.dcache.replacements                160010                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       326650                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         326650                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    443862000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    443862000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       343053                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       343053                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.047815                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.047815                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27059.806133                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27059.806133                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    413952500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    413952500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.046932                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.046932                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25711.335404                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25711.335404                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       933387                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        933387                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       285187                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       285187                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23080964000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23080964000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1218574                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1218574                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.234033                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.234033                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80932.735363                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80932.735363                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       141261                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       141261                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       143926                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       143926                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11505721500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11505721500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.118110                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.118110                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79941.925017                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79941.925017                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999078                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1420063                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           160026                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.873952                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999078                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         12653042                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        12653042                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429383                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429383                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429383                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429383                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13858                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13858                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13858                       # number of overall misses
system.cpu1.icache.overall_misses::total        13858                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    311597000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    311597000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    311597000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    311597000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443241                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443241                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443241                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443241                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005672                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005672                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005672                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005672                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22484.990619                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22484.990619                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22484.990619                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22484.990619                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13842                       # number of writebacks
system.cpu1.icache.writebacks::total            13842                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13858                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13858                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13858                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13858                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    297739000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    297739000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    297739000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    297739000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005672                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005672                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005672                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005672                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21484.990619                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21484.990619                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21484.990619                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21484.990619                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13842                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429383                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429383                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13858                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13858                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    311597000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    311597000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443241                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443241                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005672                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005672                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22484.990619                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22484.990619                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13858                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13858                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    297739000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    297739000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21484.990619                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21484.990619                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998975                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443241                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13858                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.305455                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998975                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559786                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559786                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861276                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861276                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861658                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861658                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226668                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226668                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233677                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233677                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4080818987                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4080818987                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4080818987                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4080818987                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087944                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087944                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095335                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095335                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037232                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037232                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038337                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038337                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18003.507275                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18003.507275                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17463.502985                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17463.502985                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3887                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               89                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    43.674157                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        61464                       # number of writebacks
system.cpu1.dcache.writebacks::total            61464                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         9033                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9033                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         9033                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9033                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217635                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217635                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221378                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221378                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3613191500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3613191500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3930675500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3930675500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16602.069980                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16602.069980                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17755.492867                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17755.492867                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221362                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983041                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983041                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163214                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163214                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2421068000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2421068000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146255                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146255                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039364                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039364                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14833.702991                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14833.702991                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          582                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          582                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162632                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162632                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2230411000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2230411000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13714.465788                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13714.465788                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878235                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878235                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63454                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63454                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1659750987                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1659750987                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032680                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032680                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26156.759022                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26156.759022                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8451                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8451                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55003                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55003                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1382780500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1382780500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25140.092359                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25140.092359                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          382                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          382                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         7009                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7009                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.948316                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.948316                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    317484000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    317484000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 84820.732033                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 84820.732033                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998888                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083036                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221378                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.478051                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998888                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984058                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984058                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6997                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18075                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206533                       # number of demand (read+write) hits
system.l2.demand_hits::total                   243653                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6997                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18075                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12048                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206533                       # number of overall hits
system.l2.overall_hits::total                  243653                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1898                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            141951                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1810                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             14845                       # number of demand (read+write) misses
system.l2.demand_misses::total                 160504                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1898                       # number of overall misses
system.l2.overall_misses::.cpu0.data           141951                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1810                       # number of overall misses
system.l2.overall_misses::.cpu1.data            14845                       # number of overall misses
system.l2.overall_misses::total                160504                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    155464000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  11419969000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    145641500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1280080500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13001155000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    155464000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  11419969000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    145641500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1280080500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13001155000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          160026                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13858                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221378                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404157                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         160026                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13858                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221378                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404157                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.213378                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.887050                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.130610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.067057                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.397133                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.213378                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.887050                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.130610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.067057                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.397133                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81909.378293                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80450.077844                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80464.917127                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86229.740653                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81002.062254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81909.378293                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80450.077844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80464.917127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86229.740653                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81002.062254                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              145941                       # number of writebacks
system.l2.writebacks::total                    145941                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       141951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        14845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            160504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       141951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        14845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           160504                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    136484000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  10000459000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    127541500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1131630500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11396115000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    136484000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  10000459000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    127541500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1131630500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11396115000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.213378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.887050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.130610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.067057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.397133                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.213378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.887050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.130610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.067057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.397133                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71909.378293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70450.077844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70464.917127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76229.740653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71002.062254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71909.378293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70450.077844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70464.917127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76229.740653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71002.062254                       # average overall mshr miss latency
system.l2.replacements                         159691                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       207206                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           207206                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       207206                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       207206                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22721                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22721                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22721                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22721                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           98                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            98                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5082                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52647                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         138844                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              146282                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11167537500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    654066000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11821603500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       143926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            198929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.964690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.135229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.735348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80432.265708                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87935.735413                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80813.794589                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       138844                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         146282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9779097500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    579686000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10358783500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.964690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.135229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.735348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70432.265708                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77935.735413                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70813.794589                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6997                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1898                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1810                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    155464000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    145641500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    301105500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.213378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.130610                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.162968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81909.378293                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80464.917127                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81204.288026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1898                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    136484000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    127541500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    264025500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.213378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.130610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.162968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71909.378293                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70464.917127                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71204.288026                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        12993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            171961                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10514                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    252431500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    626014500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    878446000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.192981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.044520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.057619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81246.057290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84516.605913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83550.123645                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10514                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    221361500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    551944500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    773306000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.192981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.044520                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71246.057290                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74516.605913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73550.123645                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.020070                       # Cycle average of tags in use
system.l2.tags.total_refs                      808151                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    160715                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.028473                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.967157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.581025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      250.977683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       90.627186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      669.867020                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.245095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.088503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.654167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998066                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6626707                       # Number of tag accesses
system.l2.tags.data_accesses                  6626707                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        121472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       9084864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        115840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        950080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10272256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       121472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       115840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        237312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9340224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9340224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         141951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          14845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       145941                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             145941                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8687270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        649719009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8284488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67946536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             734637304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8687270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8284488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16971758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      667981500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            667981500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      667981500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8687270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       649719009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8284488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67946536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1402618804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    141833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     14830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000251843750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9100                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9100                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              458705                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137068                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     145941                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145941                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    133                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9275                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1769534000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  801855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4776490250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11034.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29784.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143275                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  133846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145941                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  150452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    672.219494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   462.010617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   406.142743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4074     13.97%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3794     13.01%     26.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1578      5.41%     32.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1139      3.91%     36.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1308      4.49%     40.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          752      2.58%     43.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          748      2.57%     45.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          866      2.97%     48.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14899     51.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29158                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.622967                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.793318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.071983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           8928     98.11%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            99      1.09%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            38      0.42%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      0.14%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.034286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.031901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.291526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8961     98.47%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      0.18%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               83      0.91%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      0.35%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9100                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10263744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9338368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10272256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9340224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       734.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       667.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    734.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    667.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13982743000                       # Total gap between requests
system.mem_ctrls.avgGap                      45628.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       121472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      9077312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       115840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       949120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9338368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8687270.111973971128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 649178915.590940117836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8284488.357572649606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67877879.747404634953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 667848765.320519566536                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1898                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       141951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        14845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145941                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     58669000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   4144051500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     53336250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    520433500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 345888198000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30910.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29193.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29467.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35057.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2370055.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            106128960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             56397495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           573813240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          380626740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5071426230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1098704640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8390376105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        600.051564                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2791648750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10724409750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            102087720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             54257115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           571235700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          381033900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4971870030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1182541440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8366304705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        598.330058                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3011305750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10504752750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       353147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22721                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          187916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           198929                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          198929                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22753                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182475                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       480062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1212407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1137536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     19569152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1772800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18101888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40581376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          159691                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9340224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           563848                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000580                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024075                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 563521     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    327      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             563848                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          634052000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332112908                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20803467                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         240601872                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13356472                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13982758500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
