// Seed: 977355223
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wor id_1;
  assign id_1 = ("") !== 1 ? "" == -1 : 1'b0;
endmodule
module module_1 #(
    parameter id_6 = 32'd19
) (
    input  supply1 id_0,
    output logic   id_1
);
  wire id_3;
  always_comb @(posedge id_3) begin : LABEL_0
    id_1 = 1;
    if (1) id_1 <= -1;
    else id_1 <= -1 - -1'b0;
  end
  logic id_4;
  ;
  wire id_5;
  wire _id_6;
  logic [7:0] id_7;
  always @(~id_0 == id_7 + id_7[-1 :-1] or id_7)
    #1 begin : LABEL_1
      if (1) begin : LABEL_2
        id_1 <= id_4;
      end else begin : LABEL_3
        $unsigned(26);
        ;
      end
    end
  wire id_8;
  wire [1  ==  1 : (  id_6  ==  -1  )] id_9;
  wire id_10;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_4,
      id_9
  );
  assign modCall_1.id_1 = 0;
  assign id_4 = id_10;
  logic ["" : -1] id_11;
  wire id_12 = id_8;
endmodule
