#ifndef XSIMD_CONFIG_HPP
#define XSIMD_CONFIG_HPP

#ifdef __SSE__
#define XSIMD_WITH_SSE 1
#else
#define XSIMD_WITH_SSE 0
#endif

#ifdef __SSE2__
#define XSIMD_WITH_SSE2 1
#else
#define XSIMD_WITH_SSE2 0
#endif

#ifdef __SSE3__
#define XSIMD_WITH_SSE3 1
#else
#define XSIMD_WITH_SSE3 0
#endif

#ifdef __SSE4_1__
#define XSIMD_WITH_SSE4_1 1
#else
#define XSIMD_WITH_SSE4_1 0
#endif

#ifdef __SSE4_2__
#define XSIMD_WITH_SSE4_2 1
#else
#define XSIMD_WITH_SSE4_2 0
#endif

#ifdef __AVX__
// Until we support it!
//#define XSIMD_WITH_AVX 1
#define XSIMD_WITH_AVX 0
#else
#define XSIMD_WITH_AVX 0
#endif

#ifdef __AVX2__
// Until we support it!
//#define XSIMD_WITH_AVX2 1
#define XSIMD_WITH_AVX2 0
#else
#define XSIMD_WITH_AVX2 0
#endif

// AVX512 instructions are supported starting with gcc 6
// see https://www.gnu.org/software/gcc/gcc-6/changes.html
#if !defined(XSIMD_X86_INSTR_SET) && (defined(__AVX512__) || defined(__KNCNI__) || defined(__AVX512F__)\
    && (defined(__clang__) || (!defined(__GNUC__) || __GNUC__ >= 6)))
// Until we support it!
//#define XSIMD_WITH_AVX512F 1
#define XSIMD_WITH_AVX512F 0
#else
#define XSIMD_WITH_AVX512F 0
#endif

#endif
