// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s (
        ap_ready,
        data_1_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_10_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_21_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_29_V_read,
        data_30_V_read,
        data_31_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20
);


output   ap_ready;
input  [15:0] data_1_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
input  [15:0] data_16_V_read;
input  [15:0] data_17_V_read;
input  [15:0] data_18_V_read;
input  [15:0] data_19_V_read;
input  [15:0] data_21_V_read;
input  [15:0] data_23_V_read;
input  [15:0] data_24_V_read;
input  [15:0] data_25_V_read;
input  [15:0] data_26_V_read;
input  [15:0] data_29_V_read;
input  [15:0] data_30_V_read;
input  [15:0] data_31_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;

wire   [0:0] icmp_ln1494_1_fu_186_p2;
wire   [14:0] trunc_ln45_fu_192_p1;
wire   [14:0] select_ln45_fu_196_p3;
wire   [0:0] icmp_ln1494_5_fu_208_p2;
wire   [14:0] trunc_ln45_86_fu_214_p1;
wire   [14:0] select_ln45_86_fu_218_p3;
wire   [0:0] icmp_ln1494_6_fu_230_p2;
wire   [14:0] trunc_ln45_87_fu_236_p1;
wire   [14:0] select_ln45_87_fu_240_p3;
wire   [0:0] icmp_ln1494_7_fu_252_p2;
wire   [14:0] trunc_ln45_88_fu_258_p1;
wire   [14:0] select_ln45_88_fu_262_p3;
wire   [0:0] icmp_ln1494_10_fu_274_p2;
wire   [14:0] trunc_ln45_89_fu_280_p1;
wire   [14:0] select_ln45_89_fu_284_p3;
wire   [0:0] icmp_ln1494_12_fu_296_p2;
wire   [14:0] trunc_ln45_90_fu_302_p1;
wire   [14:0] select_ln45_90_fu_306_p3;
wire   [0:0] icmp_ln1494_13_fu_318_p2;
wire   [14:0] trunc_ln45_91_fu_324_p1;
wire   [14:0] select_ln45_91_fu_328_p3;
wire   [0:0] icmp_ln1494_14_fu_340_p2;
wire   [14:0] trunc_ln45_92_fu_346_p1;
wire   [14:0] select_ln45_92_fu_350_p3;
wire   [0:0] icmp_ln1494_15_fu_362_p2;
wire   [14:0] trunc_ln45_93_fu_368_p1;
wire   [14:0] select_ln45_93_fu_372_p3;
wire   [0:0] icmp_ln1494_16_fu_384_p2;
wire   [14:0] trunc_ln45_94_fu_390_p1;
wire   [14:0] select_ln45_94_fu_394_p3;
wire   [0:0] icmp_ln1494_17_fu_406_p2;
wire   [14:0] trunc_ln45_95_fu_412_p1;
wire   [14:0] select_ln45_95_fu_416_p3;
wire   [0:0] icmp_ln1494_18_fu_428_p2;
wire   [14:0] trunc_ln45_96_fu_434_p1;
wire   [14:0] select_ln45_96_fu_438_p3;
wire   [0:0] icmp_ln1494_19_fu_450_p2;
wire   [14:0] trunc_ln45_97_fu_456_p1;
wire   [14:0] select_ln45_97_fu_460_p3;
wire   [0:0] icmp_ln1494_21_fu_472_p2;
wire   [14:0] trunc_ln45_98_fu_478_p1;
wire   [14:0] select_ln45_98_fu_482_p3;
wire   [0:0] icmp_ln1494_23_fu_494_p2;
wire   [14:0] trunc_ln45_99_fu_500_p1;
wire   [14:0] select_ln45_99_fu_504_p3;
wire   [0:0] icmp_ln1494_24_fu_516_p2;
wire   [14:0] trunc_ln45_100_fu_522_p1;
wire   [14:0] select_ln45_100_fu_526_p3;
wire   [0:0] icmp_ln1494_25_fu_538_p2;
wire   [14:0] trunc_ln45_101_fu_544_p1;
wire   [14:0] select_ln45_101_fu_548_p3;
wire   [0:0] icmp_ln1494_26_fu_560_p2;
wire   [14:0] trunc_ln45_102_fu_566_p1;
wire   [14:0] select_ln45_102_fu_570_p3;
wire   [0:0] icmp_ln1494_29_fu_582_p2;
wire   [14:0] trunc_ln45_103_fu_588_p1;
wire   [14:0] select_ln45_103_fu_592_p3;
wire   [0:0] icmp_ln1494_30_fu_604_p2;
wire   [14:0] trunc_ln45_104_fu_610_p1;
wire   [14:0] select_ln45_104_fu_614_p3;
wire   [0:0] icmp_ln1494_31_fu_626_p2;
wire   [14:0] trunc_ln45_105_fu_632_p1;
wire   [14:0] select_ln45_105_fu_636_p3;
wire   [15:0] zext_ln45_fu_204_p1;
wire   [15:0] zext_ln45_86_fu_226_p1;
wire   [15:0] zext_ln45_87_fu_248_p1;
wire   [15:0] zext_ln45_88_fu_270_p1;
wire   [15:0] zext_ln45_89_fu_292_p1;
wire   [15:0] zext_ln45_90_fu_314_p1;
wire   [15:0] zext_ln45_91_fu_336_p1;
wire   [15:0] zext_ln45_92_fu_358_p1;
wire   [15:0] zext_ln45_93_fu_380_p1;
wire   [15:0] zext_ln45_94_fu_402_p1;
wire   [15:0] zext_ln45_95_fu_424_p1;
wire   [15:0] zext_ln45_96_fu_446_p1;
wire   [15:0] zext_ln45_97_fu_468_p1;
wire   [15:0] zext_ln45_98_fu_490_p1;
wire   [15:0] zext_ln45_99_fu_512_p1;
wire   [15:0] zext_ln45_100_fu_534_p1;
wire   [15:0] zext_ln45_101_fu_556_p1;
wire   [15:0] zext_ln45_102_fu_578_p1;
wire   [15:0] zext_ln45_103_fu_600_p1;
wire   [15:0] zext_ln45_104_fu_622_p1;
wire   [15:0] zext_ln45_105_fu_644_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = zext_ln45_fu_204_p1;

assign ap_return_1 = zext_ln45_86_fu_226_p1;

assign ap_return_10 = zext_ln45_95_fu_424_p1;

assign ap_return_11 = zext_ln45_96_fu_446_p1;

assign ap_return_12 = zext_ln45_97_fu_468_p1;

assign ap_return_13 = zext_ln45_98_fu_490_p1;

assign ap_return_14 = zext_ln45_99_fu_512_p1;

assign ap_return_15 = zext_ln45_100_fu_534_p1;

assign ap_return_16 = zext_ln45_101_fu_556_p1;

assign ap_return_17 = zext_ln45_102_fu_578_p1;

assign ap_return_18 = zext_ln45_103_fu_600_p1;

assign ap_return_19 = zext_ln45_104_fu_622_p1;

assign ap_return_2 = zext_ln45_87_fu_248_p1;

assign ap_return_20 = zext_ln45_105_fu_644_p1;

assign ap_return_3 = zext_ln45_88_fu_270_p1;

assign ap_return_4 = zext_ln45_89_fu_292_p1;

assign ap_return_5 = zext_ln45_90_fu_314_p1;

assign ap_return_6 = zext_ln45_91_fu_336_p1;

assign ap_return_7 = zext_ln45_92_fu_358_p1;

assign ap_return_8 = zext_ln45_93_fu_380_p1;

assign ap_return_9 = zext_ln45_94_fu_402_p1;

assign icmp_ln1494_10_fu_274_p2 = (($signed(data_10_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_296_p2 = (($signed(data_12_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_318_p2 = (($signed(data_13_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_340_p2 = (($signed(data_14_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_362_p2 = (($signed(data_15_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_16_fu_384_p2 = (($signed(data_16_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_406_p2 = (($signed(data_17_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_18_fu_428_p2 = (($signed(data_18_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_19_fu_450_p2 = (($signed(data_19_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_186_p2 = (($signed(data_1_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_21_fu_472_p2 = (($signed(data_21_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_23_fu_494_p2 = (($signed(data_23_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_24_fu_516_p2 = (($signed(data_24_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_25_fu_538_p2 = (($signed(data_25_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_26_fu_560_p2 = (($signed(data_26_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_29_fu_582_p2 = (($signed(data_29_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_30_fu_604_p2 = (($signed(data_30_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_31_fu_626_p2 = (($signed(data_31_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_208_p2 = (($signed(data_5_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_230_p2 = (($signed(data_6_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_252_p2 = (($signed(data_7_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign select_ln45_100_fu_526_p3 = ((icmp_ln1494_24_fu_516_p2[0:0] === 1'b1) ? trunc_ln45_100_fu_522_p1 : 15'd0);

assign select_ln45_101_fu_548_p3 = ((icmp_ln1494_25_fu_538_p2[0:0] === 1'b1) ? trunc_ln45_101_fu_544_p1 : 15'd0);

assign select_ln45_102_fu_570_p3 = ((icmp_ln1494_26_fu_560_p2[0:0] === 1'b1) ? trunc_ln45_102_fu_566_p1 : 15'd0);

assign select_ln45_103_fu_592_p3 = ((icmp_ln1494_29_fu_582_p2[0:0] === 1'b1) ? trunc_ln45_103_fu_588_p1 : 15'd0);

assign select_ln45_104_fu_614_p3 = ((icmp_ln1494_30_fu_604_p2[0:0] === 1'b1) ? trunc_ln45_104_fu_610_p1 : 15'd0);

assign select_ln45_105_fu_636_p3 = ((icmp_ln1494_31_fu_626_p2[0:0] === 1'b1) ? trunc_ln45_105_fu_632_p1 : 15'd0);

assign select_ln45_86_fu_218_p3 = ((icmp_ln1494_5_fu_208_p2[0:0] === 1'b1) ? trunc_ln45_86_fu_214_p1 : 15'd0);

assign select_ln45_87_fu_240_p3 = ((icmp_ln1494_6_fu_230_p2[0:0] === 1'b1) ? trunc_ln45_87_fu_236_p1 : 15'd0);

assign select_ln45_88_fu_262_p3 = ((icmp_ln1494_7_fu_252_p2[0:0] === 1'b1) ? trunc_ln45_88_fu_258_p1 : 15'd0);

assign select_ln45_89_fu_284_p3 = ((icmp_ln1494_10_fu_274_p2[0:0] === 1'b1) ? trunc_ln45_89_fu_280_p1 : 15'd0);

assign select_ln45_90_fu_306_p3 = ((icmp_ln1494_12_fu_296_p2[0:0] === 1'b1) ? trunc_ln45_90_fu_302_p1 : 15'd0);

assign select_ln45_91_fu_328_p3 = ((icmp_ln1494_13_fu_318_p2[0:0] === 1'b1) ? trunc_ln45_91_fu_324_p1 : 15'd0);

assign select_ln45_92_fu_350_p3 = ((icmp_ln1494_14_fu_340_p2[0:0] === 1'b1) ? trunc_ln45_92_fu_346_p1 : 15'd0);

assign select_ln45_93_fu_372_p3 = ((icmp_ln1494_15_fu_362_p2[0:0] === 1'b1) ? trunc_ln45_93_fu_368_p1 : 15'd0);

assign select_ln45_94_fu_394_p3 = ((icmp_ln1494_16_fu_384_p2[0:0] === 1'b1) ? trunc_ln45_94_fu_390_p1 : 15'd0);

assign select_ln45_95_fu_416_p3 = ((icmp_ln1494_17_fu_406_p2[0:0] === 1'b1) ? trunc_ln45_95_fu_412_p1 : 15'd0);

assign select_ln45_96_fu_438_p3 = ((icmp_ln1494_18_fu_428_p2[0:0] === 1'b1) ? trunc_ln45_96_fu_434_p1 : 15'd0);

assign select_ln45_97_fu_460_p3 = ((icmp_ln1494_19_fu_450_p2[0:0] === 1'b1) ? trunc_ln45_97_fu_456_p1 : 15'd0);

assign select_ln45_98_fu_482_p3 = ((icmp_ln1494_21_fu_472_p2[0:0] === 1'b1) ? trunc_ln45_98_fu_478_p1 : 15'd0);

assign select_ln45_99_fu_504_p3 = ((icmp_ln1494_23_fu_494_p2[0:0] === 1'b1) ? trunc_ln45_99_fu_500_p1 : 15'd0);

assign select_ln45_fu_196_p3 = ((icmp_ln1494_1_fu_186_p2[0:0] === 1'b1) ? trunc_ln45_fu_192_p1 : 15'd0);

assign trunc_ln45_100_fu_522_p1 = data_24_V_read[14:0];

assign trunc_ln45_101_fu_544_p1 = data_25_V_read[14:0];

assign trunc_ln45_102_fu_566_p1 = data_26_V_read[14:0];

assign trunc_ln45_103_fu_588_p1 = data_29_V_read[14:0];

assign trunc_ln45_104_fu_610_p1 = data_30_V_read[14:0];

assign trunc_ln45_105_fu_632_p1 = data_31_V_read[14:0];

assign trunc_ln45_86_fu_214_p1 = data_5_V_read[14:0];

assign trunc_ln45_87_fu_236_p1 = data_6_V_read[14:0];

assign trunc_ln45_88_fu_258_p1 = data_7_V_read[14:0];

assign trunc_ln45_89_fu_280_p1 = data_10_V_read[14:0];

assign trunc_ln45_90_fu_302_p1 = data_12_V_read[14:0];

assign trunc_ln45_91_fu_324_p1 = data_13_V_read[14:0];

assign trunc_ln45_92_fu_346_p1 = data_14_V_read[14:0];

assign trunc_ln45_93_fu_368_p1 = data_15_V_read[14:0];

assign trunc_ln45_94_fu_390_p1 = data_16_V_read[14:0];

assign trunc_ln45_95_fu_412_p1 = data_17_V_read[14:0];

assign trunc_ln45_96_fu_434_p1 = data_18_V_read[14:0];

assign trunc_ln45_97_fu_456_p1 = data_19_V_read[14:0];

assign trunc_ln45_98_fu_478_p1 = data_21_V_read[14:0];

assign trunc_ln45_99_fu_500_p1 = data_23_V_read[14:0];

assign trunc_ln45_fu_192_p1 = data_1_V_read[14:0];

assign zext_ln45_100_fu_534_p1 = select_ln45_100_fu_526_p3;

assign zext_ln45_101_fu_556_p1 = select_ln45_101_fu_548_p3;

assign zext_ln45_102_fu_578_p1 = select_ln45_102_fu_570_p3;

assign zext_ln45_103_fu_600_p1 = select_ln45_103_fu_592_p3;

assign zext_ln45_104_fu_622_p1 = select_ln45_104_fu_614_p3;

assign zext_ln45_105_fu_644_p1 = select_ln45_105_fu_636_p3;

assign zext_ln45_86_fu_226_p1 = select_ln45_86_fu_218_p3;

assign zext_ln45_87_fu_248_p1 = select_ln45_87_fu_240_p3;

assign zext_ln45_88_fu_270_p1 = select_ln45_88_fu_262_p3;

assign zext_ln45_89_fu_292_p1 = select_ln45_89_fu_284_p3;

assign zext_ln45_90_fu_314_p1 = select_ln45_90_fu_306_p3;

assign zext_ln45_91_fu_336_p1 = select_ln45_91_fu_328_p3;

assign zext_ln45_92_fu_358_p1 = select_ln45_92_fu_350_p3;

assign zext_ln45_93_fu_380_p1 = select_ln45_93_fu_372_p3;

assign zext_ln45_94_fu_402_p1 = select_ln45_94_fu_394_p3;

assign zext_ln45_95_fu_424_p1 = select_ln45_95_fu_416_p3;

assign zext_ln45_96_fu_446_p1 = select_ln45_96_fu_438_p3;

assign zext_ln45_97_fu_468_p1 = select_ln45_97_fu_460_p3;

assign zext_ln45_98_fu_490_p1 = select_ln45_98_fu_482_p3;

assign zext_ln45_99_fu_512_p1 = select_ln45_99_fu_504_p3;

assign zext_ln45_fu_204_p1 = select_ln45_fu_196_p3;

endmodule //relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s
