From patchwork Tue Feb  1 20:37:30 2022
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
X-Patchwork-Submitter: Bryan Brattlof <bb@ti.com>
X-Patchwork-Id: 7529
From: Bryan Brattlof <bb@ti.com>
Subject: [k3conf PATCH 4/8] soc: j721s2: add clock identifier information
Date: Tue, 1 Feb 2022 14:37:30 -0600
Message-ID: <20220201203734.26355-5-bb@ti.com>
In-Reply-To: <20220201203734.26355-1-bb@ti.com>
References: <20220201203734.26355-1-bb@ti.com>
Return-Path: nm@ti.com
List-Post: <mailto:linux-patch-review@list.ti.com>
MIME-Version: 1.0
To: TI Linux Patch Review <linux-patch-review@list.ti.com>
Cc: Dave Gerlach <d-gerlach@ti.com>, Nishanth Menon <nm@ti.com>, Bryan
 Brattlof <bb@ti.com>
List-ID: <linux-patch-review@list.ti.com>
List-Post: <mailto:linux-patch-review@list.ti.com>

This provides information on clock IDs that identify clocks incoming
and outgoing from devices identified via device IDs in j721s2 SoC.

Signed-off-by: Bryan Brattlof <bb@ti.com>
---
 Makefile                        |    3 +-
 common/socinfo.c                |    3 +
 soc/j721s2/j721s2_clocks_info.c | 2035 +++++++++++++++++++++++++++++++
 soc/j721s2/j721s2_clocks_info.h |   42 +
 4 files changed, 2082 insertions(+), 1 deletion(-)
 create mode 100644 soc/j721s2/j721s2_clocks_info.c
 create mode 100644 soc/j721s2/j721s2_clocks_info.h

diff --git a/Makefile b/Makefile
index c4ead5543c46d..f352bbcefe8ad 100644
--- a/Makefile
+++ b/Makefile
@@ -112,7 +112,8 @@ AM64XSOURCES =\
 
 J721S2SOURCES =\
 	       soc/j721s2/j721s2_devices_info.c \
-	       soc/j721s2/j721s2_host_info.c
+	       soc/j721s2/j721s2_host_info.c \
+	       soc/j721s2/j721s2_clocks_info.c
 
 COMMONOBJECTS=	$(COMMONSOURCES:.c=.o)
 AM65XOBJECTS=	$(AM65XSOURCES:.c=.o)
diff --git a/common/socinfo.c b/common/socinfo.c
index c665e95667873..0acf0ad6f0ce1 100644
--- a/common/socinfo.c
+++ b/common/socinfo.c
@@ -69,6 +69,7 @@
 #include <soc/am64x/am64x_rm_info.h>
 #include <soc/j721s2/j721s2_devices_info.h>
 #include <soc/j721s2/j721s2_host_info.h>
+#include <soc/j721s2/j721s2_clocks_info.h>
 
 /* Assuming these addresses and definitions stay common across K3 devices */
 #define CTRLMMR_WKUP_JTAG_DEVICE_ID	0x43000018
@@ -150,6 +151,8 @@ static void j721s2_init(void)
 {
 	struct ti_sci_info *sci_info = &soc_info.sci_info;
 
+	sci_info->clocks_info = j721s2_clocks_info;
+	sci_info->num_clocks = J721S2_MAX_CLOCKS;
 	sci_info->host_info = j721s2_host_info;
 	sci_info->num_hosts = J721S2_MAX_HOST_IDS;
 	sci_info->devices_info = j721s2_devices_info;
diff --git a/soc/j721s2/j721s2_clocks_info.c b/soc/j721s2/j721s2_clocks_info.c
new file mode 100644
index 0000000000000..e453ddcd53762
--- /dev/null
+++ b/soc/j721s2/j721s2_clocks_info.c
@@ -0,0 +1,2035 @@
+/*
+ * J721S2 Clocks Info
+ *
+ * Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/
+ *
+ *  Redistribution and use in source and binary forms, with or without
+ *  modification, are permitted provided that the following conditions
+ *  are met:
+ *
+ *    Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ *
+ *    Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the
+ *    distribution.
+ *
+ *    Neither the name of Texas Instruments Incorporated nor the names of
+ *    its contributors may be used to endorse or promote products derived
+ *    from this software without specific prior written permission.
+ *
+ *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+ *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+ *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+ *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+ *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+ *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+ *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+ *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+ *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+ *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include <tisci.h>
+#include <socinfo.h>
+
+struct ti_sci_clocks_info j721s2_clocks_info[] = {
+	[0]	= {4,	0,	"DEV_A72SS0_ARM_CLK_CLK", "Input clock"},
+	[1]	= {4,	1,	"DEV_A72SS0_MSMC_CLK", "Input clock"},
+	[2]	= {4,	2,	"DEV_A72SS0_PLL_CTRL_CLK", "Input clock"},
+	[3]	= {202,	0,	"DEV_A72SS0_CORE0_ARM_CLK_CLK", "Input clock"},
+	[4]	= {203,	0,	"DEV_A72SS0_CORE1_ARM_CLK_CLK", "Input clock"},
+	[5]	= {2,	0,	"DEV_ATL0_ATL_IO_PORT_ATCLK_OUT", "Output clock"},
+	[6]	= {2,	1,	"DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_1", "Output clock"},
+	[7]	= {2,	2,	"DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_2", "Output clock"},
+	[8]	= {2,	3,	"DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_3", "Output clock"},
+	[9]	= {2,	4,	"DEV_ATL0_ATL_CLK", "Input muxed clock"},
+	[10]	= {2,	5,	"DEV_ATL0_ATL_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT1_CLK", "Parent input clock option to DEV_ATL0_ATL_CLK"},
+	[11]	= {2,	6,	"DEV_ATL0_ATL_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK", "Parent input clock option to DEV_ATL0_ATL_CLK"},
+	[12]	= {2,	9,	"DEV_ATL0_ATL_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT7_CLK", "Parent input clock option to DEV_ATL0_ATL_CLK"},
+	[13]	= {2,	10,	"DEV_ATL0_ATL_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_ATL0_ATL_CLK"},
+	[14]	= {2,	11,	"DEV_ATL0_ATL_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_ATL0_ATL_CLK"},
+	[15]	= {2,	13,	"DEV_ATL0_VBUS_CLK", "Input clock"},
+	[16]	= {2,	14,	"DEV_ATL0_ATL_IO_PORT_AWS", "Input muxed clock"},
+	[17]	= {2,	15,	"DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS"},
+	[18]	= {2,	16,	"DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS"},
+	[19]	= {2,	17,	"DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS"},
+	[20]	= {2,	18,	"DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS"},
+	[21]	= {2,	19,	"DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS"},
+	[22]	= {2,	27,	"DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS"},
+	[23]	= {2,	28,	"DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS"},
+	[24]	= {2,	29,	"DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS"},
+	[25]	= {2,	30,	"DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS"},
+	[26]	= {2,	31,	"DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS"},
+	[27]	= {2,	39,	"DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS"},
+	[28]	= {2,	40,	"DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS"},
+	[29]	= {2,	47,	"DEV_ATL0_ATL_IO_PORT_AWS_1", "Input muxed clock"},
+	[30]	= {2,	48,	"DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_1"},
+	[31]	= {2,	49,	"DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_1"},
+	[32]	= {2,	50,	"DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_1"},
+	[33]	= {2,	51,	"DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_1"},
+	[34]	= {2,	52,	"DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_1"},
+	[35]	= {2,	60,	"DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_1"},
+	[36]	= {2,	61,	"DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_1"},
+	[37]	= {2,	62,	"DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_1"},
+	[38]	= {2,	63,	"DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_1"},
+	[39]	= {2,	64,	"DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_1"},
+	[40]	= {2,	72,	"DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_1"},
+	[41]	= {2,	73,	"DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_1"},
+	[42]	= {2,	80,	"DEV_ATL0_ATL_IO_PORT_AWS_2", "Input muxed clock"},
+	[43]	= {2,	81,	"DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_2"},
+	[44]	= {2,	82,	"DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_2"},
+	[45]	= {2,	83,	"DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_2"},
+	[46]	= {2,	84,	"DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_2"},
+	[47]	= {2,	85,	"DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_2"},
+	[48]	= {2,	93,	"DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_2"},
+	[49]	= {2,	94,	"DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_2"},
+	[50]	= {2,	95,	"DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_2"},
+	[51]	= {2,	96,	"DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_2"},
+	[52]	= {2,	97,	"DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_2"},
+	[53]	= {2,	105,	"DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_2"},
+	[54]	= {2,	106,	"DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_2"},
+	[55]	= {2,	113,	"DEV_ATL0_ATL_IO_PORT_AWS_3", "Input muxed clock"},
+	[56]	= {2,	114,	"DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_3"},
+	[57]	= {2,	115,	"DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_3"},
+	[58]	= {2,	116,	"DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_3"},
+	[59]	= {2,	117,	"DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_3"},
+	[60]	= {2,	118,	"DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_3"},
+	[61]	= {2,	126,	"DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_3"},
+	[62]	= {2,	127,	"DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT_DUP0", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_3"},
+	[63]	= {2,	128,	"DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_3"},
+	[64]	= {2,	129,	"DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_3"},
+	[65]	= {2,	130,	"DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_3"},
+	[66]	= {2,	138,	"DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_3"},
+	[67]	= {2,	139,	"DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_AWS_3"},
+	[68]	= {2,	146,	"DEV_ATL0_ATL_IO_PORT_BWS", "Input muxed clock"},
+	[69]	= {2,	147,	"DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_0_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS"},
+	[70]	= {2,	148,	"DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_1_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS"},
+	[71]	= {2,	149,	"DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_2_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS"},
+	[72]	= {2,	150,	"DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_3_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS"},
+	[73]	= {2,	151,	"DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_4_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS"},
+	[74]	= {2,	159,	"DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS"},
+	[75]	= {2,	160,	"DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS"},
+	[76]	= {2,	161,	"DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS"},
+	[77]	= {2,	162,	"DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS"},
+	[78]	= {2,	163,	"DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS"},
+	[79]	= {2,	171,	"DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS"},
+	[80]	= {2,	172,	"DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS"},
+	[81]	= {2,	179,	"DEV_ATL0_ATL_IO_PORT_BWS_1", "Input muxed clock"},
+	[82]	= {2,	180,	"DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_0_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_1"},
+	[83]	= {2,	181,	"DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_1_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_1"},
+	[84]	= {2,	182,	"DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_2_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_1"},
+	[85]	= {2,	183,	"DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_3_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_1"},
+	[86]	= {2,	184,	"DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_4_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_1"},
+	[87]	= {2,	192,	"DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_1"},
+	[88]	= {2,	193,	"DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_1"},
+	[89]	= {2,	194,	"DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_1"},
+	[90]	= {2,	195,	"DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_1"},
+	[91]	= {2,	196,	"DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_1"},
+	[92]	= {2,	204,	"DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_1"},
+	[93]	= {2,	205,	"DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_1"},
+	[94]	= {2,	212,	"DEV_ATL0_ATL_IO_PORT_BWS_2", "Input muxed clock"},
+	[95]	= {2,	213,	"DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_0_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_2"},
+	[96]	= {2,	214,	"DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_1_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_2"},
+	[97]	= {2,	215,	"DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_2_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_2"},
+	[98]	= {2,	216,	"DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_3_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_2"},
+	[99]	= {2,	217,	"DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_4_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_2"},
+	[100]	= {2,	225,	"DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_2"},
+	[101]	= {2,	226,	"DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_2"},
+	[102]	= {2,	227,	"DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_2"},
+	[103]	= {2,	228,	"DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_2"},
+	[104]	= {2,	229,	"DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_2"},
+	[105]	= {2,	237,	"DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_2"},
+	[106]	= {2,	238,	"DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_2"},
+	[107]	= {2,	245,	"DEV_ATL0_ATL_IO_PORT_BWS_3", "Input muxed clock"},
+	[108]	= {2,	246,	"DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_0_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_3"},
+	[109]	= {2,	247,	"DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_1_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_3"},
+	[110]	= {2,	248,	"DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_2_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_3"},
+	[111]	= {2,	249,	"DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_3_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_3"},
+	[112]	= {2,	250,	"DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_4_MCASP_AFSR_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_3"},
+	[113]	= {2,	258,	"DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_3"},
+	[114]	= {2,	259,	"DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_3"},
+	[115]	= {2,	260,	"DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_3"},
+	[116]	= {2,	261,	"DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_3"},
+	[117]	= {2,	262,	"DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_3"},
+	[118]	= {2,	270,	"DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_3"},
+	[119]	= {2,	271,	"DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_ATL0_ATL_IO_PORT_BWS_3"},
+	[120]	= {157,	1,	"DEV_BOARD0_DSI0_TXCLKN_IN", "Input clock"},
+	[121]	= {157,	2,	"DEV_BOARD0_I2C4_SCL_OUT", "Output clock"},
+	[122]	= {157,	3,	"DEV_BOARD0_DDR0_CKP_OUT", "Output clock"},
+	[123]	= {157,	4,	"DEV_BOARD0_CSI0_TXCLKN_IN", "Input clock"},
+	[124]	= {157,	5,	"DEV_BOARD0_CSI0_RXCLKP_OUT", "Output clock"},
+	[125]	= {157,	6,	"DEV_BOARD0_HYP0_TXPMCLK_IN", "Input clock"},
+	[126]	= {157,	7,	"DEV_BOARD0_MCAN1_RX_OUT", "Output clock"},
+	[127]	= {157,	8,	"DEV_BOARD0_MCAN17_RX_OUT", "Output clock"},
+	[128]	= {157,	9,	"DEV_BOARD0_MMC1_CLK_IN", "Input clock"},
+	[129]	= {157,	10,	"DEV_BOARD0_MCU_OBSCLK0_IN", "Input muxed clock"},
+	[130]	= {157,	11,	"DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0", "Parent input clock option to DEV_BOARD0_MCU_OBSCLK0_IN"},
+	[131]	= {157,	12,	"DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_BOARD0_MCU_OBSCLK0_IN"},
+	[132]	= {157,	43,	"DEV_BOARD0_I2C0_SCL_IN", "Input clock"},
+	[133]	= {157,	45,	"DEV_BOARD0_MCU_CPTS0_RFT_CLK_OUT", "Output clock"},
+	[134]	= {157,	46,	"DEV_BOARD0_MCASP3_ACLKR_IN", "Input clock"},
+	[135]	= {157,	47,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT", "Output clock"},
+	[136]	= {157,	48,	"DEV_BOARD0_MCU_OSPI0_DQS_OUT", "Output clock"},
+	[137]	= {157,	49,	"DEV_BOARD0_HYP0_TXFLCLK_OUT", "Output clock"},
+	[138]	= {157,	50,	"DEV_BOARD0_MCU_OSPI0_LBCLKO_OUT", "Output clock"},
+	[139]	= {157,	51,	"DEV_BOARD0_MCASP3_ACLKX_IN", "Input clock"},
+	[140]	= {157,	52,	"DEV_BOARD0_HYP0_RXPMCLK_OUT", "Output clock"},
+	[141]	= {157,	54,	"DEV_BOARD0_MCASP1_ACLKX_IN", "Input clock"},
+	[142]	= {157,	55,	"DEV_BOARD0_MCU_SPI1_CLK_IN", "Input clock"},
+	[143]	= {157,	56,	"DEV_BOARD0_MCAN9_RX_OUT", "Output clock"},
+	[144]	= {157,	57,	"DEV_BOARD0_I2C6_SCL_OUT", "Output clock"},
+	[145]	= {157,	59,	"DEV_BOARD0_OBSCLK1_IN", "Input clock"},
+	[146]	= {157,	60,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[147]	= {157,	61,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[148]	= {157,	62,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[149]	= {157,	63,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[150]	= {157,	64,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[151]	= {157,	65,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_5_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[152]	= {157,	66,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[153]	= {157,	67,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV0_16FFT_MAIN_26_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[154]	= {157,	72,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[155]	= {157,	73,	"DEV_BOARD0_OBSCLK1_IN_PARENT_OBSCLK1_MUX_OUT0", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[156]	= {157,	74,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[157]	= {157,	76,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[158]	= {157,	77,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[159]	= {157,	79,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[160]	= {157,	85,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[161]	= {157,	86,	"DEV_BOARD0_OBSCLK1_IN_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[162]	= {157,	87,	"DEV_BOARD0_OBSCLK1_IN_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[163]	= {157,	88,	"DEV_BOARD0_OBSCLK1_IN_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[164]	= {157,	89,	"DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[165]	= {157,	90,	"DEV_BOARD0_OBSCLK1_IN_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[166]	= {157,	91,	"DEV_BOARD0_OBSCLK1_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_BOARD0_OBSCLK1_IN"},
+	[167]	= {157,	92,	"DEV_BOARD0_MCU_OSPI1_LBCLKO_OUT", "Output clock"},
+	[168]	= {157,	93,	"DEV_BOARD0_MCASP3_ACLKX_OUT", "Output clock"},
+	[169]	= {157,	95,	"DEV_BOARD0_MCASP2_AFSR_OUT", "Output clock"},
+	[170]	= {157,	96,	"DEV_BOARD0_TRC_CLK_IN", "Input clock"},
+	[171]	= {157,	98,	"DEV_BOARD0_DDR1_CKP_OUT", "Output clock"},
+	[172]	= {157,	100,	"DEV_BOARD0_CSI1_RXCLKN_OUT", "Output clock"},
+	[173]	= {157,	102,	"DEV_BOARD0_MCASP0_ACLKX_OUT", "Output clock"},
+	[174]	= {157,	103,	"DEV_BOARD0_MCU_OSPI0_CLK_IN", "Input clock"},
+	[175]	= {157,	104,	"DEV_BOARD0_DDR0_CKP_IN", "Input clock"},
+	[176]	= {157,	105,	"DEV_BOARD0_GPMC0_FCLK_MUX_IN", "Input clock"},
+	[177]	= {157,	106,	"DEV_BOARD0_MCU_SPI0_CLK_IN", "Input clock"},
+	[178]	= {157,	108,	"DEV_BOARD0_MCU_RGMII1_RXC_OUT", "Output clock"},
+	[179]	= {157,	109,	"DEV_BOARD0_MCASP0_AFSR_OUT", "Output clock"},
+	[180]	= {157,	110,	"DEV_BOARD0_CSI1_RXCLKP_OUT", "Output clock"},
+	[181]	= {157,	111,	"DEV_BOARD0_MCU_SYSCLKOUT0_IN", "Input clock"},
+	[182]	= {157,	113,	"DEV_BOARD0_MCU_RMII1_REF_CLK_OUT", "Output clock"},
+	[183]	= {157,	117,	"DEV_BOARD0_I2C1_SCL_IN", "Input clock"},
+	[184]	= {157,	118,	"DEV_BOARD0_DSI1_TXCLKP_IN", "Input clock"},
+	[185]	= {157,	119,	"DEV_BOARD0_MCAN0_RX_OUT", "Output clock"},
+	[186]	= {157,	120,	"DEV_BOARD0_MCASP0_ACLKR_OUT", "Output clock"},
+	[187]	= {157,	121,	"DEV_BOARD0_RMII_REF_CLK_OUT", "Output clock"},
+	[188]	= {157,	123,	"DEV_BOARD0_MCAN14_RX_OUT", "Output clock"},
+	[189]	= {157,	125,	"DEV_BOARD0_MCU_I2C0_SCL_OUT", "Output clock"},
+	[190]	= {157,	126,	"DEV_BOARD0_SPI6_CLK_IN", "Input clock"},
+	[191]	= {157,	128,	"DEV_BOARD0_MCASP3_AFSX_OUT", "Output clock"},
+	[192]	= {157,	130,	"DEV_BOARD0_SERDES0_REFCLK_P_IN", "Input clock"},
+	[193]	= {157,	131,	"DEV_BOARD0_SERDES0_REFCLK_P_OUT", "Output clock"},
+	[194]	= {157,	132,	"DEV_BOARD0_MCASP1_ACLKR_IN", "Input clock"},
+	[195]	= {157,	133,	"DEV_BOARD0_DDR1_CKN_OUT", "Output clock"},
+	[196]	= {157,	134,	"DEV_BOARD0_MCASP1_AFSX_OUT", "Output clock"},
+	[197]	= {157,	136,	"DEV_BOARD0_I2C3_SCL_IN", "Input clock"},
+	[198]	= {157,	137,	"DEV_BOARD0_MCU_I2C0_SCL_IN", "Input clock"},
+	[199]	= {157,	138,	"DEV_BOARD0_HYP1_TXPMCLK_IN", "Input clock"},
+	[200]	= {157,	139,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN", "Input muxed clock"},
+	[201]	= {157,	140,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[202]	= {157,	141,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[203]	= {157,	142,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[204]	= {157,	143,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[205]	= {157,	144,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[206]	= {157,	152,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[207]	= {157,	153,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[208]	= {157,	154,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[209]	= {157,	155,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[210]	= {157,	156,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[211]	= {157,	164,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[212]	= {157,	165,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[213]	= {157,	166,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[214]	= {157,	167,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[215]	= {157,	168,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK0_IN"},
+	[216]	= {157,	173,	"DEV_BOARD0_MCASP2_ACLKX_OUT", "Output clock"},
+	[217]	= {157,	174,	"DEV_BOARD0_DDR1_CKP_IN", "Input clock"},
+	[218]	= {157,	175,	"DEV_BOARD0_MMC1_CLKLB_OUT", "Output clock"},
+	[219]	= {157,	176,	"DEV_BOARD0_WKUP_I2C0_SCL_OUT", "Output clock"},
+	[220]	= {157,	177,	"DEV_BOARD0_SYSCLKOUT0_IN", "Input clock"},
+	[221]	= {157,	178,	"DEV_BOARD0_I2C1_SCL_OUT", "Output clock"},
+	[222]	= {157,	179,	"DEV_BOARD0_MCU_OSPI0_LBCLKO_IN", "Input clock"},
+	[223]	= {157,	180,	"DEV_BOARD0_SPI3_CLK_IN", "Input clock"},
+	[224]	= {157,	181,	"DEV_BOARD0_MCAN13_RX_OUT", "Output clock"},
+	[225]	= {157,	182,	"DEV_BOARD0_WKUP_I2C0_SCL_IN", "Input clock"},
+	[226]	= {157,	183,	"DEV_BOARD0_DSI1_TXCLKN_IN", "Input clock"},
+	[227]	= {157,	184,	"DEV_BOARD0_CPTS0_RFT_CLK_OUT", "Output clock"},
+	[228]	= {157,	185,	"DEV_BOARD0_MCU_I2C1_SCL_OUT", "Output clock"},
+	[229]	= {157,	186,	"DEV_BOARD0_MCASP0_ACLKR_IN", "Input clock"},
+	[230]	= {157,	187,	"DEV_BOARD0_MCU_OSPI1_LBCLKO_IN", "Input clock"},
+	[231]	= {157,	188,	"DEV_BOARD0_MCASP0_AFSX_OUT", "Output clock"},
+	[232]	= {157,	190,	"DEV_BOARD0_MCU_I3C0_SDA_OUT", "Output clock"},
+	[233]	= {157,	191,	"DEV_BOARD0_MCASP0_ACLKX_IN", "Input clock"},
+	[234]	= {157,	192,	"DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT", "Output clock"},
+	[235]	= {157,	193,	"DEV_BOARD0_MCAN3_RX_OUT", "Output clock"},
+	[236]	= {157,	194,	"DEV_BOARD0_MMC1_CLKLB_IN", "Input clock"},
+	[237]	= {157,	195,	"DEV_BOARD0_MCASP2_ACLKR_OUT", "Output clock"},
+	[238]	= {157,	197,	"DEV_BOARD0_DDR0_CKN_IN", "Input clock"},
+	[239]	= {157,	198,	"DEV_BOARD0_HFOSC1_CLK_OUT", "Output clock"},
+	[240]	= {157,	199,	"DEV_BOARD0_MCASP1_ACLKR_OUT", "Output clock"},
+	[241]	= {157,	200,	"DEV_BOARD0_MCAN4_RX_OUT", "Output clock"},
+	[242]	= {157,	201,	"DEV_BOARD0_MCASP4_ACLKX_OUT", "Output clock"},
+	[243]	= {157,	202,	"DEV_BOARD0_CSI1_TXCLKP_IN", "Input clock"},
+	[244]	= {157,	203,	"DEV_BOARD0_MCASP3_AFSR_OUT", "Output clock"},
+	[245]	= {157,	204,	"DEV_BOARD0_LED_CLK_OUT", "Output clock"},
+	[246]	= {157,	205,	"DEV_BOARD0_DDR0_CKN_OUT", "Output clock"},
+	[247]	= {157,	206,	"DEV_BOARD0_MCAN7_RX_OUT", "Output clock"},
+	[248]	= {157,	207,	"DEV_BOARD0_MCU_MDIO0_MDC_IN", "Input clock"},
+	[249]	= {157,	208,	"DEV_BOARD0_DDR1_CKN_IN", "Input clock"},
+	[250]	= {157,	209,	"DEV_BOARD0_MCASP4_ACLKR_IN", "Input clock"},
+	[251]	= {157,	210,	"DEV_BOARD0_I2C2_SCL_IN", "Input clock"},
+	[252]	= {157,	212,	"DEV_BOARD0_SPI1_CLK_IN", "Input clock"},
+	[253]	= {157,	213,	"DEV_BOARD0_HYP1_RXPMCLK_OUT", "Output clock"},
+	[254]	= {157,	214,	"DEV_BOARD0_MCU_HYPERBUS0_CK_IN", "Input clock"},
+	[255]	= {157,	215,	"DEV_BOARD0_MCASP2_AFSX_OUT", "Output clock"},
+	[256]	= {157,	216,	"DEV_BOARD0_MCASP3_ACLKR_OUT", "Output clock"},
+	[257]	= {157,	217,	"DEV_BOARD0_MCAN15_RX_OUT", "Output clock"},
+	[258]	= {157,	218,	"DEV_BOARD0_SPI0_CLK_IN", "Input clock"},
+	[259]	= {157,	219,	"DEV_BOARD0_MCAN12_RX_OUT", "Output clock"},
+	[260]	= {157,	220,	"DEV_BOARD0_MCASP2_ACLKR_IN", "Input clock"},
+	[261]	= {157,	221,	"DEV_BOARD0_MCU_CLKOUT0_IN", "Input muxed clock"},
+	[262]	= {157,	222,	"DEV_BOARD0_MCU_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK5", "Parent input clock option to DEV_BOARD0_MCU_CLKOUT0_IN"},
+	[263]	= {157,	223,	"DEV_BOARD0_MCU_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK10", "Parent input clock option to DEV_BOARD0_MCU_CLKOUT0_IN"},
+	[264]	= {157,	224,	"DEV_BOARD0_MCU_OSPI1_DQS_OUT", "Output clock"},
+	[265]	= {157,	225,	"DEV_BOARD0_MMC0_CLK_IN", "Input clock"},
+	[266]	= {157,	226,	"DEV_BOARD0_CSI0_RXCLKN_OUT", "Output clock"},
+	[267]	= {157,	228,	"DEV_BOARD0_CSI1_TXCLKN_IN", "Input clock"},
+	[268]	= {157,	229,	"DEV_BOARD0_MCU_MCAN0_RX_OUT", "Output clock"},
+	[269]	= {157,	230,	"DEV_BOARD0_MCASP4_AFSR_OUT", "Output clock"},
+	[270]	= {157,	231,	"DEV_BOARD0_MCU_HYPERBUS0_CKN_IN", "Input clock"},
+	[271]	= {157,	232,	"DEV_BOARD0_MCASP4_ACLKR_OUT", "Output clock"},
+	[272]	= {157,	233,	"DEV_BOARD0_MCAN11_RX_OUT", "Output clock"},
+	[273]	= {157,	234,	"DEV_BOARD0_I2C5_SCL_IN", "Input clock"},
+	[274]	= {157,	235,	"DEV_BOARD0_MCU_I2C1_SCL_IN", "Input clock"},
+	[275]	= {157,	236,	"DEV_BOARD0_I2C0_SCL_OUT", "Output clock"},
+	[276]	= {157,	237,	"DEV_BOARD0_MCAN6_RX_OUT", "Output clock"},
+	[277]	= {157,	238,	"DEV_BOARD0_MCU_I3C0_SCL_IN", "Input clock"},
+	[278]	= {157,	239,	"DEV_BOARD0_MMC1_CLK_OUT", "Output clock"},
+	[279]	= {157,	240,	"DEV_BOARD0_VOUT0_EXTPCLKIN_OUT", "Output clock"},
+	[280]	= {157,	241,	"DEV_BOARD0_EXT_REFCLK1_OUT", "Output clock"},
+	[281]	= {157,	242,	"DEV_BOARD0_I2C5_SCL_OUT", "Output clock"},
+	[282]	= {157,	243,	"DEV_BOARD0_MCAN16_RX_OUT", "Output clock"},
+	[283]	= {157,	244,	"DEV_BOARD0_MCU_RGMII1_TXC_IN", "Input clock"},
+	[284]	= {157,	245,	"DEV_BOARD0_MCASP4_ACLKX_IN", "Input clock"},
+	[285]	= {157,	246,	"DEV_BOARD0_GPMC0_CLKOUT_IN", "Input clock"},
+	[286]	= {157,	247,	"DEV_BOARD0_GPMC0_CLK_OUT", "Output clock"},
+	[287]	= {157,	248,	"DEV_BOARD0_I2C6_SCL_IN", "Input clock"},
+	[288]	= {157,	249,	"DEV_BOARD0_I2C4_SCL_IN", "Input clock"},
+	[289]	= {157,	250,	"DEV_BOARD0_SERDES0_REFCLK_N_IN", "Input clock"},
+	[290]	= {157,	251,	"DEV_BOARD0_OBSCLK0_IN", "Input clock"},
+	[291]	= {157,	252,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[292]	= {157,	253,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[293]	= {157,	254,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[294]	= {157,	255,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[295]	= {157,	256,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[296]	= {157,	257,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_5_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[297]	= {157,	258,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[298]	= {157,	259,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_26_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[299]	= {157,	264,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[300]	= {157,	265,	"DEV_BOARD0_OBSCLK0_IN_PARENT_OBSCLK1_MUX_OUT0", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[301]	= {157,	266,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[302]	= {157,	268,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[303]	= {157,	269,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[304]	= {157,	271,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[305]	= {157,	277,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[306]	= {157,	278,	"DEV_BOARD0_OBSCLK0_IN_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[307]	= {157,	279,	"DEV_BOARD0_OBSCLK0_IN_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[308]	= {157,	280,	"DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[309]	= {157,	281,	"DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[310]	= {157,	282,	"DEV_BOARD0_OBSCLK0_IN_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[311]	= {157,	283,	"DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_BOARD0_OBSCLK0_IN"},
+	[312]	= {157,	284,	"DEV_BOARD0_MCAN2_RX_OUT", "Output clock"},
+	[313]	= {157,	285,	"DEV_BOARD0_MCASP2_ACLKX_IN", "Input clock"},
+	[314]	= {157,	287,	"DEV_BOARD0_MCU_EXT_REFCLK0_OUT", "Output clock"},
+	[315]	= {157,	288,	"DEV_BOARD0_MCASP1_ACLKX_OUT", "Output clock"},
+	[316]	= {157,	290,	"DEV_BOARD0_HYP0_RXFLCLK_IN", "Input clock"},
+	[317]	= {157,	292,	"DEV_BOARD0_MCASP1_AFSR_OUT", "Output clock"},
+	[318]	= {157,	293,	"DEV_BOARD0_I2C2_SCL_OUT", "Output clock"},
+	[319]	= {157,	294,	"DEV_BOARD0_MCAN10_RX_OUT", "Output clock"},
+	[320]	= {157,	295,	"DEV_BOARD0_MCAN5_RX_OUT", "Output clock"},
+	[321]	= {157,	296,	"DEV_BOARD0_MCU_I3C0_SCL_OUT", "Output clock"},
+	[322]	= {157,	297,	"DEV_BOARD0_MCU_MCAN1_RX_OUT", "Output clock"},
+	[323]	= {157,	299,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN", "Input muxed clock"},
+	[324]	= {157,	300,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[325]	= {157,	301,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[326]	= {157,	302,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[327]	= {157,	303,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[328]	= {157,	304,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[329]	= {157,	312,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[330]	= {157,	313,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[331]	= {157,	314,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[332]	= {157,	315,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[333]	= {157,	316,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[334]	= {157,	324,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[335]	= {157,	325,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[336]	= {157,	326,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[337]	= {157,	327,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[338]	= {157,	328,	"DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK", "Parent input clock option to DEV_BOARD0_AUDIO_EXT_REFCLK1_IN"},
+	[339]	= {157,	333,	"DEV_BOARD0_HYP1_TXFLCLK_OUT", "Output clock"},
+	[340]	= {157,	334,	"DEV_BOARD0_SPI5_CLK_IN", "Input clock"},
+	[341]	= {157,	335,	"DEV_BOARD0_I2C3_SCL_OUT", "Output clock"},
+	[342]	= {157,	336,	"DEV_BOARD0_MCAN8_RX_OUT", "Output clock"},
+	[343]	= {157,	338,	"DEV_BOARD0_RGMII1_RXC_OUT", "Output clock"},
+	[344]	= {157,	339,	"DEV_BOARD0_SERDES0_REFCLK_N_OUT", "Output clock"},
+	[345]	= {157,	340,	"DEV_BOARD0_CSI0_TXCLKP_IN", "Input clock"},
+	[346]	= {157,	341,	"DEV_BOARD0_SPI7_CLK_IN", "Input clock"},
+	[347]	= {157,	342,	"DEV_BOARD0_RGMII1_TXC_IN", "Input clock"},
+	[348]	= {157,	343,	"DEV_BOARD0_HYP1_RXFLCLK_IN", "Input clock"},
+	[349]	= {157,	344,	"DEV_BOARD0_MDIO1_MDC_IN", "Input clock"},
+	[350]	= {157,	345,	"DEV_BOARD0_SPI2_CLK_IN", "Input clock"},
+	[351]	= {157,	346,	"DEV_BOARD0_DSI0_TXCLKP_IN", "Input clock"},
+	[352]	= {157,	347,	"DEV_BOARD0_MCASP4_AFSX_OUT", "Output clock"},
+	[353]	= {157,	352,	"DEV_BOARD0_VOUT0_PCLK_IN", "Input clock"},
+	[354]	= {150,	0,	"DEV_CMPEVENT_INTRTR0_INTR_CLK", "Input clock"},
+	[355]	= {8,	0,	"DEV_COMPUTE_CLUSTER0_C71SS0_0_C7X_CLK", "Input clock"},
+	[356]	= {11,	0,	"DEV_COMPUTE_CLUSTER0_C71SS1_0_C7X_CLK", "Input clock"},
+	[357]	= {13,	0,	"DEV_COMPUTE_CLUSTER0_CFG_WRAP_0_CLK4_CLK", "Input clock"},
+	[358]	= {14,	0,	"DEV_COMPUTE_CLUSTER0_CLEC_CLK4_CLK", "Input clock"},
+	[359]	= {15,	2,	"DEV_COMPUTE_CLUSTER0_CORE_CORE_PSIL_LEAF_CLK", "Input clock"},
+	[360]	= {18,	0,	"DEV_COMPUTE_CLUSTER0_DEBUG_WRAP_0_CLK1_CLK_CLK", "Input clock"},
+	[361]	= {18,	1,	"DEV_COMPUTE_CLUSTER0_DEBUG_WRAP_0_CLK2_CLK_CLK", "Input clock"},
+	[362]	= {24,	0,	"DEV_COMPUTE_CLUSTER0_DMSC_WRAP_0_CLK4_CLK_CLK", "Input clock"},
+	[363]	= {26,	0,	"DEV_COMPUTE_CLUSTER0_GIC500SS_VCLK_CLK", "Input clock"},
+	[364]	= {27,	0,	"DEV_COMPUTE_CLUSTER0_PBIST_WRAP_0_DIVH_CLK4_CLK_CLK", "Input clock"},
+	[365]	= {27,	3,	"DEV_COMPUTE_CLUSTER0_PBIST_WRAP_0_DIVP_CLK1_CLK_CLK", "Input clock"},
+	[366]	= {27,	4,	"DEV_COMPUTE_CLUSTER0_PBIST_WRAP_0_DIVH_CLK2_CLK_CLK", "Input clock"},
+	[367]	= {28,	0,	"DEV_CPSW1_MDIO_MDCLK_O", "Output clock"},
+	[368]	= {28,	1,	"DEV_CPSW1_CPTS_GENF0", "Output clock"},
+	[369]	= {28,	3,	"DEV_CPSW1_CPTS_RFT_CLK", "Input muxed clock"},
+	[370]	= {28,	4,	"DEV_CPSW1_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK", "Parent input clock option to DEV_CPSW1_CPTS_RFT_CLK"},
+	[371]	= {28,	5,	"DEV_CPSW1_CPTS_RFT_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK", "Parent input clock option to DEV_CPSW1_CPTS_RFT_CLK"},
+	[372]	= {28,	6,	"DEV_CPSW1_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_CPSW1_CPTS_RFT_CLK"},
+	[373]	= {28,	7,	"DEV_CPSW1_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_CPSW1_CPTS_RFT_CLK"},
+	[374]	= {28,	8,	"DEV_CPSW1_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_CPSW1_CPTS_RFT_CLK"},
+	[375]	= {28,	9,	"DEV_CPSW1_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_CPSW1_CPTS_RFT_CLK"},
+	[376]	= {28,	10,	"DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK", "Parent input clock option to DEV_CPSW1_CPTS_RFT_CLK"},
+	[377]	= {28,	11,	"DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK", "Parent input clock option to DEV_CPSW1_CPTS_RFT_CLK"},
+	[378]	= {28,	12,	"DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK", "Parent input clock option to DEV_CPSW1_CPTS_RFT_CLK"},
+	[379]	= {28,	13,	"DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK", "Parent input clock option to DEV_CPSW1_CPTS_RFT_CLK"},
+	[380]	= {28,	18,	"DEV_CPSW1_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK", "Parent input clock option to DEV_CPSW1_CPTS_RFT_CLK"},
+	[381]	= {28,	19,	"DEV_CPSW1_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK", "Parent input clock option to DEV_CPSW1_CPTS_RFT_CLK"},
+	[382]	= {28,	20,	"DEV_CPSW1_GMII1_MR_CLK", "Input clock"},
+	[383]	= {28,	21,	"DEV_CPSW1_GMII_RFT_CLK", "Input clock"},
+	[384]	= {28,	22,	"DEV_CPSW1_RGMII1_RXC_I", "Input clock"},
+	[385]	= {28,	26,	"DEV_CPSW1_RMII_MHZ_50_CLK", "Input clock"},
+	[386]	= {28,	27,	"DEV_CPSW1_RGMII1_TXC_O", "Output clock"},
+	[387]	= {28,	28,	"DEV_CPSW1_CPPI_CLK_CLK", "Input clock"},
+	[388]	= {28,	29,	"DEV_CPSW1_RGMII_MHZ_5_CLK", "Input clock"},
+	[389]	= {28,	30,	"DEV_CPSW1_GMII1_MT_CLK", "Input clock"},
+	[390]	= {28,	32,	"DEV_CPSW1_RGMII_MHZ_50_CLK", "Input clock"},
+	[391]	= {28,	33,	"DEV_CPSW1_RGMII_MHZ_250_CLK", "Input clock"},
+	[392]	= {36,	0,	"DEV_CPT2_AGGR0_VCLK_CLK", "Input clock"},
+	[393]	= {30,	0,	"DEV_CPT2_AGGR1_VCLK_CLK", "Input clock"},
+	[394]	= {32,	0,	"DEV_CPT2_AGGR2_VCLK_CLK", "Input clock"},
+	[395]	= {34,	0,	"DEV_CPT2_AGGR3_VCLK_CLK", "Input clock"},
+	[396]	= {33,	0,	"DEV_CPT2_AGGR4_VCLK_CLK", "Input clock"},
+	[397]	= {31,	0,	"DEV_CPT2_AGGR5_VCLK_CLK", "Input clock"},
+	[398]	= {38,	1,	"DEV_CSI_RX_IF0_VBUS_CLK_CLK", "Input clock"},
+	[399]	= {38,	2,	"DEV_CSI_RX_IF0_PPI_RX_BYTE_CLK", "Input clock"},
+	[400]	= {38,	3,	"DEV_CSI_RX_IF0_MAIN_CLK_CLK", "Input clock"},
+	[401]	= {38,	4,	"DEV_CSI_RX_IF0_VP_CLK_CLK", "Input clock"},
+	[402]	= {39,	1,	"DEV_CSI_RX_IF1_VBUS_CLK_CLK", "Input clock"},
+	[403]	= {39,	2,	"DEV_CSI_RX_IF1_PPI_RX_BYTE_CLK", "Input clock"},
+	[404]	= {39,	3,	"DEV_CSI_RX_IF1_MAIN_CLK_CLK", "Input clock"},
+	[405]	= {39,	4,	"DEV_CSI_RX_IF1_VP_CLK_CLK", "Input clock"},
+	[406]	= {40,	1,	"DEV_CSI_TX_IF_V2_0_VBUS_CLK_CLK", "Input clock"},
+	[407]	= {40,	2,	"DEV_CSI_TX_IF_V2_0_MAIN_CLK_CLK", "Input clock"},
+	[408]	= {40,	3,	"DEV_CSI_TX_IF_V2_0_DPHY_TXBYTECLKHS_CL_CLK", "Input clock"},
+	[409]	= {40,	5,	"DEV_CSI_TX_IF_V2_0_ESC_CLK_CLK", "Input clock"},
+	[410]	= {41,	1,	"DEV_CSI_TX_IF_V2_1_VBUS_CLK_CLK", "Input clock"},
+	[411]	= {41,	2,	"DEV_CSI_TX_IF_V2_1_MAIN_CLK_CLK", "Input clock"},
+	[412]	= {41,	3,	"DEV_CSI_TX_IF_V2_1_DPHY_TXBYTECLKHS_CL_CLK", "Input clock"},
+	[413]	= {41,	5,	"DEV_CSI_TX_IF_V2_1_ESC_CLK_CLK", "Input clock"},
+	[414]	= {43,	0,	"DEV_DCC0_DCC_CLKSRC0_CLK", "Input clock"},
+	[415]	= {43,	1,	"DEV_DCC0_DCC_CLKSRC1_CLK", "Input clock"},
+	[416]	= {43,	2,	"DEV_DCC0_DCC_CLKSRC2_CLK", "Input clock"},
+	[417]	= {43,	3,	"DEV_DCC0_DCC_CLKSRC3_CLK", "Input clock"},
+	[418]	= {43,	4,	"DEV_DCC0_DCC_CLKSRC4_CLK", "Input clock"},
+	[419]	= {43,	5,	"DEV_DCC0_DCC_CLKSRC5_CLK", "Input clock"},
+	[420]	= {43,	6,	"DEV_DCC0_DCC_CLKSRC6_CLK", "Input clock"},
+	[421]	= {43,	7,	"DEV_DCC0_DCC_CLKSRC7_CLK", "Input clock"},
+	[422]	= {43,	8,	"DEV_DCC0_DCC_INPUT00_CLK", "Input clock"},
+	[423]	= {43,	9,	"DEV_DCC0_DCC_INPUT01_CLK", "Input clock"},
+	[424]	= {43,	10,	"DEV_DCC0_DCC_INPUT02_CLK", "Input clock"},
+	[425]	= {43,	11,	"DEV_DCC0_DCC_INPUT10_CLK", "Input clock"},
+	[426]	= {43,	12,	"DEV_DCC0_VBUS_CLK", "Input clock"},
+	[427]	= {44,	0,	"DEV_DCC1_DCC_CLKSRC0_CLK", "Input clock"},
+	[428]	= {44,	1,	"DEV_DCC1_DCC_CLKSRC1_CLK", "Input clock"},
+	[429]	= {44,	2,	"DEV_DCC1_DCC_CLKSRC2_CLK", "Input clock"},
+	[430]	= {44,	3,	"DEV_DCC1_DCC_CLKSRC3_CLK", "Input clock"},
+	[431]	= {44,	4,	"DEV_DCC1_DCC_CLKSRC4_CLK", "Input clock"},
+	[432]	= {44,	5,	"DEV_DCC1_DCC_CLKSRC5_CLK", "Input clock"},
+	[433]	= {44,	6,	"DEV_DCC1_DCC_CLKSRC6_CLK", "Input clock"},
+	[434]	= {44,	7,	"DEV_DCC1_DCC_CLKSRC7_CLK", "Input clock"},
+	[435]	= {44,	8,	"DEV_DCC1_DCC_INPUT00_CLK", "Input clock"},
+	[436]	= {44,	9,	"DEV_DCC1_DCC_INPUT01_CLK", "Input clock"},
+	[437]	= {44,	10,	"DEV_DCC1_DCC_INPUT02_CLK", "Input clock"},
+	[438]	= {44,	11,	"DEV_DCC1_DCC_INPUT10_CLK", "Input clock"},
+	[439]	= {44,	12,	"DEV_DCC1_VBUS_CLK", "Input clock"},
+	[440]	= {45,	0,	"DEV_DCC2_DCC_CLKSRC0_CLK", "Input clock"},
+	[441]	= {45,	1,	"DEV_DCC2_DCC_CLKSRC1_CLK", "Input clock"},
+	[442]	= {45,	3,	"DEV_DCC2_DCC_CLKSRC3_CLK", "Input clock"},
+	[443]	= {45,	4,	"DEV_DCC2_DCC_CLKSRC4_CLK", "Input clock"},
+	[444]	= {45,	5,	"DEV_DCC2_DCC_CLKSRC5_CLK", "Input clock"},
+	[445]	= {45,	6,	"DEV_DCC2_DCC_CLKSRC6_CLK", "Input clock"},
+	[446]	= {45,	7,	"DEV_DCC2_DCC_CLKSRC7_CLK", "Input clock"},
+	[447]	= {45,	8,	"DEV_DCC2_DCC_INPUT00_CLK", "Input clock"},
+	[448]	= {45,	9,	"DEV_DCC2_DCC_INPUT01_CLK", "Input clock"},
+	[449]	= {45,	10,	"DEV_DCC2_DCC_INPUT02_CLK", "Input clock"},
+	[450]	= {45,	11,	"DEV_DCC2_DCC_INPUT10_CLK", "Input clock"},
+	[451]	= {45,	12,	"DEV_DCC2_VBUS_CLK", "Input clock"},
+	[452]	= {46,	0,	"DEV_DCC3_DCC_CLKSRC0_CLK", "Input clock"},
+	[453]	= {46,	1,	"DEV_DCC3_DCC_CLKSRC1_CLK", "Input clock"},
+	[454]	= {46,	2,	"DEV_DCC3_DCC_CLKSRC2_CLK", "Input clock"},
+	[455]	= {46,	5,	"DEV_DCC3_DCC_CLKSRC5_CLK", "Input clock"},
+	[456]	= {46,	6,	"DEV_DCC3_DCC_CLKSRC6_CLK", "Input clock"},
+	[457]	= {46,	7,	"DEV_DCC3_DCC_CLKSRC7_CLK", "Input clock"},
+	[458]	= {46,	8,	"DEV_DCC3_DCC_INPUT00_CLK", "Input clock"},
+	[459]	= {46,	9,	"DEV_DCC3_DCC_INPUT01_CLK", "Input clock"},
+	[460]	= {46,	10,	"DEV_DCC3_DCC_INPUT02_CLK", "Input clock"},
+	[461]	= {46,	11,	"DEV_DCC3_DCC_INPUT10_CLK", "Input clock"},
+	[462]	= {46,	12,	"DEV_DCC3_VBUS_CLK", "Input clock"},
+	[463]	= {47,	0,	"DEV_DCC4_DCC_CLKSRC0_CLK", "Input clock"},
+	[464]	= {47,	2,	"DEV_DCC4_DCC_CLKSRC2_CLK", "Input clock"},
+	[465]	= {47,	3,	"DEV_DCC4_DCC_CLKSRC3_CLK", "Input clock"},
+	[466]	= {47,	4,	"DEV_DCC4_DCC_CLKSRC4_CLK", "Input clock"},
+	[467]	= {47,	5,	"DEV_DCC4_DCC_CLKSRC5_CLK", "Input clock"},
+	[468]	= {47,	7,	"DEV_DCC4_DCC_CLKSRC7_CLK", "Input clock"},
+	[469]	= {47,	8,	"DEV_DCC4_DCC_INPUT00_CLK", "Input clock"},
+	[470]	= {47,	9,	"DEV_DCC4_DCC_INPUT01_CLK", "Input clock"},
+	[471]	= {47,	10,	"DEV_DCC4_DCC_INPUT02_CLK", "Input clock"},
+	[472]	= {47,	11,	"DEV_DCC4_DCC_INPUT10_CLK", "Input clock"},
+	[473]	= {47,	12,	"DEV_DCC4_VBUS_CLK", "Input clock"},
+	[474]	= {48,	1,	"DEV_DCC5_DCC_CLKSRC1_CLK", "Input clock"},
+	[475]	= {48,	2,	"DEV_DCC5_DCC_CLKSRC2_CLK", "Input clock"},
+	[476]	= {48,	3,	"DEV_DCC5_DCC_CLKSRC3_CLK", "Input clock"},
+	[477]	= {48,	4,	"DEV_DCC5_DCC_CLKSRC4_CLK", "Input clock"},
+	[478]	= {48,	6,	"DEV_DCC5_DCC_CLKSRC6_CLK", "Input clock"},
+	[479]	= {48,	7,	"DEV_DCC5_DCC_CLKSRC7_CLK", "Input clock"},
+	[480]	= {48,	8,	"DEV_DCC5_DCC_INPUT00_CLK", "Input clock"},
+	[481]	= {48,	9,	"DEV_DCC5_DCC_INPUT01_CLK", "Input clock"},
+	[482]	= {48,	10,	"DEV_DCC5_DCC_INPUT02_CLK", "Input clock"},
+	[483]	= {48,	11,	"DEV_DCC5_DCC_INPUT10_CLK", "Input clock"},
+	[484]	= {48,	12,	"DEV_DCC5_VBUS_CLK", "Input clock"},
+	[485]	= {49,	0,	"DEV_DCC6_DCC_CLKSRC0_CLK", "Input clock"},
+	[486]	= {49,	1,	"DEV_DCC6_DCC_CLKSRC1_CLK", "Input clock"},
+	[487]	= {49,	2,	"DEV_DCC6_DCC_CLKSRC2_CLK", "Input clock"},
+	[488]	= {49,	3,	"DEV_DCC6_DCC_CLKSRC3_CLK", "Input clock"},
+	[489]	= {49,	4,	"DEV_DCC6_DCC_CLKSRC4_CLK", "Input clock"},
+	[490]	= {49,	5,	"DEV_DCC6_DCC_CLKSRC5_CLK", "Input clock"},
+	[491]	= {49,	6,	"DEV_DCC6_DCC_CLKSRC6_CLK", "Input clock"},
+	[492]	= {49,	7,	"DEV_DCC6_DCC_CLKSRC7_CLK", "Input clock"},
+	[493]	= {49,	8,	"DEV_DCC6_DCC_INPUT00_CLK", "Input clock"},
+	[494]	= {49,	9,	"DEV_DCC6_DCC_INPUT01_CLK", "Input clock"},
+	[495]	= {49,	10,	"DEV_DCC6_DCC_INPUT02_CLK", "Input clock"},
+	[496]	= {49,	11,	"DEV_DCC6_DCC_INPUT10_CLK", "Input clock"},
+	[497]	= {49,	12,	"DEV_DCC6_VBUS_CLK", "Input clock"},
+	[498]	= {50,	0,	"DEV_DCC7_DCC_CLKSRC0_CLK", "Input clock"},
+	[499]	= {50,	1,	"DEV_DCC7_DCC_CLKSRC1_CLK", "Input clock"},
+	[500]	= {50,	2,	"DEV_DCC7_DCC_CLKSRC2_CLK", "Input clock"},
+	[501]	= {50,	5,	"DEV_DCC7_DCC_CLKSRC5_CLK", "Input clock"},
+	[502]	= {50,	6,	"DEV_DCC7_DCC_CLKSRC6_CLK", "Input clock"},
+	[503]	= {50,	7,	"DEV_DCC7_DCC_CLKSRC7_CLK", "Input clock"},
+	[504]	= {50,	8,	"DEV_DCC7_DCC_INPUT00_CLK", "Input clock"},
+	[505]	= {50,	9,	"DEV_DCC7_DCC_INPUT01_CLK", "Input clock"},
+	[506]	= {50,	10,	"DEV_DCC7_DCC_INPUT02_CLK", "Input clock"},
+	[507]	= {50,	11,	"DEV_DCC7_DCC_INPUT10_CLK", "Input clock"},
+	[508]	= {50,	12,	"DEV_DCC7_VBUS_CLK", "Input clock"},
+	[509]	= {51,	0,	"DEV_DCC8_DCC_CLKSRC0_CLK", "Input clock"},
+	[510]	= {51,	1,	"DEV_DCC8_DCC_CLKSRC1_CLK", "Input clock"},
+	[511]	= {51,	2,	"DEV_DCC8_DCC_CLKSRC2_CLK", "Input clock"},
+	[512]	= {51,	3,	"DEV_DCC8_DCC_CLKSRC3_CLK", "Input clock"},
+	[513]	= {51,	4,	"DEV_DCC8_DCC_CLKSRC4_CLK", "Input clock"},
+	[514]	= {51,	6,	"DEV_DCC8_DCC_CLKSRC6_CLK", "Input clock"},
+	[515]	= {51,	7,	"DEV_DCC8_DCC_CLKSRC7_CLK", "Input clock"},
+	[516]	= {51,	8,	"DEV_DCC8_DCC_INPUT00_CLK", "Input clock"},
+	[517]	= {51,	9,	"DEV_DCC8_DCC_INPUT01_CLK", "Input clock"},
+	[518]	= {51,	10,	"DEV_DCC8_DCC_INPUT02_CLK", "Input clock"},
+	[519]	= {51,	11,	"DEV_DCC8_DCC_INPUT10_CLK", "Input clock"},
+	[520]	= {51,	12,	"DEV_DCC8_VBUS_CLK", "Input clock"},
+	[521]	= {52,	0,	"DEV_DCC9_DCC_CLKSRC0_CLK", "Input clock"},
+	[522]	= {52,	1,	"DEV_DCC9_DCC_CLKSRC1_CLK", "Input clock"},
+	[523]	= {52,	2,	"DEV_DCC9_DCC_CLKSRC2_CLK", "Input clock"},
+	[524]	= {52,	3,	"DEV_DCC9_DCC_CLKSRC3_CLK", "Input clock"},
+	[525]	= {52,	4,	"DEV_DCC9_DCC_CLKSRC4_CLK", "Input clock"},
+	[526]	= {52,	5,	"DEV_DCC9_DCC_CLKSRC5_CLK", "Input clock"},
+	[527]	= {52,	6,	"DEV_DCC9_DCC_CLKSRC6_CLK", "Input clock"},
+	[528]	= {52,	8,	"DEV_DCC9_DCC_INPUT00_CLK", "Input clock"},
+	[529]	= {52,	9,	"DEV_DCC9_DCC_INPUT01_CLK", "Input clock"},
+	[530]	= {52,	10,	"DEV_DCC9_DCC_INPUT02_CLK", "Input clock"},
+	[531]	= {52,	11,	"DEV_DCC9_DCC_INPUT10_CLK", "Input clock"},
+	[532]	= {52,	12,	"DEV_DCC9_VBUS_CLK", "Input clock"},
+	[533]	= {138,	0,	"DEV_DDR0_DDRSS_DDR_PLL_CLK", "Input clock"},
+	[534]	= {138,	1,	"DEV_DDR0_DDRSS_VBUS_CLK", "Input clock"},
+	[535]	= {138,	2,	"DEV_DDR0_PLL_CTRL_CLK", "Input clock"},
+	[536]	= {138,	3,	"DEV_DDR0_DDRSS_IO_CK_N", "Input clock"},
+	[537]	= {138,	3,	"DEV_DDR0_DDRSS_IO_CK_N", "Output clock"},
+	[538]	= {138,	5,	"DEV_DDR0_DDRSS_IO_CK", "Input clock"},
+	[539]	= {138,	5,	"DEV_DDR0_DDRSS_IO_CK", "Output clock"},
+	[540]	= {138,	7,	"DEV_DDR0_DDRSS_CFG_CLK", "Input clock"},
+	[541]	= {139,	0,	"DEV_DDR1_DDRSS_DDR_PLL_CLK", "Input clock"},
+	[542]	= {139,	1,	"DEV_DDR1_DDRSS_VBUS_CLK", "Input clock"},
+	[543]	= {139,	2,	"DEV_DDR1_PLL_CTRL_CLK", "Input clock"},
+	[544]	= {139,	3,	"DEV_DDR1_DDRSS_IO_CK_N", "Input clock"},
+	[545]	= {139,	3,	"DEV_DDR1_DDRSS_IO_CK_N", "Output clock"},
+	[546]	= {139,	5,	"DEV_DDR1_DDRSS_IO_CK", "Input clock"},
+	[547]	= {139,	5,	"DEV_DDR1_DDRSS_IO_CK", "Output clock"},
+	[548]	= {139,	7,	"DEV_DDR1_DDRSS_CFG_CLK", "Input clock"},
+	[549]	= {57,	1,	"DEV_DEBUGSS_WRAP0_ATB_CLK", "Input clock"},
+	[550]	= {57,	16,	"DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK", "Output clock"},
+	[551]	= {57,	17,	"DEV_DEBUGSS_WRAP0_CORE_CLK", "Input clock"},
+	[552]	= {57,	28,	"DEV_DEBUGSS_WRAP0_TREXPT_CLK", "Input clock"},
+	[553]	= {137,	0,	"DEV_DEBUGSUSPENDRTR0_INTR_CLK", "Input clock"},
+	[554]	= {59,	0,	"DEV_DMPAC0_CTSET_0_CLK", "Input clock"},
+	[555]	= {60,	0,	"DEV_DMPAC0_INTD_0_CLK", "Input clock"},
+	[556]	= {62,	0,	"DEV_DMPAC0_SDE_0_CLK", "Input clock"},
+	[557]	= {152,	0,	"DEV_DPHY_RX0_IO_RX_CL_L_M", "Input clock"},
+	[558]	= {152,	1,	"DEV_DPHY_RX0_PPI_RX_BYTE_CLK", "Output clock"},
+	[559]	= {152,	2,	"DEV_DPHY_RX0_MAIN_CLK_CLK", "Input clock"},
+	[560]	= {152,	3,	"DEV_DPHY_RX0_IO_RX_CL_L_P", "Input clock"},
+	[561]	= {153,	0,	"DEV_DPHY_RX1_IO_RX_CL_L_M", "Input clock"},
+	[562]	= {153,	1,	"DEV_DPHY_RX1_PPI_RX_BYTE_CLK", "Output clock"},
+	[563]	= {153,	2,	"DEV_DPHY_RX1_MAIN_CLK_CLK", "Input clock"},
+	[564]	= {153,	3,	"DEV_DPHY_RX1_IO_RX_CL_L_P", "Input clock"},
+	[565]	= {363,	1,	"DEV_DPHY_TX0_IP2_PPI_TXBYTECLKHS_CL_CLK", "Output clock"},
+	[566]	= {363,	2,	"DEV_DPHY_TX0_IP1_PPI_TXBYTECLKHS_CL_CLK", "Output clock"},
+	[567]	= {363,	5,	"DEV_DPHY_TX0_CLK", "Input clock"},
+	[568]	= {363,	8,	"DEV_DPHY_TX0_PSM_CLK", "Input clock"},
+	[569]	= {363,	12,	"DEV_DPHY_TX0_CK_M", "Output clock"},
+	[570]	= {363,	14,	"DEV_DPHY_TX0_DPHY_REF_CLK", "Input muxed clock"},
+	[571]	= {363,	15,	"DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_DPHY_TX0_DPHY_REF_CLK"},
+	[572]	= {363,	16,	"DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_DPHY_TX0_DPHY_REF_CLK"},
+	[573]	= {363,	17,	"DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK", "Parent input clock option to DEV_DPHY_TX0_DPHY_REF_CLK"},
+	[574]	= {363,	18,	"DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK", "Parent input clock option to DEV_DPHY_TX0_DPHY_REF_CLK"},
+	[575]	= {363,	20,	"DEV_DPHY_TX0_CK_P", "Output clock"},
+	[576]	= {363,	22,	"DEV_DPHY_TX0_IP1_PPI_M_TXCLKESC_CLK", "Input clock"},
+	[577]	= {363,	23,	"DEV_DPHY_TX0_IP1_PPI_M_RXCLKESC_CLK", "Output clock"},
+	[578]	= {363,	24,	"DEV_DPHY_TX0_IP2_PPI_M_TXCLKESC_CLK", "Input clock"},
+	[579]	= {364,	1,	"DEV_DPHY_TX1_IP2_PPI_TXBYTECLKHS_CL_CLK", "Output clock"},
+	[580]	= {364,	2,	"DEV_DPHY_TX1_IP1_PPI_TXBYTECLKHS_CL_CLK", "Output clock"},
+	[581]	= {364,	5,	"DEV_DPHY_TX1_CLK", "Input clock"},
+	[582]	= {364,	8,	"DEV_DPHY_TX1_PSM_CLK", "Input clock"},
+	[583]	= {364,	12,	"DEV_DPHY_TX1_CK_M", "Output clock"},
+	[584]	= {364,	14,	"DEV_DPHY_TX1_DPHY_REF_CLK", "Input muxed clock"},
+	[585]	= {364,	15,	"DEV_DPHY_TX1_DPHY_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_DPHY_TX1_DPHY_REF_CLK"},
+	[586]	= {364,	16,	"DEV_DPHY_TX1_DPHY_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_DPHY_TX1_DPHY_REF_CLK"},
+	[587]	= {364,	17,	"DEV_DPHY_TX1_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK", "Parent input clock option to DEV_DPHY_TX1_DPHY_REF_CLK"},
+	[588]	= {364,	18,	"DEV_DPHY_TX1_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK", "Parent input clock option to DEV_DPHY_TX1_DPHY_REF_CLK"},
+	[589]	= {364,	20,	"DEV_DPHY_TX1_CK_P", "Output clock"},
+	[590]	= {364,	22,	"DEV_DPHY_TX1_IP1_PPI_M_TXCLKESC_CLK", "Input clock"},
+	[591]	= {364,	23,	"DEV_DPHY_TX1_IP1_PPI_M_RXCLKESC_CLK", "Output clock"},
+	[592]	= {158,	0,	"DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK", "Input muxed clock"},
+	[593]	= {158,	1,	"DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT1_CLK", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK"},
+	[594]	= {158,	2,	"DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK"},
+	[595]	= {158,	3,	"DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK_DUP0", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK"},
+	[596]	= {158,	4,	"DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK"},
+	[597]	= {158,	5,	"DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0_DUP0", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK"},
+	[598]	= {158,	11,	"DEV_DSS0_DSS_FUNC_CLK", "Input clock"},
+	[599]	= {158,	13,	"DEV_DSS0_DSS_INST0_DPI_1_OUT_CLK", "Output clock"},
+	[600]	= {158,	17,	"DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK", "Input muxed clock"},
+	[601]	= {158,	18,	"DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK"},
+	[602]	= {158,	19,	"DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK"},
+	[603]	= {158,	20,	"DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0_DUP0", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK"},
+	[604]	= {158,	21,	"DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK"},
+	[605]	= {158,	26,	"DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK", "Input muxed clock"},
+	[606]	= {158,	27,	"DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK"},
+	[607]	= {158,	28,	"DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK"},
+	[608]	= {158,	29,	"DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK"},
+	[609]	= {158,	35,	"DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK", "Input muxed clock"},
+	[610]	= {158,	36,	"DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK"},
+	[611]	= {158,	37,	"DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK_PARENT_DPI_1_PCLK_SEL_OUT0", "Parent input clock option to DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK"},
+	[612]	= {158,	44,	"DEV_DSS0_DSS_INST0_DPI_0_OUT_2X_CLK", "Output clock"},
+	[613]	= {158,	45,	"DEV_DSS0_DSS_INST0_DPI_0_OUT_CLK", "Output clock"},
+	[614]	= {158,	47,	"DEV_DSS0_DSS_INST0_DPI_0_IN_CLK", "Input clock"},
+	[615]	= {158,	50,	"DEV_DSS0_DSS_INST0_DPI_2_OUT_CLK", "Output clock"},
+	[616]	= {158,	51,	"DEV_DSS0_DSS_INST0_DPI_3_OUT_CLK", "Output clock"},
+	[617]	= {158,	52,	"DEV_DSS0_DSS_INST0_DPI_2_IN_CLK", "Input clock"},
+	[618]	= {154,	0,	"DEV_DSS_DSI0_PLL_CTRL_CLK", "Input clock"},
+	[619]	= {154,	1,	"DEV_DSS_DSI0_SYS_CLK", "Input clock"},
+	[620]	= {154,	2,	"DEV_DSS_DSI0_DPHY_0_RX_ESC_CLK", "Input clock"},
+	[621]	= {154,	3,	"DEV_DSS_DSI0_DPHY_0_TX_ESC_CLK", "Input clock"},
+	[622]	= {154,	4,	"DEV_DSS_DSI0_DPI_0_CLK", "Input clock"},
+	[623]	= {154,	5,	"DEV_DSS_DSI0_PPI_0_TXBYTECLKHS_CL_CLK", "Input clock"},
+	[624]	= {155,	0,	"DEV_DSS_DSI1_PLL_CTRL_CLK", "Input clock"},
+	[625]	= {155,	1,	"DEV_DSS_DSI1_SYS_CLK", "Input clock"},
+	[626]	= {155,	2,	"DEV_DSS_DSI1_DPHY_0_RX_ESC_CLK", "Input clock"},
+	[627]	= {155,	3,	"DEV_DSS_DSI1_DPHY_0_TX_ESC_CLK", "Input clock"},
+	[628]	= {155,	4,	"DEV_DSS_DSI1_DPI_0_CLK", "Input clock"},
+	[629]	= {155,	5,	"DEV_DSS_DSI1_PPI_0_TXBYTECLKHS_CL_CLK", "Input clock"},
+	[630]	= {156,	0,	"DEV_DSS_EDP0_PHY_LN0_RXCLK", "Input clock"},
+	[631]	= {156,	1,	"DEV_DSS_EDP0_PHY_LN2_TXCLK", "Output clock"},
+	[632]	= {156,	2,	"DEV_DSS_EDP0_PHY_LN3_RXFCLK", "Input clock"},
+	[633]	= {156,	3,	"DEV_DSS_EDP0_PHY_LN2_TXMCLK", "Input clock"},
+	[634]	= {156,	4,	"DEV_DSS_EDP0_PHY_LN3_REFCLK", "Input clock"},
+	[635]	= {156,	6,	"DEV_DSS_EDP0_DPI_2_2X_CLK", "Input clock"},
+	[636]	= {156,	7,	"DEV_DSS_EDP0_PHY_LN0_TXCLK", "Output clock"},
+	[637]	= {156,	8,	"DEV_DSS_EDP0_PHY_LN2_TXFCLK", "Input clock"},
+	[638]	= {156,	9,	"DEV_DSS_EDP0_DPI_3_CLK", "Input clock"},
+	[639]	= {156,	10,	"DEV_DSS_EDP0_PHY_LN1_RXCLK", "Input clock"},
+	[640]	= {156,	11,	"DEV_DSS_EDP0_PHY_LN1_TXCLK", "Output clock"},
+	[641]	= {156,	12,	"DEV_DSS_EDP0_PHY_LN1_RXFCLK", "Input clock"},
+	[642]	= {156,	13,	"DEV_DSS_EDP0_DPI_5_CLK", "Input clock"},
+	[643]	= {156,	14,	"DEV_DSS_EDP0_PHY_LN2_RXCLK", "Input clock"},
+	[644]	= {156,	16,	"DEV_DSS_EDP0_PHY_LN1_TXMCLK", "Input clock"},
+	[645]	= {156,	18,	"DEV_DSS_EDP0_DPI_2_CLK", "Input clock"},
+	[646]	= {156,	19,	"DEV_DSS_EDP0_DPTX_MOD_CLK", "Input clock"},
+	[647]	= {156,	20,	"DEV_DSS_EDP0_PHY_LN1_REFCLK", "Input clock"},
+	[648]	= {156,	21,	"DEV_DSS_EDP0_PHY_LN1_TXFCLK", "Input clock"},
+	[649]	= {156,	22,	"DEV_DSS_EDP0_PHY_LN0_RXFCLK", "Input clock"},
+	[650]	= {156,	24,	"DEV_DSS_EDP0_PHY_LN3_TXMCLK", "Input clock"},
+	[651]	= {156,	25,	"DEV_DSS_EDP0_PLL_CTRL_CLK", "Input clock"},
+	[652]	= {156,	26,	"DEV_DSS_EDP0_PHY_LN0_TXFCLK", "Input clock"},
+	[653]	= {156,	27,	"DEV_DSS_EDP0_PHY_LN3_TXFCLK", "Input clock"},
+	[654]	= {156,	28,	"DEV_DSS_EDP0_PHY_LN3_TXCLK", "Output clock"},
+	[655]	= {156,	29,	"DEV_DSS_EDP0_PHY_LN2_REFCLK", "Input clock"},
+	[656]	= {156,	30,	"DEV_DSS_EDP0_DPI_4_CLK", "Input clock"},
+	[657]	= {156,	31,	"DEV_DSS_EDP0_PHY_LN0_TXMCLK", "Input clock"},
+	[658]	= {156,	33,	"DEV_DSS_EDP0_PHY_LN0_REFCLK", "Input clock"},
+	[659]	= {156,	34,	"DEV_DSS_EDP0_PHY_LN3_RXCLK", "Input clock"},
+	[660]	= {156,	35,	"DEV_DSS_EDP0_AIF_I2S_CLK", "Input clock"},
+	[661]	= {156,	36,	"DEV_DSS_EDP0_PHY_LN2_RXFCLK", "Input clock"},
+	[662]	= {92,	0,	"DEV_ECAP0_VBUS_CLK", "Input clock"},
+	[663]	= {93,	0,	"DEV_ECAP1_VBUS_CLK", "Input clock"},
+	[664]	= {94,	0,	"DEV_ECAP2_VBUS_CLK", "Input clock"},
+	[665]	= {95,	0,	"DEV_ELM0_VBUSP_CLK", "Input clock"},
+	[666]	= {160,	0,	"DEV_EPWM0_VBUSP_CLK", "Input clock"},
+	[667]	= {161,	0,	"DEV_EPWM1_VBUSP_CLK", "Input clock"},
+	[668]	= {162,	0,	"DEV_EPWM2_VBUSP_CLK", "Input clock"},
+	[669]	= {163,	0,	"DEV_EPWM3_VBUSP_CLK", "Input clock"},
+	[670]	= {164,	0,	"DEV_EPWM4_VBUSP_CLK", "Input clock"},
+	[671]	= {165,	0,	"DEV_EPWM5_VBUSP_CLK", "Input clock"},
+	[672]	= {100,	0,	"DEV_EQEP0_VBUS_CLK", "Input clock"},
+	[673]	= {101,	0,	"DEV_EQEP1_VBUS_CLK", "Input clock"},
+	[674]	= {102,	0,	"DEV_EQEP2_VBUS_CLK", "Input clock"},
+	[675]	= {103,	0,	"DEV_ESM0_CLK", "Input clock"},
+	[676]	= {111,	0,	"DEV_GPIO0_MMR_CLK", "Input clock"},
+	[677]	= {112,	0,	"DEV_GPIO2_MMR_CLK", "Input clock"},
+	[678]	= {113,	0,	"DEV_GPIO4_MMR_CLK", "Input clock"},
+	[679]	= {114,	0,	"DEV_GPIO6_MMR_CLK", "Input clock"},
+	[680]	= {148,	0,	"DEV_GPIOMUX_INTRTR0_INTR_CLK", "Input clock"},
+	[681]	= {117,	0,	"DEV_GPMC0_VBUSM_CLK", "Input clock"},
+	[682]	= {117,	1,	"DEV_GPMC0_PO_GPMC_DEV_CLK", "Output clock"},
+	[683]	= {117,	2,	"DEV_GPMC0_FUNC_CLK", "Input muxed clock"},
+	[684]	= {117,	3,	"DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK", "Parent input clock option to DEV_GPMC0_FUNC_CLK"},
+	[685]	= {117,	4,	"DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK6", "Parent input clock option to DEV_GPMC0_FUNC_CLK"},
+	[686]	= {117,	5,	"DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK4", "Parent input clock option to DEV_GPMC0_FUNC_CLK"},
+	[687]	= {117,	6,	"DEV_GPMC0_FUNC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK4", "Parent input clock option to DEV_GPMC0_FUNC_CLK"},
+	[688]	= {117,	7,	"DEV_GPMC0_PI_GPMC_RET_CLK", "Input clock"},
+	[689]	= {61,	0,	"DEV_GTC0_VBUSP_CLK", "Input clock"},
+	[690]	= {61,	1,	"DEV_GTC0_GTC_CLK", "Input muxed clock"},
+	[691]	= {61,	2,	"DEV_GTC0_GTC_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK", "Parent input clock option to DEV_GTC0_GTC_CLK"},
+	[692]	= {61,	3,	"DEV_GTC0_GTC_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK", "Parent input clock option to DEV_GTC0_GTC_CLK"},
+	[693]	= {61,	4,	"DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_GTC0_GTC_CLK"},
+	[694]	= {61,	5,	"DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_GTC0_GTC_CLK"},
+	[695]	= {61,	6,	"DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_GTC0_GTC_CLK"},
+	[696]	= {61,	7,	"DEV_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_GTC0_GTC_CLK"},
+	[697]	= {61,	8,	"DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK", "Parent input clock option to DEV_GTC0_GTC_CLK"},
+	[698]	= {61,	9,	"DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK", "Parent input clock option to DEV_GTC0_GTC_CLK"},
+	[699]	= {61,	10,	"DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK", "Parent input clock option to DEV_GTC0_GTC_CLK"},
+	[700]	= {61,	11,	"DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK", "Parent input clock option to DEV_GTC0_GTC_CLK"},
+	[701]	= {61,	16,	"DEV_GTC0_GTC_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK", "Parent input clock option to DEV_GTC0_GTC_CLK"},
+	[702]	= {61,	17,	"DEV_GTC0_GTC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK", "Parent input clock option to DEV_GTC0_GTC_CLK"},
+	[703]	= {214,	0,	"DEV_I2C0_PORSCL", "Output clock"},
+	[704]	= {214,	1,	"DEV_I2C0_PISYS_CLK", "Input clock"},
+	[705]	= {214,	2,	"DEV_I2C0_CLK", "Input clock"},
+	[706]	= {214,	3,	"DEV_I2C0_PISCL", "Input clock"},
+	[707]	= {215,	0,	"DEV_I2C1_PORSCL", "Output clock"},
+	[708]	= {215,	1,	"DEV_I2C1_PISYS_CLK", "Input clock"},
+	[709]	= {215,	2,	"DEV_I2C1_CLK", "Input clock"},
+	[710]	= {215,	3,	"DEV_I2C1_PISCL", "Input clock"},
+	[711]	= {216,	0,	"DEV_I2C2_PORSCL", "Output clock"},
+	[712]	= {216,	1,	"DEV_I2C2_PISYS_CLK", "Input clock"},
+	[713]	= {216,	2,	"DEV_I2C2_CLK", "Input clock"},
+	[714]	= {216,	3,	"DEV_I2C2_PISCL", "Input clock"},
+	[715]	= {217,	0,	"DEV_I2C3_PORSCL", "Output clock"},
+	[716]	= {217,	1,	"DEV_I2C3_PISYS_CLK", "Input clock"},
+	[717]	= {217,	2,	"DEV_I2C3_CLK", "Input clock"},
+	[718]	= {217,	3,	"DEV_I2C3_PISCL", "Input clock"},
+	[719]	= {218,	0,	"DEV_I2C4_PORSCL", "Output clock"},
+	[720]	= {218,	1,	"DEV_I2C4_PISYS_CLK", "Input clock"},
+	[721]	= {218,	2,	"DEV_I2C4_CLK", "Input clock"},
+	[722]	= {218,	3,	"DEV_I2C4_PISCL", "Input clock"},
+	[723]	= {219,	0,	"DEV_I2C5_PORSCL", "Output clock"},
+	[724]	= {219,	1,	"DEV_I2C5_PISYS_CLK", "Input clock"},
+	[725]	= {219,	2,	"DEV_I2C5_CLK", "Input clock"},
+	[726]	= {219,	3,	"DEV_I2C5_PISCL", "Input clock"},
+	[727]	= {220,	0,	"DEV_I2C6_PORSCL", "Output clock"},
+	[728]	= {220,	1,	"DEV_I2C6_PISYS_CLK", "Input clock"},
+	[729]	= {220,	2,	"DEV_I2C6_CLK", "Input clock"},
+	[730]	= {220,	3,	"DEV_I2C6_PISCL", "Input clock"},
+	[731]	= {130,	0,	"DEV_J7AEP_GPU_BXS464_WRAP0_GPU_SS_0_PLL_CTRL_CLK", "Input clock"},
+	[732]	= {130,	1,	"DEV_J7AEP_GPU_BXS464_WRAP0_GPU_SS_0_GPU_PLL_CLK", "Input clock"},
+	[733]	= {136,	0,	"DEV_J7AM_CSI_PSILSS0_MAIN_CLK", "Input clock"},
+	[734]	= {140,	0,	"DEV_J7AM_DMPAC_VPAC_PSILSS0_MAIN_CLK", "Input clock"},
+	[735]	= {145,	0,	"DEV_J7AM_SA2_CPSW_PSILSS0_MAIN_CLK", "Input clock"},
+	[736]	= {179,	0,	"DEV_K3_VPU_WAVE521CL0_VPU_PCLK_CLK", "Input clock"},
+	[737]	= {179,	1,	"DEV_K3_VPU_WAVE521CL0_VPU_BCLK_CLK", "Input clock"},
+	[738]	= {179,	2,	"DEV_K3_VPU_WAVE521CL0_VPU_CCLK_CLK", "Input clock"},
+	[739]	= {179,	3,	"DEV_K3_VPU_WAVE521CL0_VPU_ACLK_CLK", "Input clock"},
+	[740]	= {120,	0,	"DEV_LED0_VBUS_CLK", "Input clock"},
+	[741]	= {120,	1,	"DEV_LED0_LED_CLK", "Input clock"},
+	[742]	= {121,	0,	"DEV_MAIN2MCU_LVL_INTRTR0_INTR_CLK", "Input clock"},
+	[743]	= {122,	0,	"DEV_MAIN2MCU_PLS_INTRTR0_INTR_CLK", "Input clock"},
+	[744]	= {182,	0,	"DEV_MCAN0_MCANSS_HCLK_CLK", "Input clock"},
+	[745]	= {182,	1,	"DEV_MCAN0_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[746]	= {182,	2,	"DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN0_MCANSS_CCLK_CLK"},
+	[747]	= {182,	3,	"DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN0_MCANSS_CCLK_CLK"},
+	[748]	= {182,	4,	"DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN0_MCANSS_CCLK_CLK"},
+	[749]	= {182,	5,	"DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN0_MCANSS_CCLK_CLK"},
+	[750]	= {182,	6,	"DEV_MCAN0_MCANSS_CAN_RXD", "Input clock"},
+	[751]	= {183,	0,	"DEV_MCAN1_MCANSS_HCLK_CLK", "Input clock"},
+	[752]	= {183,	1,	"DEV_MCAN1_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[753]	= {183,	2,	"DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN1_MCANSS_CCLK_CLK"},
+	[754]	= {183,	3,	"DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN1_MCANSS_CCLK_CLK"},
+	[755]	= {183,	4,	"DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN1_MCANSS_CCLK_CLK"},
+	[756]	= {183,	5,	"DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN1_MCANSS_CCLK_CLK"},
+	[757]	= {183,	6,	"DEV_MCAN1_MCANSS_CAN_RXD", "Input clock"},
+	[758]	= {192,	0,	"DEV_MCAN10_MCANSS_HCLK_CLK", "Input clock"},
+	[759]	= {192,	1,	"DEV_MCAN10_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[760]	= {192,	2,	"DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN10_MCANSS_CCLK_CLK"},
+	[761]	= {192,	3,	"DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN10_MCANSS_CCLK_CLK"},
+	[762]	= {192,	4,	"DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN10_MCANSS_CCLK_CLK"},
+	[763]	= {192,	5,	"DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN10_MCANSS_CCLK_CLK"},
+	[764]	= {192,	6,	"DEV_MCAN10_MCANSS_CAN_RXD", "Input clock"},
+	[765]	= {193,	0,	"DEV_MCAN11_MCANSS_HCLK_CLK", "Input clock"},
+	[766]	= {193,	1,	"DEV_MCAN11_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[767]	= {193,	2,	"DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN11_MCANSS_CCLK_CLK"},
+	[768]	= {193,	3,	"DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN11_MCANSS_CCLK_CLK"},
+	[769]	= {193,	4,	"DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN11_MCANSS_CCLK_CLK"},
+	[770]	= {193,	5,	"DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN11_MCANSS_CCLK_CLK"},
+	[771]	= {193,	6,	"DEV_MCAN11_MCANSS_CAN_RXD", "Input clock"},
+	[772]	= {194,	0,	"DEV_MCAN12_MCANSS_HCLK_CLK", "Input clock"},
+	[773]	= {194,	1,	"DEV_MCAN12_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[774]	= {194,	2,	"DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN12_MCANSS_CCLK_CLK"},
+	[775]	= {194,	3,	"DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN12_MCANSS_CCLK_CLK"},
+	[776]	= {194,	4,	"DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN12_MCANSS_CCLK_CLK"},
+	[777]	= {194,	5,	"DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN12_MCANSS_CCLK_CLK"},
+	[778]	= {194,	6,	"DEV_MCAN12_MCANSS_CAN_RXD", "Input clock"},
+	[779]	= {195,	0,	"DEV_MCAN13_MCANSS_HCLK_CLK", "Input clock"},
+	[780]	= {195,	1,	"DEV_MCAN13_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[781]	= {195,	2,	"DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN13_MCANSS_CCLK_CLK"},
+	[782]	= {195,	3,	"DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN13_MCANSS_CCLK_CLK"},
+	[783]	= {195,	4,	"DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN13_MCANSS_CCLK_CLK"},
+	[784]	= {195,	5,	"DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN13_MCANSS_CCLK_CLK"},
+	[785]	= {195,	6,	"DEV_MCAN13_MCANSS_CAN_RXD", "Input clock"},
+	[786]	= {197,	0,	"DEV_MCAN14_MCANSS_HCLK_CLK", "Input clock"},
+	[787]	= {197,	1,	"DEV_MCAN14_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[788]	= {197,	2,	"DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN14_MCANSS_CCLK_CLK"},
+	[789]	= {197,	3,	"DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN14_MCANSS_CCLK_CLK"},
+	[790]	= {197,	4,	"DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN14_MCANSS_CCLK_CLK"},
+	[791]	= {197,	5,	"DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN14_MCANSS_CCLK_CLK"},
+	[792]	= {197,	6,	"DEV_MCAN14_MCANSS_CAN_RXD", "Input clock"},
+	[793]	= {199,	0,	"DEV_MCAN15_MCANSS_HCLK_CLK", "Input clock"},
+	[794]	= {199,	1,	"DEV_MCAN15_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[795]	= {199,	2,	"DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN15_MCANSS_CCLK_CLK"},
+	[796]	= {199,	3,	"DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN15_MCANSS_CCLK_CLK"},
+	[797]	= {199,	4,	"DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN15_MCANSS_CCLK_CLK"},
+	[798]	= {199,	5,	"DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN15_MCANSS_CCLK_CLK"},
+	[799]	= {199,	6,	"DEV_MCAN15_MCANSS_CAN_RXD", "Input clock"},
+	[800]	= {201,	0,	"DEV_MCAN16_MCANSS_HCLK_CLK", "Input clock"},
+	[801]	= {201,	1,	"DEV_MCAN16_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[802]	= {201,	2,	"DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN16_MCANSS_CCLK_CLK"},
+	[803]	= {201,	3,	"DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN16_MCANSS_CCLK_CLK"},
+	[804]	= {201,	4,	"DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN16_MCANSS_CCLK_CLK"},
+	[805]	= {201,	5,	"DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN16_MCANSS_CCLK_CLK"},
+	[806]	= {201,	6,	"DEV_MCAN16_MCANSS_CAN_RXD", "Input clock"},
+	[807]	= {206,	0,	"DEV_MCAN17_MCANSS_HCLK_CLK", "Input clock"},
+	[808]	= {206,	1,	"DEV_MCAN17_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[809]	= {206,	2,	"DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN17_MCANSS_CCLK_CLK"},
+	[810]	= {206,	3,	"DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN17_MCANSS_CCLK_CLK"},
+	[811]	= {206,	4,	"DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN17_MCANSS_CCLK_CLK"},
+	[812]	= {206,	5,	"DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN17_MCANSS_CCLK_CLK"},
+	[813]	= {206,	6,	"DEV_MCAN17_MCANSS_CAN_RXD", "Input clock"},
+	[814]	= {184,	0,	"DEV_MCAN2_MCANSS_HCLK_CLK", "Input clock"},
+	[815]	= {184,	1,	"DEV_MCAN2_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[816]	= {184,	2,	"DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN2_MCANSS_CCLK_CLK"},
+	[817]	= {184,	3,	"DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN2_MCANSS_CCLK_CLK"},
+	[818]	= {184,	4,	"DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN2_MCANSS_CCLK_CLK"},
+	[819]	= {184,	5,	"DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN2_MCANSS_CCLK_CLK"},
+	[820]	= {184,	6,	"DEV_MCAN2_MCANSS_CAN_RXD", "Input clock"},
+	[821]	= {185,	0,	"DEV_MCAN3_MCANSS_HCLK_CLK", "Input clock"},
+	[822]	= {185,	1,	"DEV_MCAN3_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[823]	= {185,	2,	"DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN3_MCANSS_CCLK_CLK"},
+	[824]	= {185,	3,	"DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN3_MCANSS_CCLK_CLK"},
+	[825]	= {185,	4,	"DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN3_MCANSS_CCLK_CLK"},
+	[826]	= {185,	5,	"DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN3_MCANSS_CCLK_CLK"},
+	[827]	= {185,	6,	"DEV_MCAN3_MCANSS_CAN_RXD", "Input clock"},
+	[828]	= {186,	0,	"DEV_MCAN4_MCANSS_HCLK_CLK", "Input clock"},
+	[829]	= {186,	1,	"DEV_MCAN4_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[830]	= {186,	2,	"DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN4_MCANSS_CCLK_CLK"},
+	[831]	= {186,	3,	"DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN4_MCANSS_CCLK_CLK"},
+	[832]	= {186,	4,	"DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN4_MCANSS_CCLK_CLK"},
+	[833]	= {186,	5,	"DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN4_MCANSS_CCLK_CLK"},
+	[834]	= {186,	6,	"DEV_MCAN4_MCANSS_CAN_RXD", "Input clock"},
+	[835]	= {187,	0,	"DEV_MCAN5_MCANSS_HCLK_CLK", "Input clock"},
+	[836]	= {187,	1,	"DEV_MCAN5_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[837]	= {187,	2,	"DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN5_MCANSS_CCLK_CLK"},
+	[838]	= {187,	3,	"DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN5_MCANSS_CCLK_CLK"},
+	[839]	= {187,	4,	"DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN5_MCANSS_CCLK_CLK"},
+	[840]	= {187,	5,	"DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN5_MCANSS_CCLK_CLK"},
+	[841]	= {187,	6,	"DEV_MCAN5_MCANSS_CAN_RXD", "Input clock"},
+	[842]	= {188,	0,	"DEV_MCAN6_MCANSS_HCLK_CLK", "Input clock"},
+	[843]	= {188,	1,	"DEV_MCAN6_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[844]	= {188,	2,	"DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN6_MCANSS_CCLK_CLK"},
+	[845]	= {188,	3,	"DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN6_MCANSS_CCLK_CLK"},
+	[846]	= {188,	4,	"DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN6_MCANSS_CCLK_CLK"},
+	[847]	= {188,	5,	"DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN6_MCANSS_CCLK_CLK"},
+	[848]	= {188,	6,	"DEV_MCAN6_MCANSS_CAN_RXD", "Input clock"},
+	[849]	= {189,	0,	"DEV_MCAN7_MCANSS_HCLK_CLK", "Input clock"},
+	[850]	= {189,	1,	"DEV_MCAN7_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[851]	= {189,	2,	"DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN7_MCANSS_CCLK_CLK"},
+	[852]	= {189,	3,	"DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN7_MCANSS_CCLK_CLK"},
+	[853]	= {189,	4,	"DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN7_MCANSS_CCLK_CLK"},
+	[854]	= {189,	5,	"DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN7_MCANSS_CCLK_CLK"},
+	[855]	= {189,	6,	"DEV_MCAN7_MCANSS_CAN_RXD", "Input clock"},
+	[856]	= {190,	0,	"DEV_MCAN8_MCANSS_HCLK_CLK", "Input clock"},
+	[857]	= {190,	1,	"DEV_MCAN8_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[858]	= {190,	2,	"DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN8_MCANSS_CCLK_CLK"},
+	[859]	= {190,	3,	"DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN8_MCANSS_CCLK_CLK"},
+	[860]	= {190,	4,	"DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN8_MCANSS_CCLK_CLK"},
+	[861]	= {190,	5,	"DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN8_MCANSS_CCLK_CLK"},
+	[862]	= {190,	6,	"DEV_MCAN8_MCANSS_CAN_RXD", "Input clock"},
+	[863]	= {191,	0,	"DEV_MCAN9_MCANSS_HCLK_CLK", "Input clock"},
+	[864]	= {191,	1,	"DEV_MCAN9_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[865]	= {191,	2,	"DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCAN9_MCANSS_CCLK_CLK"},
+	[866]	= {191,	3,	"DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCAN9_MCANSS_CCLK_CLK"},
+	[867]	= {191,	4,	"DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCAN9_MCANSS_CCLK_CLK"},
+	[868]	= {191,	5,	"DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCAN9_MCANSS_CCLK_CLK"},
+	[869]	= {191,	6,	"DEV_MCAN9_MCANSS_CAN_RXD", "Input clock"},
+	[870]	= {209,	0,	"DEV_MCASP0_AUX_CLK", "Input muxed clock"},
+	[871]	= {209,	1,	"DEV_MCASP0_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK", "Parent input clock option to DEV_MCASP0_AUX_CLK"},
+	[872]	= {209,	2,	"DEV_MCASP0_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK", "Parent input clock option to DEV_MCASP0_AUX_CLK"},
+	[873]	= {209,	5,	"DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP0_AUX_CLK"},
+	[874]	= {209,	6,	"DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP0_AUX_CLK"},
+	[875]	= {209,	7,	"DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP0_AUX_CLK"},
+	[876]	= {209,	8,	"DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP0_AUX_CLK"},
+	[877]	= {209,	9,	"DEV_MCASP0_MCASP_AFSX_POUT", "Output clock"},
+	[878]	= {209,	10,	"DEV_MCASP0_MCASP_AHCLKR_POUT", "Output clock"},
+	[879]	= {209,	11,	"DEV_MCASP0_MCASP_AHCLKR_PIN", "Input muxed clock"},
+	[880]	= {209,	12,	"DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN"},
+	[881]	= {209,	13,	"DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN"},
+	[882]	= {209,	14,	"DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN"},
+	[883]	= {209,	15,	"DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN"},
+	[884]	= {209,	20,	"DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN"},
+	[885]	= {209,	21,	"DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN"},
+	[886]	= {209,	22,	"DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN"},
+	[887]	= {209,	23,	"DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKR_PIN"},
+	[888]	= {209,	28,	"DEV_MCASP0_MCASP_ACLKX_POUT", "Output clock"},
+	[889]	= {209,	29,	"DEV_MCASP0_MCASP_AFSR_POUT", "Output clock"},
+	[890]	= {209,	30,	"DEV_MCASP0_VBUSP_CLK", "Input clock"},
+	[891]	= {209,	31,	"DEV_MCASP0_MCASP_ACLKR_POUT", "Output clock"},
+	[892]	= {209,	32,	"DEV_MCASP0_MCASP_AHCLKX_POUT", "Output clock"},
+	[893]	= {209,	33,	"DEV_MCASP0_MCASP_ACLKX_PIN", "Input clock"},
+	[894]	= {209,	34,	"DEV_MCASP0_MCASP_AHCLKX_PIN", "Input muxed clock"},
+	[895]	= {209,	35,	"DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN"},
+	[896]	= {209,	36,	"DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN"},
+	[897]	= {209,	37,	"DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN"},
+	[898]	= {209,	38,	"DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN"},
+	[899]	= {209,	43,	"DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN"},
+	[900]	= {209,	44,	"DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN"},
+	[901]	= {209,	45,	"DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN"},
+	[902]	= {209,	46,	"DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP0_MCASP_AHCLKX_PIN"},
+	[903]	= {209,	51,	"DEV_MCASP0_MCASP_ACLKR_PIN", "Input clock"},
+	[904]	= {210,	0,	"DEV_MCASP1_AUX_CLK", "Input muxed clock"},
+	[905]	= {210,	1,	"DEV_MCASP1_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK", "Parent input clock option to DEV_MCASP1_AUX_CLK"},
+	[906]	= {210,	2,	"DEV_MCASP1_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK", "Parent input clock option to DEV_MCASP1_AUX_CLK"},
+	[907]	= {210,	5,	"DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP1_AUX_CLK"},
+	[908]	= {210,	6,	"DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP1_AUX_CLK"},
+	[909]	= {210,	7,	"DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP1_AUX_CLK"},
+	[910]	= {210,	8,	"DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP1_AUX_CLK"},
+	[911]	= {210,	9,	"DEV_MCASP1_MCASP_AFSX_POUT", "Output clock"},
+	[912]	= {210,	10,	"DEV_MCASP1_MCASP_AHCLKR_POUT", "Output clock"},
+	[913]	= {210,	11,	"DEV_MCASP1_MCASP_AHCLKR_PIN", "Input muxed clock"},
+	[914]	= {210,	12,	"DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN"},
+	[915]	= {210,	13,	"DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN"},
+	[916]	= {210,	14,	"DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN"},
+	[917]	= {210,	15,	"DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN"},
+	[918]	= {210,	20,	"DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN"},
+	[919]	= {210,	21,	"DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN"},
+	[920]	= {210,	22,	"DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN"},
+	[921]	= {210,	23,	"DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKR_PIN"},
+	[922]	= {210,	28,	"DEV_MCASP1_MCASP_ACLKX_POUT", "Output clock"},
+	[923]	= {210,	29,	"DEV_MCASP1_MCASP_AFSR_POUT", "Output clock"},
+	[924]	= {210,	30,	"DEV_MCASP1_VBUSP_CLK", "Input clock"},
+	[925]	= {210,	31,	"DEV_MCASP1_MCASP_ACLKR_POUT", "Output clock"},
+	[926]	= {210,	32,	"DEV_MCASP1_MCASP_AHCLKX_POUT", "Output clock"},
+	[927]	= {210,	33,	"DEV_MCASP1_MCASP_ACLKX_PIN", "Input clock"},
+	[928]	= {210,	34,	"DEV_MCASP1_MCASP_AHCLKX_PIN", "Input muxed clock"},
+	[929]	= {210,	35,	"DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN"},
+	[930]	= {210,	36,	"DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN"},
+	[931]	= {210,	37,	"DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN"},
+	[932]	= {210,	38,	"DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN"},
+	[933]	= {210,	43,	"DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN"},
+	[934]	= {210,	44,	"DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN"},
+	[935]	= {210,	45,	"DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN"},
+	[936]	= {210,	46,	"DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP1_MCASP_AHCLKX_PIN"},
+	[937]	= {210,	51,	"DEV_MCASP1_MCASP_ACLKR_PIN", "Input clock"},
+	[938]	= {211,	0,	"DEV_MCASP2_AUX_CLK", "Input muxed clock"},
+	[939]	= {211,	1,	"DEV_MCASP2_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK", "Parent input clock option to DEV_MCASP2_AUX_CLK"},
+	[940]	= {211,	2,	"DEV_MCASP2_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK", "Parent input clock option to DEV_MCASP2_AUX_CLK"},
+	[941]	= {211,	5,	"DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP2_AUX_CLK"},
+	[942]	= {211,	6,	"DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP2_AUX_CLK"},
+	[943]	= {211,	7,	"DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP2_AUX_CLK"},
+	[944]	= {211,	8,	"DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP2_AUX_CLK"},
+	[945]	= {211,	9,	"DEV_MCASP2_MCASP_AFSX_POUT", "Output clock"},
+	[946]	= {211,	10,	"DEV_MCASP2_MCASP_AHCLKR_POUT", "Output clock"},
+	[947]	= {211,	11,	"DEV_MCASP2_MCASP_AHCLKR_PIN", "Input muxed clock"},
+	[948]	= {211,	12,	"DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN"},
+	[949]	= {211,	13,	"DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN"},
+	[950]	= {211,	14,	"DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN"},
+	[951]	= {211,	15,	"DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN"},
+	[952]	= {211,	20,	"DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN"},
+	[953]	= {211,	21,	"DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN"},
+	[954]	= {211,	22,	"DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN"},
+	[955]	= {211,	23,	"DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKR_PIN"},
+	[956]	= {211,	28,	"DEV_MCASP2_MCASP_ACLKX_POUT", "Output clock"},
+	[957]	= {211,	29,	"DEV_MCASP2_MCASP_AFSR_POUT", "Output clock"},
+	[958]	= {211,	30,	"DEV_MCASP2_VBUSP_CLK", "Input clock"},
+	[959]	= {211,	31,	"DEV_MCASP2_MCASP_ACLKR_POUT", "Output clock"},
+	[960]	= {211,	32,	"DEV_MCASP2_MCASP_AHCLKX_POUT", "Output clock"},
+	[961]	= {211,	33,	"DEV_MCASP2_MCASP_ACLKX_PIN", "Input clock"},
+	[962]	= {211,	34,	"DEV_MCASP2_MCASP_AHCLKX_PIN", "Input muxed clock"},
+	[963]	= {211,	35,	"DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN"},
+	[964]	= {211,	36,	"DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN"},
+	[965]	= {211,	37,	"DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN"},
+	[966]	= {211,	38,	"DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN"},
+	[967]	= {211,	43,	"DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN"},
+	[968]	= {211,	44,	"DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN"},
+	[969]	= {211,	45,	"DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN"},
+	[970]	= {211,	46,	"DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP2_MCASP_AHCLKX_PIN"},
+	[971]	= {211,	51,	"DEV_MCASP2_MCASP_ACLKR_PIN", "Input clock"},
+	[972]	= {212,	0,	"DEV_MCASP3_AUX_CLK", "Input muxed clock"},
+	[973]	= {212,	1,	"DEV_MCASP3_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK", "Parent input clock option to DEV_MCASP3_AUX_CLK"},
+	[974]	= {212,	2,	"DEV_MCASP3_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK", "Parent input clock option to DEV_MCASP3_AUX_CLK"},
+	[975]	= {212,	5,	"DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP3_AUX_CLK"},
+	[976]	= {212,	6,	"DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP3_AUX_CLK"},
+	[977]	= {212,	7,	"DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP3_AUX_CLK"},
+	[978]	= {212,	8,	"DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP3_AUX_CLK"},
+	[979]	= {212,	9,	"DEV_MCASP3_MCASP_AFSX_POUT", "Output clock"},
+	[980]	= {212,	10,	"DEV_MCASP3_MCASP_AHCLKR_POUT", "Output clock"},
+	[981]	= {212,	11,	"DEV_MCASP3_MCASP_AHCLKR_PIN", "Input muxed clock"},
+	[982]	= {212,	12,	"DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN"},
+	[983]	= {212,	13,	"DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN"},
+	[984]	= {212,	14,	"DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN"},
+	[985]	= {212,	15,	"DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN"},
+	[986]	= {212,	20,	"DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN"},
+	[987]	= {212,	21,	"DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN"},
+	[988]	= {212,	22,	"DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN"},
+	[989]	= {212,	23,	"DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKR_PIN"},
+	[990]	= {212,	28,	"DEV_MCASP3_MCASP_ACLKX_POUT", "Output clock"},
+	[991]	= {212,	29,	"DEV_MCASP3_MCASP_AFSR_POUT", "Output clock"},
+	[992]	= {212,	30,	"DEV_MCASP3_VBUSP_CLK", "Input clock"},
+	[993]	= {212,	31,	"DEV_MCASP3_MCASP_ACLKR_POUT", "Output clock"},
+	[994]	= {212,	32,	"DEV_MCASP3_MCASP_AHCLKX_POUT", "Output clock"},
+	[995]	= {212,	33,	"DEV_MCASP3_MCASP_ACLKX_PIN", "Input clock"},
+	[996]	= {212,	34,	"DEV_MCASP3_MCASP_AHCLKX_PIN", "Input muxed clock"},
+	[997]	= {212,	35,	"DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN"},
+	[998]	= {212,	36,	"DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN"},
+	[999]	= {212,	37,	"DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN"},
+	[1000]	= {212,	38,	"DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN"},
+	[1001]	= {212,	43,	"DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN"},
+	[1002]	= {212,	44,	"DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN"},
+	[1003]	= {212,	45,	"DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN"},
+	[1004]	= {212,	46,	"DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP3_MCASP_AHCLKX_PIN"},
+	[1005]	= {212,	51,	"DEV_MCASP3_MCASP_ACLKR_PIN", "Input clock"},
+	[1006]	= {213,	0,	"DEV_MCASP4_AUX_CLK", "Input muxed clock"},
+	[1007]	= {213,	1,	"DEV_MCASP4_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK", "Parent input clock option to DEV_MCASP4_AUX_CLK"},
+	[1008]	= {213,	2,	"DEV_MCASP4_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK", "Parent input clock option to DEV_MCASP4_AUX_CLK"},
+	[1009]	= {213,	5,	"DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP4_AUX_CLK"},
+	[1010]	= {213,	6,	"DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP4_AUX_CLK"},
+	[1011]	= {213,	7,	"DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP4_AUX_CLK"},
+	[1012]	= {213,	8,	"DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP4_AUX_CLK"},
+	[1013]	= {213,	9,	"DEV_MCASP4_MCASP_AFSX_POUT", "Output clock"},
+	[1014]	= {213,	10,	"DEV_MCASP4_MCASP_AHCLKR_POUT", "Output clock"},
+	[1015]	= {213,	11,	"DEV_MCASP4_MCASP_AHCLKR_PIN", "Input muxed clock"},
+	[1016]	= {213,	12,	"DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN"},
+	[1017]	= {213,	13,	"DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN"},
+	[1018]	= {213,	14,	"DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN"},
+	[1019]	= {213,	15,	"DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN"},
+	[1020]	= {213,	20,	"DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN"},
+	[1021]	= {213,	21,	"DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN"},
+	[1022]	= {213,	22,	"DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN"},
+	[1023]	= {213,	23,	"DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKR_PIN"},
+	[1024]	= {213,	28,	"DEV_MCASP4_MCASP_ACLKX_POUT", "Output clock"},
+	[1025]	= {213,	29,	"DEV_MCASP4_MCASP_AFSR_POUT", "Output clock"},
+	[1026]	= {213,	30,	"DEV_MCASP4_VBUSP_CLK", "Input clock"},
+	[1027]	= {213,	31,	"DEV_MCASP4_MCASP_ACLKR_POUT", "Output clock"},
+	[1028]	= {213,	32,	"DEV_MCASP4_MCASP_AHCLKX_POUT", "Output clock"},
+	[1029]	= {213,	33,	"DEV_MCASP4_MCASP_ACLKX_PIN", "Input clock"},
+	[1030]	= {213,	34,	"DEV_MCASP4_MCASP_AHCLKX_PIN", "Input muxed clock"},
+	[1031]	= {213,	35,	"DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN"},
+	[1032]	= {213,	36,	"DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN"},
+	[1033]	= {213,	37,	"DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN"},
+	[1034]	= {213,	38,	"DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN"},
+	[1035]	= {213,	43,	"DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN"},
+	[1036]	= {213,	44,	"DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN"},
+	[1037]	= {213,	45,	"DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN"},
+	[1038]	= {213,	46,	"DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3", "Parent input clock option to DEV_MCASP4_MCASP_AHCLKX_PIN"},
+	[1039]	= {213,	51,	"DEV_MCASP4_MCASP_ACLKR_PIN", "Input clock"},
+	[1040]	= {339,	0,	"DEV_MCSPI0_IO_CLKSPIO_CLK", "Output clock"},
+	[1041]	= {339,	1,	"DEV_MCSPI0_VBUSP_CLK", "Input clock"},
+	[1042]	= {339,	2,	"DEV_MCSPI0_CLKSPIREF_CLK", "Input clock"},
+	[1043]	= {340,	0,	"DEV_MCSPI1_IO_CLKSPIO_CLK", "Output clock"},
+	[1044]	= {340,	1,	"DEV_MCSPI1_VBUSP_CLK", "Input clock"},
+	[1045]	= {340,	2,	"DEV_MCSPI1_CLKSPIREF_CLK", "Input clock"},
+	[1046]	= {341,	0,	"DEV_MCSPI2_IO_CLKSPIO_CLK", "Output clock"},
+	[1047]	= {341,	1,	"DEV_MCSPI2_VBUSP_CLK", "Input clock"},
+	[1048]	= {341,	2,	"DEV_MCSPI2_CLKSPIREF_CLK", "Input clock"},
+	[1049]	= {342,	0,	"DEV_MCSPI3_IO_CLKSPIO_CLK", "Output clock"},
+	[1050]	= {342,	1,	"DEV_MCSPI3_VBUSP_CLK", "Input clock"},
+	[1051]	= {342,	2,	"DEV_MCSPI3_CLKSPIREF_CLK", "Input clock"},
+	[1052]	= {342,	3,	"DEV_MCSPI3_IO_CLKSPII_CLK", "Input muxed clock"},
+	[1053]	= {342,	4,	"DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK", "Parent input clock option to DEV_MCSPI3_IO_CLKSPII_CLK"},
+	[1054]	= {343,	0,	"DEV_MCSPI4_IO_CLKSPIO_CLK", "Output clock"},
+	[1055]	= {343,	1,	"DEV_MCSPI4_VBUSP_CLK", "Input clock"},
+	[1056]	= {343,	2,	"DEV_MCSPI4_CLKSPIREF_CLK", "Input clock"},
+	[1057]	= {343,	3,	"DEV_MCSPI4_IO_CLKSPII_CLK", "Input clock"},
+	[1058]	= {344,	0,	"DEV_MCSPI5_IO_CLKSPIO_CLK", "Output clock"},
+	[1059]	= {344,	1,	"DEV_MCSPI5_VBUSP_CLK", "Input clock"},
+	[1060]	= {344,	2,	"DEV_MCSPI5_CLKSPIREF_CLK", "Input clock"},
+	[1061]	= {345,	0,	"DEV_MCSPI6_IO_CLKSPIO_CLK", "Output clock"},
+	[1062]	= {345,	1,	"DEV_MCSPI6_VBUSP_CLK", "Input clock"},
+	[1063]	= {345,	2,	"DEV_MCSPI6_CLKSPIREF_CLK", "Input clock"},
+	[1064]	= {346,	0,	"DEV_MCSPI7_IO_CLKSPIO_CLK", "Output clock"},
+	[1065]	= {346,	1,	"DEV_MCSPI7_VBUSP_CLK", "Input clock"},
+	[1066]	= {346,	2,	"DEV_MCSPI7_CLKSPIREF_CLK", "Input clock"},
+	[1067]	= {0,	0,	"DEV_MCU_ADC12FC_16FFC0_ADC_CLK", "Input muxed clock"},
+	[1068]	= {0,	1,	"DEV_MCU_ADC12FC_16FFC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCU_ADC12FC_16FFC0_ADC_CLK"},
+	[1069]	= {0,	2,	"DEV_MCU_ADC12FC_16FFC0_ADC_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK", "Parent input clock option to DEV_MCU_ADC12FC_16FFC0_ADC_CLK"},
+	[1070]	= {0,	3,	"DEV_MCU_ADC12FC_16FFC0_ADC_CLK_PARENT_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK", "Parent input clock option to DEV_MCU_ADC12FC_16FFC0_ADC_CLK"},
+	[1071]	= {0,	4,	"DEV_MCU_ADC12FC_16FFC0_ADC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCU_ADC12FC_16FFC0_ADC_CLK"},
+	[1072]	= {0,	5,	"DEV_MCU_ADC12FC_16FFC0_VBUS_CLK", "Input clock"},
+	[1073]	= {0,	6,	"DEV_MCU_ADC12FC_16FFC0_SYS_CLK", "Input clock"},
+	[1074]	= {1,	0,	"DEV_MCU_ADC12FC_16FFC1_ADC_CLK", "Input muxed clock"},
+	[1075]	= {1,	1,	"DEV_MCU_ADC12FC_16FFC1_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCU_ADC12FC_16FFC1_ADC_CLK"},
+	[1076]	= {1,	2,	"DEV_MCU_ADC12FC_16FFC1_ADC_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK", "Parent input clock option to DEV_MCU_ADC12FC_16FFC1_ADC_CLK"},
+	[1077]	= {1,	3,	"DEV_MCU_ADC12FC_16FFC1_ADC_CLK_PARENT_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK", "Parent input clock option to DEV_MCU_ADC12FC_16FFC1_ADC_CLK"},
+	[1078]	= {1,	4,	"DEV_MCU_ADC12FC_16FFC1_ADC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCU_ADC12FC_16FFC1_ADC_CLK"},
+	[1079]	= {1,	5,	"DEV_MCU_ADC12FC_16FFC1_VBUS_CLK", "Input clock"},
+	[1080]	= {1,	6,	"DEV_MCU_ADC12FC_16FFC1_SYS_CLK", "Input clock"},
+	[1081]	= {29,	0,	"DEV_MCU_CPSW0_MDIO_MDCLK_O", "Output clock"},
+	[1082]	= {29,	1,	"DEV_MCU_CPSW0_CPTS_GENF0", "Output clock"},
+	[1083]	= {29,	3,	"DEV_MCU_CPSW0_CPTS_RFT_CLK", "Input muxed clock"},
+	[1084]	= {29,	4,	"DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK", "Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK"},
+	[1085]	= {29,	5,	"DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK", "Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK"},
+	[1086]	= {29,	6,	"DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK"},
+	[1087]	= {29,	7,	"DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK"},
+	[1088]	= {29,	8,	"DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK"},
+	[1089]	= {29,	9,	"DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK"},
+	[1090]	= {29,	10,	"DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK", "Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK"},
+	[1091]	= {29,	11,	"DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK", "Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK"},
+	[1092]	= {29,	12,	"DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK", "Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK"},
+	[1093]	= {29,	13,	"DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK", "Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK"},
+	[1094]	= {29,	18,	"DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK", "Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK"},
+	[1095]	= {29,	19,	"DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK2", "Parent input clock option to DEV_MCU_CPSW0_CPTS_RFT_CLK"},
+	[1096]	= {29,	20,	"DEV_MCU_CPSW0_GMII1_MR_CLK", "Input clock"},
+	[1097]	= {29,	21,	"DEV_MCU_CPSW0_GMII_RFT_CLK", "Input clock"},
+	[1098]	= {29,	22,	"DEV_MCU_CPSW0_RGMII1_RXC_I", "Input clock"},
+	[1099]	= {29,	26,	"DEV_MCU_CPSW0_RMII_MHZ_50_CLK", "Input clock"},
+	[1100]	= {29,	27,	"DEV_MCU_CPSW0_RGMII1_TXC_O", "Output clock"},
+	[1101]	= {29,	28,	"DEV_MCU_CPSW0_CPPI_CLK_CLK", "Input clock"},
+	[1102]	= {29,	29,	"DEV_MCU_CPSW0_RGMII_MHZ_5_CLK", "Input clock"},
+	[1103]	= {29,	30,	"DEV_MCU_CPSW0_GMII1_MT_CLK", "Input clock"},
+	[1104]	= {29,	32,	"DEV_MCU_CPSW0_RGMII_MHZ_50_CLK", "Input clock"},
+	[1105]	= {29,	33,	"DEV_MCU_CPSW0_RGMII_MHZ_250_CLK", "Input clock"},
+	[1106]	= {37,	0,	"DEV_MCU_CPT2_AGGR0_VCLK_CLK", "Input clock"},
+	[1107]	= {53,	0,	"DEV_MCU_DCC0_DCC_CLKSRC0_CLK", "Input clock"},
+	[1108]	= {53,	1,	"DEV_MCU_DCC0_DCC_CLKSRC1_CLK", "Input clock"},
+	[1109]	= {53,	2,	"DEV_MCU_DCC0_DCC_CLKSRC2_CLK", "Input clock"},
+	[1110]	= {53,	3,	"DEV_MCU_DCC0_DCC_CLKSRC3_CLK", "Input clock"},
+	[1111]	= {53,	4,	"DEV_MCU_DCC0_DCC_CLKSRC4_CLK", "Input clock"},
+	[1112]	= {53,	5,	"DEV_MCU_DCC0_DCC_CLKSRC5_CLK", "Input clock"},
+	[1113]	= {53,	6,	"DEV_MCU_DCC0_DCC_CLKSRC6_CLK", "Input clock"},
+	[1114]	= {53,	7,	"DEV_MCU_DCC0_DCC_CLKSRC7_CLK", "Input clock"},
+	[1115]	= {53,	8,	"DEV_MCU_DCC0_DCC_INPUT00_CLK", "Input clock"},
+	[1116]	= {53,	9,	"DEV_MCU_DCC0_DCC_INPUT01_CLK", "Input clock"},
+	[1117]	= {53,	10,	"DEV_MCU_DCC0_DCC_INPUT02_CLK", "Input clock"},
+	[1118]	= {53,	11,	"DEV_MCU_DCC0_DCC_INPUT10_CLK", "Input clock"},
+	[1119]	= {53,	12,	"DEV_MCU_DCC0_VBUS_CLK", "Input clock"},
+	[1120]	= {54,	0,	"DEV_MCU_DCC1_DCC_CLKSRC0_CLK", "Input clock"},
+	[1121]	= {54,	1,	"DEV_MCU_DCC1_DCC_CLKSRC1_CLK", "Input clock"},
+	[1122]	= {54,	2,	"DEV_MCU_DCC1_DCC_CLKSRC2_CLK", "Input clock"},
+	[1123]	= {54,	3,	"DEV_MCU_DCC1_DCC_CLKSRC3_CLK", "Input clock"},
+	[1124]	= {54,	4,	"DEV_MCU_DCC1_DCC_CLKSRC4_CLK", "Input clock"},
+	[1125]	= {54,	5,	"DEV_MCU_DCC1_DCC_CLKSRC5_CLK", "Input clock"},
+	[1126]	= {54,	6,	"DEV_MCU_DCC1_DCC_CLKSRC6_CLK", "Input clock"},
+	[1127]	= {54,	7,	"DEV_MCU_DCC1_DCC_CLKSRC7_CLK", "Input clock"},
+	[1128]	= {54,	8,	"DEV_MCU_DCC1_DCC_INPUT00_CLK", "Input clock"},
+	[1129]	= {54,	9,	"DEV_MCU_DCC1_DCC_INPUT01_CLK", "Input clock"},
+	[1130]	= {54,	10,	"DEV_MCU_DCC1_DCC_INPUT02_CLK", "Input clock"},
+	[1131]	= {54,	11,	"DEV_MCU_DCC1_DCC_INPUT10_CLK", "Input clock"},
+	[1132]	= {54,	12,	"DEV_MCU_DCC1_VBUS_CLK", "Input clock"},
+	[1133]	= {55,	0,	"DEV_MCU_DCC2_DCC_CLKSRC0_CLK", "Input clock"},
+	[1134]	= {55,	1,	"DEV_MCU_DCC2_DCC_CLKSRC1_CLK", "Input clock"},
+	[1135]	= {55,	2,	"DEV_MCU_DCC2_DCC_CLKSRC2_CLK", "Input clock"},
+	[1136]	= {55,	3,	"DEV_MCU_DCC2_DCC_CLKSRC3_CLK", "Input clock"},
+	[1137]	= {55,	4,	"DEV_MCU_DCC2_DCC_CLKSRC4_CLK", "Input clock"},
+	[1138]	= {55,	6,	"DEV_MCU_DCC2_DCC_CLKSRC6_CLK", "Input clock"},
+	[1139]	= {55,	7,	"DEV_MCU_DCC2_DCC_CLKSRC7_CLK", "Input clock"},
+	[1140]	= {55,	8,	"DEV_MCU_DCC2_DCC_INPUT00_CLK", "Input clock"},
+	[1141]	= {55,	9,	"DEV_MCU_DCC2_DCC_INPUT01_CLK", "Input clock"},
+	[1142]	= {55,	10,	"DEV_MCU_DCC2_DCC_INPUT02_CLK", "Input clock"},
+	[1143]	= {55,	11,	"DEV_MCU_DCC2_DCC_INPUT10_CLK", "Input clock"},
+	[1144]	= {55,	12,	"DEV_MCU_DCC2_VBUS_CLK", "Input clock"},
+	[1145]	= {105,	0,	"DEV_MCU_ESM0_CLK", "Input clock"},
+	[1146]	= {107,	0,	"DEV_MCU_FSS0_FSAS_0_GCLK", "Input clock"},
+	[1147]	= {108,	1,	"DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX2_INV_CLK", "Input clock"},
+	[1148]	= {108,	2,	"DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX1_INV_CLK", "Input clock"},
+	[1149]	= {108,	3,	"DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX1_CLK", "Input clock"},
+	[1150]	= {108,	6,	"DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX2_CLK", "Input clock"},
+	[1151]	= {108,	7,	"DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_OUT_CLK_N", "Output clock"},
+	[1152]	= {108,	8,	"DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_OUT_CLK_P", "Output clock"},
+	[1153]	= {108,	11,	"DEV_MCU_FSS0_HYPERBUS1P0_0_CBA_CLK", "Input clock"},
+	[1154]	= {109,	0,	"DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK", "Input muxed clock"},
+	[1155]	= {109,	1,	"DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_MCU_OSPI0_DQS_OUT", "Parent input clock option to DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK"},
+	[1156]	= {109,	2,	"DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK", "Parent input clock option to DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK"},
+	[1157]	= {109,	3,	"DEV_MCU_FSS0_OSPI_0_OSPI_HCLK_CLK", "Input clock"},
+	[1158]	= {109,	4,	"DEV_MCU_FSS0_OSPI_0_OSPI_OCLK_CLK", "Output clock"},
+	[1159]	= {109,	5,	"DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK", "Input muxed clock"},
+	[1160]	= {109,	6,	"DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK"},
+	[1161]	= {109,	7,	"DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK"},
+	[1162]	= {109,	8,	"DEV_MCU_FSS0_OSPI_0_OSPI_DQS_CLK", "Input clock"},
+	[1163]	= {109,	9,	"DEV_MCU_FSS0_OSPI_0_OSPI_PCLK_CLK", "Input clock"},
+	[1164]	= {110,	0,	"DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK", "Input muxed clock"},
+	[1165]	= {110,	1,	"DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK_PARENT_BOARD_0_MCU_OSPI1_DQS_OUT", "Parent input clock option to DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK"},
+	[1166]	= {110,	2,	"DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK_PARENT_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK", "Parent input clock option to DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK"},
+	[1167]	= {110,	3,	"DEV_MCU_FSS0_OSPI_1_OSPI_HCLK_CLK", "Input clock"},
+	[1168]	= {110,	4,	"DEV_MCU_FSS0_OSPI_1_OSPI_OCLK_CLK", "Output clock"},
+	[1169]	= {110,	5,	"DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK", "Input muxed clock"},
+	[1170]	= {110,	6,	"DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK"},
+	[1171]	= {110,	7,	"DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK", "Parent input clock option to DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK"},
+	[1172]	= {110,	8,	"DEV_MCU_FSS0_OSPI_1_OSPI_DQS_CLK", "Input clock"},
+	[1173]	= {110,	9,	"DEV_MCU_FSS0_OSPI_1_OSPI_PCLK_CLK", "Input clock"},
+	[1174]	= {221,	0,	"DEV_MCU_I2C0_PORSCL", "Output clock"},
+	[1175]	= {221,	1,	"DEV_MCU_I2C0_PISYS_CLK", "Input clock"},
+	[1176]	= {221,	2,	"DEV_MCU_I2C0_CLK", "Input clock"},
+	[1177]	= {221,	3,	"DEV_MCU_I2C0_PISCL", "Input clock"},
+	[1178]	= {222,	0,	"DEV_MCU_I2C1_PORSCL", "Output clock"},
+	[1179]	= {222,	1,	"DEV_MCU_I2C1_PISYS_CLK", "Input clock"},
+	[1180]	= {222,	2,	"DEV_MCU_I2C1_CLK", "Input clock"},
+	[1181]	= {222,	3,	"DEV_MCU_I2C1_PISCL", "Input clock"},
+	[1182]	= {118,	0,	"DEV_MCU_I3C0_I3C_SCL_DI", "Input clock"},
+	[1183]	= {118,	1,	"DEV_MCU_I3C0_I3C_SCL_DO", "Output clock"},
+	[1184]	= {118,	2,	"DEV_MCU_I3C0_I3C_SCLK_CLK", "Input clock"},
+	[1185]	= {118,	3,	"DEV_MCU_I3C0_I3C_PCLK_CLK", "Input clock"},
+	[1186]	= {118,	4,	"DEV_MCU_I3C0_I3C_SDA_DI", "Input clock"},
+	[1187]	= {119,	2,	"DEV_MCU_I3C1_I3C_SCLK_CLK", "Input clock"},
+	[1188]	= {119,	3,	"DEV_MCU_I3C1_I3C_PCLK_CLK", "Input clock"},
+	[1189]	= {207,	0,	"DEV_MCU_MCAN0_MCANSS_HCLK_CLK", "Input clock"},
+	[1190]	= {207,	1,	"DEV_MCU_MCAN0_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[1191]	= {207,	2,	"DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK", "Parent input clock option to DEV_MCU_MCAN0_MCANSS_CCLK_CLK"},
+	[1192]	= {207,	3,	"DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCU_MCAN0_MCANSS_CCLK_CLK"},
+	[1193]	= {207,	4,	"DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK", "Parent input clock option to DEV_MCU_MCAN0_MCANSS_CCLK_CLK"},
+	[1194]	= {207,	5,	"DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCU_MCAN0_MCANSS_CCLK_CLK"},
+	[1195]	= {207,	6,	"DEV_MCU_MCAN0_MCANSS_CAN_RXD", "Input clock"},
+	[1196]	= {208,	0,	"DEV_MCU_MCAN1_MCANSS_HCLK_CLK", "Input clock"},
+	[1197]	= {208,	1,	"DEV_MCU_MCAN1_MCANSS_CCLK_CLK", "Input muxed clock"},
+	[1198]	= {208,	2,	"DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK", "Parent input clock option to DEV_MCU_MCAN1_MCANSS_CCLK_CLK"},
+	[1199]	= {208,	3,	"DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCU_MCAN1_MCANSS_CCLK_CLK"},
+	[1200]	= {208,	4,	"DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK", "Parent input clock option to DEV_MCU_MCAN1_MCANSS_CCLK_CLK"},
+	[1201]	= {208,	5,	"DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCU_MCAN1_MCANSS_CCLK_CLK"},
+	[1202]	= {208,	6,	"DEV_MCU_MCAN1_MCANSS_CAN_RXD", "Input clock"},
+	[1203]	= {347,	0,	"DEV_MCU_MCSPI0_IO_CLKSPIO_CLK", "Output clock"},
+	[1204]	= {347,	1,	"DEV_MCU_MCSPI0_VBUSP_CLK", "Input clock"},
+	[1205]	= {347,	2,	"DEV_MCU_MCSPI0_CLKSPIREF_CLK", "Input clock"},
+	[1206]	= {348,	0,	"DEV_MCU_MCSPI1_IO_CLKSPIO_CLK", "Output clock"},
+	[1207]	= {348,	1,	"DEV_MCU_MCSPI1_VBUSP_CLK", "Input clock"},
+	[1208]	= {348,	2,	"DEV_MCU_MCSPI1_CLKSPIREF_CLK", "Input clock"},
+	[1209]	= {348,	3,	"DEV_MCU_MCSPI1_IO_CLKSPII_CLK", "Input muxed clock"},
+	[1210]	= {348,	4,	"DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK", "Parent input clock option to DEV_MCU_MCSPI1_IO_CLKSPII_CLK"},
+	[1211]	= {349,	0,	"DEV_MCU_MCSPI2_IO_CLKSPIO_CLK", "Output clock"},
+	[1212]	= {349,	1,	"DEV_MCU_MCSPI2_VBUSP_CLK", "Input clock"},
+	[1213]	= {349,	2,	"DEV_MCU_MCSPI2_CLKSPIREF_CLK", "Input clock"},
+	[1214]	= {349,	3,	"DEV_MCU_MCSPI2_IO_CLKSPII_CLK", "Input clock"},
+	[1215]	= {268,	0,	"DEV_MCU_NAVSS0_INTR_ROUTER_0_INTR_CLK", "Input clock"},
+	[1216]	= {269,	0,	"DEV_MCU_NAVSS0_MCRC_0_CLK", "Input clock"},
+	[1217]	= {270,	0,	"DEV_MCU_NAVSS0_MODSS_VD2CLK", "Input clock"},
+	[1218]	= {271,	0,	"DEV_MCU_NAVSS0_PROXY0_CLK_CLK", "Input clock"},
+	[1219]	= {272,	0,	"DEV_MCU_NAVSS0_RINGACC0_SYS_CLK", "Input clock"},
+	[1220]	= {273,	0,	"DEV_MCU_NAVSS0_UDMAP_0_SYS_CLK", "Input clock"},
+	[1221]	= {274,	0,	"DEV_MCU_NAVSS0_UDMASS_VD2CLK", "Input clock"},
+	[1222]	= {275,	0,	"DEV_MCU_NAVSS0_UDMASS_INTA_0_SYS_CLK", "Input clock"},
+	[1223]	= {176,	0,	"DEV_MCU_PBIST0_CLK6_CLK", "Input clock"},
+	[1224]	= {176,	1,	"DEV_MCU_PBIST0_CLK8_CLK", "Input clock"},
+	[1225]	= {176,	3,	"DEV_MCU_PBIST0_CLK3_CLK", "Input clock"},
+	[1226]	= {176,	4,	"DEV_MCU_PBIST0_CLK7_CLK", "Input clock"},
+	[1227]	= {176,	6,	"DEV_MCU_PBIST0_CLK4_CLK", "Input clock"},
+	[1228]	= {176,	7,	"DEV_MCU_PBIST0_CLK5_CLK", "Input clock"},
+	[1229]	= {176,	8,	"DEV_MCU_PBIST0_CLK1_CLK", "Input clock"},
+	[1230]	= {176,	9,	"DEV_MCU_PBIST0_CLK2_CLK", "Input clock"},
+	[1231]	= {177,	0,	"DEV_MCU_PBIST1_CLK6_CLK", "Input clock"},
+	[1232]	= {177,	1,	"DEV_MCU_PBIST1_CLK8_CLK", "Input clock"},
+	[1233]	= {177,	3,	"DEV_MCU_PBIST1_CLK3_CLK", "Input clock"},
+	[1234]	= {177,	4,	"DEV_MCU_PBIST1_CLK7_CLK", "Input clock"},
+	[1235]	= {177,	6,	"DEV_MCU_PBIST1_CLK4_CLK", "Input clock"},
+	[1236]	= {177,	7,	"DEV_MCU_PBIST1_CLK5_CLK", "Input clock"},
+	[1237]	= {177,	8,	"DEV_MCU_PBIST1_CLK1_CLK", "Input clock"},
+	[1238]	= {177,	9,	"DEV_MCU_PBIST1_CLK2_CLK", "Input clock"},
+	[1239]	= {178,	1,	"DEV_MCU_PBIST2_CLK8_CLK", "Input clock"},
+	[1240]	= {283,	0,	"DEV_MCU_R5FSS0_INTERFACE0_PHASE", "Input muxed clock"},
+	[1241]	= {283,	1,	"DEV_MCU_R5FSS0_INTERFACE0_PHASE_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK3", "Parent input clock option to DEV_MCU_R5FSS0_INTERFACE0_PHASE"},
+	[1242]	= {283,	3,	"DEV_MCU_R5FSS0_INTERFACE1_PHASE", "Input muxed clock"},
+	[1243]	= {283,	4,	"DEV_MCU_R5FSS0_INTERFACE1_PHASE_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK3", "Parent input clock option to DEV_MCU_R5FSS0_INTERFACE1_PHASE"},
+	[1244]	= {284,	0,	"DEV_MCU_R5FSS0_CORE0_CPU_CLK", "Input muxed clock"},
+	[1245]	= {284,	1,	"DEV_MCU_R5FSS0_CORE0_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK", "Parent input clock option to DEV_MCU_R5FSS0_CORE0_CPU_CLK"},
+	[1246]	= {284,	2,	"DEV_MCU_R5FSS0_CORE0_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK3", "Parent input clock option to DEV_MCU_R5FSS0_CORE0_CPU_CLK"},
+	[1247]	= {284,	3,	"DEV_MCU_R5FSS0_CORE0_INTERFACE_CLK", "Input clock"},
+	[1248]	= {285,	0,	"DEV_MCU_R5FSS0_CORE1_CPU_CLK", "Input muxed clock"},
+	[1249]	= {285,	1,	"DEV_MCU_R5FSS0_CORE1_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK", "Parent input clock option to DEV_MCU_R5FSS0_CORE1_CPU_CLK"},
+	[1250]	= {285,	2,	"DEV_MCU_R5FSS0_CORE1_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK3", "Parent input clock option to DEV_MCU_R5FSS0_CORE1_CPU_CLK"},
+	[1251]	= {285,	3,	"DEV_MCU_R5FSS0_CORE1_INTERFACE_CLK", "Input clock"},
+	[1252]	= {295,	0,	"DEV_MCU_RTI0_VBUSP_CLK", "Input clock"},
+	[1253]	= {295,	1,	"DEV_MCU_RTI0_RTI_CLK", "Input muxed clock"},
+	[1254]	= {295,	2,	"DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCU_RTI0_RTI_CLK"},
+	[1255]	= {295,	3,	"DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_MCU_RTI0_RTI_CLK"},
+	[1256]	= {295,	4,	"DEV_MCU_RTI0_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_MCU_RTI0_RTI_CLK"},
+	[1257]	= {295,	5,	"DEV_MCU_RTI0_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_MCU_RTI0_RTI_CLK"},
+	[1258]	= {296,	0,	"DEV_MCU_RTI1_VBUSP_CLK", "Input clock"},
+	[1259]	= {296,	1,	"DEV_MCU_RTI1_RTI_CLK", "Input muxed clock"},
+	[1260]	= {296,	2,	"DEV_MCU_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCU_RTI1_RTI_CLK"},
+	[1261]	= {296,	3,	"DEV_MCU_RTI1_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_MCU_RTI1_RTI_CLK"},
+	[1262]	= {296,	4,	"DEV_MCU_RTI1_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_MCU_RTI1_RTI_CLK"},
+	[1263]	= {296,	5,	"DEV_MCU_RTI1_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_MCU_RTI1_RTI_CLK"},
+	[1264]	= {299,	0,	"DEV_MCU_SA3_SS0_DMSS_ECCAGGR_0_X1_CLK", "Input clock"},
+	[1265]	= {300,	0,	"DEV_MCU_SA3_SS0_INTAGGR_0_X1_CLK", "Input clock"},
+	[1266]	= {301,	0,	"DEV_MCU_SA3_SS0_PKTDMA_0_X1_CLK", "Input clock"},
+	[1267]	= {302,	0,	"DEV_MCU_SA3_SS0_RINGACC_0_X1_CLK", "Input clock"},
+	[1268]	= {303,	0,	"DEV_MCU_SA3_SS0_SA_UL_0_PKA_IN_CLK", "Input clock"},
+	[1269]	= {303,	1,	"DEV_MCU_SA3_SS0_SA_UL_0_X1_CLK", "Input clock"},
+	[1270]	= {303,	2,	"DEV_MCU_SA3_SS0_SA_UL_0_X2_CLK", "Input clock"},
+	[1271]	= {35,	0,	"DEV_MCU_TIMER0_TIMER_PWM", "Output clock"},
+	[1272]	= {35,	1,	"DEV_MCU_TIMER0_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1273]	= {35,	2,	"DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK"},
+	[1274]	= {35,	3,	"DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK6", "Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK"},
+	[1275]	= {35,	4,	"DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK"},
+	[1276]	= {35,	5,	"DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK", "Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK"},
+	[1277]	= {35,	6,	"DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK"},
+	[1278]	= {35,	7,	"DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK"},
+	[1279]	= {35,	8,	"DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0", "Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK"},
+	[1280]	= {35,	9,	"DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_MCU_TIMER0_TIMER_TCLK_CLK"},
+	[1281]	= {35,	10,	"DEV_MCU_TIMER0_TIMER_HCLK_CLK", "Input clock"},
+	[1282]	= {83,	1,	"DEV_MCU_TIMER1_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1283]	= {83,	2,	"DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT1", "Parent input clock option to DEV_MCU_TIMER1_TIMER_TCLK_CLK"},
+	[1284]	= {83,	3,	"DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_0_TIMER_PWM", "Parent input clock option to DEV_MCU_TIMER1_TIMER_TCLK_CLK"},
+	[1285]	= {83,	10,	"DEV_MCU_TIMER1_TIMER_HCLK_CLK", "Input clock"},
+	[1286]	= {84,	0,	"DEV_MCU_TIMER2_TIMER_PWM", "Output clock"},
+	[1287]	= {84,	1,	"DEV_MCU_TIMER2_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1288]	= {84,	2,	"DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK"},
+	[1289]	= {84,	3,	"DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK6", "Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK"},
+	[1290]	= {84,	4,	"DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK"},
+	[1291]	= {84,	5,	"DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK", "Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK"},
+	[1292]	= {84,	6,	"DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK"},
+	[1293]	= {84,	7,	"DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK"},
+	[1294]	= {84,	8,	"DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0", "Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK"},
+	[1295]	= {84,	9,	"DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_MCU_TIMER2_TIMER_TCLK_CLK"},
+	[1296]	= {84,	10,	"DEV_MCU_TIMER2_TIMER_HCLK_CLK", "Input clock"},
+	[1297]	= {85,	1,	"DEV_MCU_TIMER3_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1298]	= {85,	2,	"DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT3", "Parent input clock option to DEV_MCU_TIMER3_TIMER_TCLK_CLK"},
+	[1299]	= {85,	3,	"DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_2_TIMER_PWM", "Parent input clock option to DEV_MCU_TIMER3_TIMER_TCLK_CLK"},
+	[1300]	= {85,	10,	"DEV_MCU_TIMER3_TIMER_HCLK_CLK", "Input clock"},
+	[1301]	= {86,	0,	"DEV_MCU_TIMER4_TIMER_PWM", "Output clock"},
+	[1302]	= {86,	1,	"DEV_MCU_TIMER4_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1303]	= {86,	2,	"DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK"},
+	[1304]	= {86,	3,	"DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK6", "Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK"},
+	[1305]	= {86,	4,	"DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK"},
+	[1306]	= {86,	5,	"DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK", "Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK"},
+	[1307]	= {86,	6,	"DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK"},
+	[1308]	= {86,	7,	"DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK"},
+	[1309]	= {86,	8,	"DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0", "Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK"},
+	[1310]	= {86,	9,	"DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_MCU_TIMER4_TIMER_TCLK_CLK"},
+	[1311]	= {86,	10,	"DEV_MCU_TIMER4_TIMER_HCLK_CLK", "Input clock"},
+	[1312]	= {87,	1,	"DEV_MCU_TIMER5_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1313]	= {87,	2,	"DEV_MCU_TIMER5_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT5", "Parent input clock option to DEV_MCU_TIMER5_TIMER_TCLK_CLK"},
+	[1314]	= {87,	3,	"DEV_MCU_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_4_TIMER_PWM", "Parent input clock option to DEV_MCU_TIMER5_TIMER_TCLK_CLK"},
+	[1315]	= {87,	10,	"DEV_MCU_TIMER5_TIMER_HCLK_CLK", "Input clock"},
+	[1316]	= {88,	0,	"DEV_MCU_TIMER6_TIMER_PWM", "Output clock"},
+	[1317]	= {88,	1,	"DEV_MCU_TIMER6_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1318]	= {88,	2,	"DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK"},
+	[1319]	= {88,	3,	"DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK6", "Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK"},
+	[1320]	= {88,	4,	"DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK"},
+	[1321]	= {88,	5,	"DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK", "Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK"},
+	[1322]	= {88,	6,	"DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK"},
+	[1323]	= {88,	7,	"DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK"},
+	[1324]	= {88,	8,	"DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0", "Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK"},
+	[1325]	= {88,	9,	"DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_MCU_TIMER6_TIMER_TCLK_CLK"},
+	[1326]	= {88,	10,	"DEV_MCU_TIMER6_TIMER_HCLK_CLK", "Input clock"},
+	[1327]	= {89,	1,	"DEV_MCU_TIMER7_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1328]	= {89,	2,	"DEV_MCU_TIMER7_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT7", "Parent input clock option to DEV_MCU_TIMER7_TIMER_TCLK_CLK"},
+	[1329]	= {89,	3,	"DEV_MCU_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_6_TIMER_PWM", "Parent input clock option to DEV_MCU_TIMER7_TIMER_TCLK_CLK"},
+	[1330]	= {89,	10,	"DEV_MCU_TIMER7_TIMER_HCLK_CLK", "Input clock"},
+	[1331]	= {90,	0,	"DEV_MCU_TIMER8_TIMER_PWM", "Output clock"},
+	[1332]	= {90,	1,	"DEV_MCU_TIMER8_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1333]	= {90,	2,	"DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK"},
+	[1334]	= {90,	3,	"DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK6", "Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK"},
+	[1335]	= {90,	4,	"DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK"},
+	[1336]	= {90,	5,	"DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK", "Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK"},
+	[1337]	= {90,	6,	"DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK"},
+	[1338]	= {90,	7,	"DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK"},
+	[1339]	= {90,	8,	"DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0", "Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK"},
+	[1340]	= {90,	9,	"DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_MCU_TIMER8_TIMER_TCLK_CLK"},
+	[1341]	= {90,	10,	"DEV_MCU_TIMER8_TIMER_HCLK_CLK", "Input clock"},
+	[1342]	= {91,	1,	"DEV_MCU_TIMER9_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1343]	= {91,	2,	"DEV_MCU_TIMER9_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT9", "Parent input clock option to DEV_MCU_TIMER9_TIMER_TCLK_CLK"},
+	[1344]	= {91,	3,	"DEV_MCU_TIMER9_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_8_TIMER_PWM", "Parent input clock option to DEV_MCU_TIMER9_TIMER_TCLK_CLK"},
+	[1345]	= {91,	10,	"DEV_MCU_TIMER9_TIMER_HCLK_CLK", "Input clock"},
+	[1346]	= {149,	2,	"DEV_MCU_UART0_VBUSP_CLK", "Input clock"},
+	[1347]	= {149,	3,	"DEV_MCU_UART0_FCLK_CLK", "Input muxed clock"},
+	[1348]	= {149,	4,	"DEV_MCU_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK", "Parent input clock option to DEV_MCU_UART0_FCLK_CLK"},
+	[1349]	= {149,	5,	"DEV_MCU_UART0_FCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_1_HSDIVOUT5_CLK", "Parent input clock option to DEV_MCU_UART0_FCLK_CLK"},
+	[1350]	= {98,	1,	"DEV_MMCSD0_EMMCSS_XIN_CLK", "Input muxed clock"},
+	[1351]	= {98,	2,	"DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK", "Parent input clock option to DEV_MMCSD0_EMMCSS_XIN_CLK"},
+	[1352]	= {98,	3,	"DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK", "Parent input clock option to DEV_MMCSD0_EMMCSS_XIN_CLK"},
+	[1353]	= {98,	4,	"DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK", "Parent input clock option to DEV_MMCSD0_EMMCSS_XIN_CLK"},
+	[1354]	= {98,	5,	"DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK", "Parent input clock option to DEV_MMCSD0_EMMCSS_XIN_CLK"},
+	[1355]	= {98,	6,	"DEV_MMCSD0_EMMCSS_IO_CLK", "Input clock"},
+	[1356]	= {98,	6,	"DEV_MMCSD0_EMMCSS_IO_CLK", "Output clock"},
+	[1357]	= {98,	7,	"DEV_MMCSD0_EMMCSS_VBUS_CLK", "Input clock"},
+	[1358]	= {99,	1,	"DEV_MMCSD1_EMMCSDSS_XIN_CLK", "Input muxed clock"},
+	[1359]	= {99,	2,	"DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK", "Parent input clock option to DEV_MMCSD1_EMMCSDSS_XIN_CLK"},
+	[1360]	= {99,	3,	"DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK", "Parent input clock option to DEV_MMCSD1_EMMCSDSS_XIN_CLK"},
+	[1361]	= {99,	4,	"DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK", "Parent input clock option to DEV_MMCSD1_EMMCSDSS_XIN_CLK"},
+	[1362]	= {99,	5,	"DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK", "Parent input clock option to DEV_MMCSD1_EMMCSDSS_XIN_CLK"},
+	[1363]	= {99,	6,	"DEV_MMCSD1_EMMCSDSS_IO_CLK_O", "Output clock"},
+	[1364]	= {99,	7,	"DEV_MMCSD1_EMMCSDSS_IO_CLK_I", "Input clock"},
+	[1365]	= {99,	8,	"DEV_MMCSD1_EMMCSDSS_VBUS_CLK", "Input clock"},
+	[1366]	= {224,	0,	"DEV_NAVSS0_CPTS0_GENF2", "Output clock"},
+	[1367]	= {224,	1,	"DEV_NAVSS0_CPTS0_GENF3", "Output clock"},
+	[1368]	= {225,	0,	"DEV_NAVSS0_BCDMA_0_CLK", "Input clock"},
+	[1369]	= {226,	0,	"DEV_NAVSS0_CPTS_0_TS_GENF0", "Output clock"},
+	[1370]	= {226,	2,	"DEV_NAVSS0_CPTS_0_TS_GENF1", "Output clock"},
+	[1371]	= {226,	4,	"DEV_NAVSS0_CPTS_0_VBUSP_GCLK", "Input clock"},
+	[1372]	= {226,	5,	"DEV_NAVSS0_CPTS_0_RCLK", "Input muxed clock"},
+	[1373]	= {226,	6,	"DEV_NAVSS0_CPTS_0_RCLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK", "Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK"},
+	[1374]	= {226,	7,	"DEV_NAVSS0_CPTS_0_RCLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK", "Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK"},
+	[1375]	= {226,	8,	"DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK"},
+	[1376]	= {226,	9,	"DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK"},
+	[1377]	= {226,	10,	"DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK"},
+	[1378]	= {226,	11,	"DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK"},
+	[1379]	= {226,	12,	"DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK", "Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK"},
+	[1380]	= {226,	13,	"DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK", "Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK"},
+	[1381]	= {226,	14,	"DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK", "Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK"},
+	[1382]	= {226,	15,	"DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK", "Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK"},
+	[1383]	= {226,	20,	"DEV_NAVSS0_CPTS_0_RCLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK", "Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK"},
+	[1384]	= {226,	21,	"DEV_NAVSS0_CPTS_0_RCLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK", "Parent input clock option to DEV_NAVSS0_CPTS_0_RCLK"},
+	[1385]	= {227,	0,	"DEV_NAVSS0_INTR_0_INTR_CLK", "Input clock"},
+	[1386]	= {228,	0,	"DEV_NAVSS0_MAILBOX1_0_VCLK_CLK", "Input clock"},
+	[1387]	= {229,	0,	"DEV_NAVSS0_MAILBOX1_1_VCLK_CLK", "Input clock"},
+	[1388]	= {238,	0,	"DEV_NAVSS0_MAILBOX1_10_VCLK_CLK", "Input clock"},
+	[1389]	= {239,	0,	"DEV_NAVSS0_MAILBOX1_11_VCLK_CLK", "Input clock"},
+	[1390]	= {230,	0,	"DEV_NAVSS0_MAILBOX1_2_VCLK_CLK", "Input clock"},
+	[1391]	= {231,	0,	"DEV_NAVSS0_MAILBOX1_3_VCLK_CLK", "Input clock"},
+	[1392]	= {232,	0,	"DEV_NAVSS0_MAILBOX1_4_VCLK_CLK", "Input clock"},
+	[1393]	= {233,	0,	"DEV_NAVSS0_MAILBOX1_5_VCLK_CLK", "Input clock"},
+	[1394]	= {234,	0,	"DEV_NAVSS0_MAILBOX1_6_VCLK_CLK", "Input clock"},
+	[1395]	= {235,	0,	"DEV_NAVSS0_MAILBOX1_7_VCLK_CLK", "Input clock"},
+	[1396]	= {236,	0,	"DEV_NAVSS0_MAILBOX1_8_VCLK_CLK", "Input clock"},
+	[1397]	= {237,	0,	"DEV_NAVSS0_MAILBOX1_9_VCLK_CLK", "Input clock"},
+	[1398]	= {240,	0,	"DEV_NAVSS0_MAILBOX_0_VCLK_CLK", "Input clock"},
+	[1399]	= {241,	0,	"DEV_NAVSS0_MAILBOX_1_VCLK_CLK", "Input clock"},
+	[1400]	= {250,	0,	"DEV_NAVSS0_MAILBOX_10_VCLK_CLK", "Input clock"},
+	[1401]	= {251,	0,	"DEV_NAVSS0_MAILBOX_11_VCLK_CLK", "Input clock"},
+	[1402]	= {242,	0,	"DEV_NAVSS0_MAILBOX_2_VCLK_CLK", "Input clock"},
+	[1403]	= {243,	0,	"DEV_NAVSS0_MAILBOX_3_VCLK_CLK", "Input clock"},
+	[1404]	= {244,	0,	"DEV_NAVSS0_MAILBOX_4_VCLK_CLK", "Input clock"},
+	[1405]	= {245,	0,	"DEV_NAVSS0_MAILBOX_5_VCLK_CLK", "Input clock"},
+	[1406]	= {246,	0,	"DEV_NAVSS0_MAILBOX_6_VCLK_CLK", "Input clock"},
+	[1407]	= {247,	0,	"DEV_NAVSS0_MAILBOX_7_VCLK_CLK", "Input clock"},
+	[1408]	= {248,	0,	"DEV_NAVSS0_MAILBOX_8_VCLK_CLK", "Input clock"},
+	[1409]	= {249,	0,	"DEV_NAVSS0_MAILBOX_9_VCLK_CLK", "Input clock"},
+	[1410]	= {252,	0,	"DEV_NAVSS0_MCRC_0_CLK", "Input clock"},
+	[1411]	= {253,	0,	"DEV_NAVSS0_MODSS_VD2CLK", "Input clock"},
+	[1412]	= {254,	0,	"DEV_NAVSS0_MODSS_INTA_0_SYS_CLK", "Input clock"},
+	[1413]	= {255,	0,	"DEV_NAVSS0_MODSS_INTA_1_SYS_CLK", "Input clock"},
+	[1414]	= {256,	0,	"DEV_NAVSS0_PROXY_0_CLK_CLK", "Input clock"},
+	[1415]	= {257,	0,	"DEV_NAVSS0_PVU_0_CLK_CLK", "Input clock"},
+	[1416]	= {258,	0,	"DEV_NAVSS0_PVU_1_CLK_CLK", "Input clock"},
+	[1417]	= {259,	0,	"DEV_NAVSS0_RINGACC_0_SYS_CLK", "Input clock"},
+	[1418]	= {260,	0,	"DEV_NAVSS0_SPINLOCK_0_CLK", "Input clock"},
+	[1419]	= {261,	0,	"DEV_NAVSS0_TIMERMGR_0_EON_TICK_EVT", "Input clock"},
+	[1420]	= {261,	1,	"DEV_NAVSS0_TIMERMGR_0_VCLK_CLK", "Input clock"},
+	[1421]	= {262,	0,	"DEV_NAVSS0_TIMERMGR_1_EON_TICK_EVT", "Input clock"},
+	[1422]	= {262,	1,	"DEV_NAVSS0_TIMERMGR_1_VCLK_CLK", "Input clock"},
+	[1423]	= {263,	0,	"DEV_NAVSS0_UDMAP_0_SYS_CLK", "Input clock"},
+	[1424]	= {264,	0,	"DEV_NAVSS0_UDMASS_VD2CLK", "Input clock"},
+	[1425]	= {265,	0,	"DEV_NAVSS0_UDMASS_INTA_0_SYS_CLK", "Input clock"},
+	[1426]	= {266,	0,	"DEV_NAVSS0_VIRTSS_VD2CLK", "Input clock"},
+	[1427]	= {171,	1,	"DEV_PBIST0_CLK8_CLK", "Input clock"},
+	[1428]	= {172,	1,	"DEV_PBIST1_CLK8_CLK", "Input clock"},
+	[1429]	= {175,	1,	"DEV_PBIST10_CLK8_CLK", "Input clock"},
+	[1430]	= {174,	1,	"DEV_PBIST2_CLK8_CLK", "Input clock"},
+	[1431]	= {170,	1,	"DEV_PBIST3_CLK8_CLK", "Input clock"},
+	[1432]	= {173,	1,	"DEV_PBIST4_CLK8_CLK", "Input clock"},
+	[1433]	= {167,	1,	"DEV_PBIST5_CLK8_CLK", "Input clock"},
+	[1434]	= {276,	0,	"DEV_PCIE1_PCIE_LANE0_TXMCLK", "Input clock"},
+	[1435]	= {276,	1,	"DEV_PCIE1_PCIE_LANE0_TXFCLK", "Input clock"},
+	[1436]	= {276,	2,	"DEV_PCIE1_PCIE_LANE0_RXFCLK", "Input clock"},
+	[1437]	= {276,	3,	"DEV_PCIE1_PCIE_LANE0_TXCLK", "Output clock"},
+	[1438]	= {276,	4,	"DEV_PCIE1_PCIE_LANE3_RXFCLK", "Input clock"},
+	[1439]	= {276,	5,	"DEV_PCIE1_PCIE_LANE3_RXCLK", "Input clock"},
+	[1440]	= {276,	6,	"DEV_PCIE1_PCIE_LANE2_RXFCLK", "Input clock"},
+	[1441]	= {276,	7,	"DEV_PCIE1_PCIE_LANE1_TXCLK", "Output clock"},
+	[1442]	= {276,	8,	"DEV_PCIE1_PCIE_CPTS_RCLK_CLK", "Input muxed clock"},
+	[1443]	= {276,	9,	"DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK", "Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK"},
+	[1444]	= {276,	10,	"DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK", "Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK"},
+	[1445]	= {276,	11,	"DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK"},
+	[1446]	= {276,	12,	"DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK"},
+	[1447]	= {276,	13,	"DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK"},
+	[1448]	= {276,	14,	"DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK"},
+	[1449]	= {276,	15,	"DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK", "Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK"},
+	[1450]	= {276,	16,	"DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK", "Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK"},
+	[1451]	= {276,	17,	"DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK", "Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK"},
+	[1452]	= {276,	18,	"DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK", "Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK"},
+	[1453]	= {276,	23,	"DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK", "Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK"},
+	[1454]	= {276,	24,	"DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK", "Parent input clock option to DEV_PCIE1_PCIE_CPTS_RCLK_CLK"},
+	[1455]	= {276,	26,	"DEV_PCIE1_PCIE_LANE3_TXMCLK", "Input clock"},
+	[1456]	= {276,	27,	"DEV_PCIE1_PCIE_LANE2_RXCLK", "Input clock"},
+	[1457]	= {276,	28,	"DEV_PCIE1_PCIE_LANE1_RXFCLK", "Input clock"},
+	[1458]	= {276,	29,	"DEV_PCIE1_PCIE_LANE0_RXCLK", "Input clock"},
+	[1459]	= {276,	30,	"DEV_PCIE1_PCIE_LANE2_REFCLK", "Input clock"},
+	[1460]	= {276,	31,	"DEV_PCIE1_PCIE_LANE3_REFCLK", "Input clock"},
+	[1461]	= {276,	32,	"DEV_PCIE1_PCIE_LANE2_TXMCLK", "Input clock"},
+	[1462]	= {276,	33,	"DEV_PCIE1_PCIE_LANE1_REFCLK", "Input clock"},
+	[1463]	= {276,	34,	"DEV_PCIE1_PCIE_LANE2_TXFCLK", "Input clock"},
+	[1464]	= {276,	35,	"DEV_PCIE1_PCIE_PM_CLK", "Input clock"},
+	[1465]	= {276,	36,	"DEV_PCIE1_PCIE_LANE1_TXFCLK", "Input clock"},
+	[1466]	= {276,	37,	"DEV_PCIE1_PCIE_LANE1_TXMCLK", "Input clock"},
+	[1467]	= {276,	38,	"DEV_PCIE1_PCIE_LANE0_REFCLK", "Input clock"},
+	[1468]	= {276,	39,	"DEV_PCIE1_PCIE_LANE1_RXCLK", "Input clock"},
+	[1469]	= {276,	40,	"DEV_PCIE1_PCIE_LANE3_TXFCLK", "Input clock"},
+	[1470]	= {276,	41,	"DEV_PCIE1_PCIE_CBA_CLK", "Input clock"},
+	[1471]	= {276,	42,	"DEV_PCIE1_PCIE_LANE2_TXCLK", "Output clock"},
+	[1472]	= {276,	43,	"DEV_PCIE1_PCIE_LANE3_TXCLK", "Output clock"},
+	[1473]	= {143,	0,	"DEV_PSC0_SLOW_CLK", "Input clock"},
+	[1474]	= {143,	1,	"DEV_PSC0_CLK", "Input clock"},
+	[1475]	= {277,	0,	"DEV_R5FSS0_INTERFACE0_PHASE", "Input clock"},
+	[1476]	= {277,	1,	"DEV_R5FSS0_INTERFACE1_PHASE", "Input clock"},
+	[1477]	= {279,	0,	"DEV_R5FSS0_CORE0_CPU_CLK", "Input clock"},
+	[1478]	= {279,	1,	"DEV_R5FSS0_CORE0_INTERFACE_CLK", "Input clock"},
+	[1479]	= {280,	0,	"DEV_R5FSS0_CORE1_CPU_CLK", "Input clock"},
+	[1480]	= {280,	1,	"DEV_R5FSS0_CORE1_INTERFACE_CLK", "Input clock"},
+	[1481]	= {278,	0,	"DEV_R5FSS1_INTERFACE0_PHASE", "Input clock"},
+	[1482]	= {278,	1,	"DEV_R5FSS1_INTERFACE1_PHASE", "Input clock"},
+	[1483]	= {281,	0,	"DEV_R5FSS1_CORE0_CPU_CLK", "Input clock"},
+	[1484]	= {281,	1,	"DEV_R5FSS1_CORE0_INTERFACE_CLK", "Input clock"},
+	[1485]	= {282,	0,	"DEV_R5FSS1_CORE1_CPU_CLK", "Input clock"},
+	[1486]	= {282,	1,	"DEV_R5FSS1_CORE1_INTERFACE_CLK", "Input clock"},
+	[1487]	= {286,	0,	"DEV_RTI0_VBUSP_CLK", "Input clock"},
+	[1488]	= {286,	1,	"DEV_RTI0_RTI_CLK", "Input muxed clock"},
+	[1489]	= {286,	2,	"DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_RTI0_RTI_CLK"},
+	[1490]	= {286,	3,	"DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_RTI0_RTI_CLK"},
+	[1491]	= {286,	4,	"DEV_RTI0_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_RTI0_RTI_CLK"},
+	[1492]	= {286,	5,	"DEV_RTI0_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_RTI0_RTI_CLK"},
+	[1493]	= {286,	6,	"DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_RTI0_RTI_CLK"},
+	[1494]	= {286,	7,	"DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0", "Parent input clock option to DEV_RTI0_RTI_CLK"},
+	[1495]	= {286,	8,	"DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1", "Parent input clock option to DEV_RTI0_RTI_CLK"},
+	[1496]	= {286,	9,	"DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2", "Parent input clock option to DEV_RTI0_RTI_CLK"},
+	[1497]	= {287,	0,	"DEV_RTI1_VBUSP_CLK", "Input clock"},
+	[1498]	= {287,	1,	"DEV_RTI1_RTI_CLK", "Input muxed clock"},
+	[1499]	= {287,	2,	"DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_RTI1_RTI_CLK"},
+	[1500]	= {287,	3,	"DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_RTI1_RTI_CLK"},
+	[1501]	= {287,	4,	"DEV_RTI1_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_RTI1_RTI_CLK"},
+	[1502]	= {287,	5,	"DEV_RTI1_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_RTI1_RTI_CLK"},
+	[1503]	= {287,	6,	"DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_RTI1_RTI_CLK"},
+	[1504]	= {287,	7,	"DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0", "Parent input clock option to DEV_RTI1_RTI_CLK"},
+	[1505]	= {287,	8,	"DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1", "Parent input clock option to DEV_RTI1_RTI_CLK"},
+	[1506]	= {287,	9,	"DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2", "Parent input clock option to DEV_RTI1_RTI_CLK"},
+	[1507]	= {290,	0,	"DEV_RTI15_VBUSP_CLK", "Input clock"},
+	[1508]	= {290,	1,	"DEV_RTI15_RTI_CLK", "Input muxed clock"},
+	[1509]	= {290,	2,	"DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_RTI15_RTI_CLK"},
+	[1510]	= {290,	3,	"DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_RTI15_RTI_CLK"},
+	[1511]	= {290,	4,	"DEV_RTI15_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_RTI15_RTI_CLK"},
+	[1512]	= {290,	5,	"DEV_RTI15_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_RTI15_RTI_CLK"},
+	[1513]	= {290,	6,	"DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_RTI15_RTI_CLK"},
+	[1514]	= {290,	7,	"DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0", "Parent input clock option to DEV_RTI15_RTI_CLK"},
+	[1515]	= {290,	8,	"DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1", "Parent input clock option to DEV_RTI15_RTI_CLK"},
+	[1516]	= {290,	9,	"DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2", "Parent input clock option to DEV_RTI15_RTI_CLK"},
+	[1517]	= {288,	0,	"DEV_RTI16_VBUSP_CLK", "Input clock"},
+	[1518]	= {288,	1,	"DEV_RTI16_RTI_CLK", "Input muxed clock"},
+	[1519]	= {288,	2,	"DEV_RTI16_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_RTI16_RTI_CLK"},
+	[1520]	= {288,	3,	"DEV_RTI16_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_RTI16_RTI_CLK"},
+	[1521]	= {288,	4,	"DEV_RTI16_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_RTI16_RTI_CLK"},
+	[1522]	= {288,	5,	"DEV_RTI16_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_RTI16_RTI_CLK"},
+	[1523]	= {288,	6,	"DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_RTI16_RTI_CLK"},
+	[1524]	= {288,	7,	"DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0", "Parent input clock option to DEV_RTI16_RTI_CLK"},
+	[1525]	= {288,	8,	"DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1", "Parent input clock option to DEV_RTI16_RTI_CLK"},
+	[1526]	= {288,	9,	"DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2", "Parent input clock option to DEV_RTI16_RTI_CLK"},
+	[1527]	= {289,	0,	"DEV_RTI17_VBUSP_CLK", "Input clock"},
+	[1528]	= {289,	1,	"DEV_RTI17_RTI_CLK", "Input muxed clock"},
+	[1529]	= {289,	2,	"DEV_RTI17_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_RTI17_RTI_CLK"},
+	[1530]	= {289,	3,	"DEV_RTI17_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_RTI17_RTI_CLK"},
+	[1531]	= {289,	4,	"DEV_RTI17_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_RTI17_RTI_CLK"},
+	[1532]	= {289,	5,	"DEV_RTI17_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_RTI17_RTI_CLK"},
+	[1533]	= {289,	6,	"DEV_RTI17_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_RTI17_RTI_CLK"},
+	[1534]	= {289,	7,	"DEV_RTI17_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0", "Parent input clock option to DEV_RTI17_RTI_CLK"},
+	[1535]	= {289,	8,	"DEV_RTI17_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1", "Parent input clock option to DEV_RTI17_RTI_CLK"},
+	[1536]	= {289,	9,	"DEV_RTI17_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2", "Parent input clock option to DEV_RTI17_RTI_CLK"},
+	[1537]	= {291,	0,	"DEV_RTI28_VBUSP_CLK", "Input clock"},
+	[1538]	= {291,	1,	"DEV_RTI28_RTI_CLK", "Input muxed clock"},
+	[1539]	= {291,	2,	"DEV_RTI28_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_RTI28_RTI_CLK"},
+	[1540]	= {291,	3,	"DEV_RTI28_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_RTI28_RTI_CLK"},
+	[1541]	= {291,	4,	"DEV_RTI28_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_RTI28_RTI_CLK"},
+	[1542]	= {291,	5,	"DEV_RTI28_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_RTI28_RTI_CLK"},
+	[1543]	= {291,	6,	"DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_RTI28_RTI_CLK"},
+	[1544]	= {291,	7,	"DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0", "Parent input clock option to DEV_RTI28_RTI_CLK"},
+	[1545]	= {291,	8,	"DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1", "Parent input clock option to DEV_RTI28_RTI_CLK"},
+	[1546]	= {291,	9,	"DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2", "Parent input clock option to DEV_RTI28_RTI_CLK"},
+	[1547]	= {292,	0,	"DEV_RTI29_VBUSP_CLK", "Input clock"},
+	[1548]	= {292,	1,	"DEV_RTI29_RTI_CLK", "Input muxed clock"},
+	[1549]	= {292,	2,	"DEV_RTI29_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_RTI29_RTI_CLK"},
+	[1550]	= {292,	3,	"DEV_RTI29_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_RTI29_RTI_CLK"},
+	[1551]	= {292,	4,	"DEV_RTI29_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_RTI29_RTI_CLK"},
+	[1552]	= {292,	5,	"DEV_RTI29_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_RTI29_RTI_CLK"},
+	[1553]	= {292,	6,	"DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_RTI29_RTI_CLK"},
+	[1554]	= {292,	7,	"DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0", "Parent input clock option to DEV_RTI29_RTI_CLK"},
+	[1555]	= {292,	8,	"DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1", "Parent input clock option to DEV_RTI29_RTI_CLK"},
+	[1556]	= {292,	9,	"DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2", "Parent input clock option to DEV_RTI29_RTI_CLK"},
+	[1557]	= {293,	0,	"DEV_RTI30_VBUSP_CLK", "Input clock"},
+	[1558]	= {293,	1,	"DEV_RTI30_RTI_CLK", "Input muxed clock"},
+	[1559]	= {293,	2,	"DEV_RTI30_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_RTI30_RTI_CLK"},
+	[1560]	= {293,	3,	"DEV_RTI30_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_RTI30_RTI_CLK"},
+	[1561]	= {293,	4,	"DEV_RTI30_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_RTI30_RTI_CLK"},
+	[1562]	= {293,	5,	"DEV_RTI30_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_RTI30_RTI_CLK"},
+	[1563]	= {293,	6,	"DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_RTI30_RTI_CLK"},
+	[1564]	= {293,	7,	"DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0", "Parent input clock option to DEV_RTI30_RTI_CLK"},
+	[1565]	= {293,	8,	"DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1", "Parent input clock option to DEV_RTI30_RTI_CLK"},
+	[1566]	= {293,	9,	"DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2", "Parent input clock option to DEV_RTI30_RTI_CLK"},
+	[1567]	= {294,	0,	"DEV_RTI31_VBUSP_CLK", "Input clock"},
+	[1568]	= {294,	1,	"DEV_RTI31_RTI_CLK", "Input muxed clock"},
+	[1569]	= {294,	2,	"DEV_RTI31_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_RTI31_RTI_CLK"},
+	[1570]	= {294,	3,	"DEV_RTI31_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_RTI31_RTI_CLK"},
+	[1571]	= {294,	4,	"DEV_RTI31_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_RTI31_RTI_CLK"},
+	[1572]	= {294,	5,	"DEV_RTI31_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK", "Parent input clock option to DEV_RTI31_RTI_CLK"},
+	[1573]	= {294,	6,	"DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_RTI31_RTI_CLK"},
+	[1574]	= {294,	7,	"DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0", "Parent input clock option to DEV_RTI31_RTI_CLK"},
+	[1575]	= {294,	8,	"DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1", "Parent input clock option to DEV_RTI31_RTI_CLK"},
+	[1576]	= {294,	9,	"DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2", "Parent input clock option to DEV_RTI31_RTI_CLK"},
+	[1577]	= {297,	0,	"DEV_SA2_UL0_PKA_IN_CLK", "Input clock"},
+	[1578]	= {297,	1,	"DEV_SA2_UL0_X1_CLK", "Input clock"},
+	[1579]	= {297,	2,	"DEV_SA2_UL0_X2_CLK", "Input clock"},
+	[1580]	= {365,	0,	"DEV_SERDES_10G0_CLK", "Input clock"},
+	[1581]	= {365,	1,	"DEV_SERDES_10G0_CMN_REFCLK_M", "Input clock"},
+	[1582]	= {365,	1,	"DEV_SERDES_10G0_CMN_REFCLK_M", "Output clock"},
+	[1583]	= {365,	2,	"DEV_SERDES_10G0_CMN_REFCLK_P", "Input clock"},
+	[1584]	= {365,	2,	"DEV_SERDES_10G0_CMN_REFCLK_P", "Output clock"},
+	[1585]	= {365,	3,	"DEV_SERDES_10G0_CORE_REF_CLK", "Input muxed clock"},
+	[1586]	= {365,	4,	"DEV_SERDES_10G0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_SERDES_10G0_CORE_REF_CLK"},
+	[1587]	= {365,	5,	"DEV_SERDES_10G0_CORE_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_SERDES_10G0_CORE_REF_CLK"},
+	[1588]	= {365,	6,	"DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK", "Parent input clock option to DEV_SERDES_10G0_CORE_REF_CLK"},
+	[1589]	= {365,	7,	"DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK", "Parent input clock option to DEV_SERDES_10G0_CORE_REF_CLK"},
+	[1590]	= {365,	9,	"DEV_SERDES_10G0_IP1_LN0_REFCLK", "Output clock"},
+	[1591]	= {365,	10,	"DEV_SERDES_10G0_IP1_LN0_RXCLK", "Output clock"},
+	[1592]	= {365,	11,	"DEV_SERDES_10G0_IP1_LN0_RXFCLK", "Output clock"},
+	[1593]	= {365,	12,	"DEV_SERDES_10G0_IP1_LN0_TXCLK", "Input clock"},
+	[1594]	= {365,	13,	"DEV_SERDES_10G0_IP1_LN0_TXFCLK", "Output clock"},
+	[1595]	= {365,	14,	"DEV_SERDES_10G0_IP1_LN0_TXMCLK", "Output clock"},
+	[1596]	= {365,	15,	"DEV_SERDES_10G0_IP1_LN1_REFCLK", "Output clock"},
+	[1597]	= {365,	16,	"DEV_SERDES_10G0_IP1_LN1_RXCLK", "Output clock"},
+	[1598]	= {365,	17,	"DEV_SERDES_10G0_IP1_LN1_RXFCLK", "Output clock"},
+	[1599]	= {365,	18,	"DEV_SERDES_10G0_IP1_LN1_TXCLK", "Input clock"},
+	[1600]	= {365,	19,	"DEV_SERDES_10G0_IP1_LN1_TXFCLK", "Output clock"},
+	[1601]	= {365,	20,	"DEV_SERDES_10G0_IP1_LN1_TXMCLK", "Output clock"},
+	[1602]	= {365,	21,	"DEV_SERDES_10G0_IP1_LN2_REFCLK", "Output clock"},
+	[1603]	= {365,	22,	"DEV_SERDES_10G0_IP1_LN2_RXCLK", "Output clock"},
+	[1604]	= {365,	23,	"DEV_SERDES_10G0_IP1_LN2_RXFCLK", "Output clock"},
+	[1605]	= {365,	24,	"DEV_SERDES_10G0_IP1_LN2_TXCLK", "Input muxed clock"},
+	[1606]	= {365,	25,	"DEV_SERDES_10G0_IP1_LN2_TXCLK_PARENT_K3_DSS_EDP_MAIN_0_PHY_LN2_TXCLK", "Parent input clock option to DEV_SERDES_10G0_IP1_LN2_TXCLK"},
+	[1607]	= {365,	26,	"DEV_SERDES_10G0_IP1_LN2_TXCLK_PARENT_K3_DSS_EDP_MAIN_0_PHY_LN0_TXCLK", "Parent input clock option to DEV_SERDES_10G0_IP1_LN2_TXCLK"},
+	[1608]	= {365,	27,	"DEV_SERDES_10G0_IP1_LN2_TXFCLK", "Output clock"},
+	[1609]	= {365,	28,	"DEV_SERDES_10G0_IP1_LN2_TXMCLK", "Output clock"},
+	[1610]	= {365,	29,	"DEV_SERDES_10G0_IP1_LN3_REFCLK", "Output clock"},
+	[1611]	= {365,	30,	"DEV_SERDES_10G0_IP1_LN3_RXCLK", "Output clock"},
+	[1612]	= {365,	31,	"DEV_SERDES_10G0_IP1_LN3_RXFCLK", "Output clock"},
+	[1613]	= {365,	32,	"DEV_SERDES_10G0_IP1_LN3_TXCLK", "Input muxed clock"},
+	[1614]	= {365,	33,	"DEV_SERDES_10G0_IP1_LN3_TXCLK_PARENT_K3_DSS_EDP_MAIN_0_PHY_LN3_TXCLK", "Parent input clock option to DEV_SERDES_10G0_IP1_LN3_TXCLK"},
+	[1615]	= {365,	34,	"DEV_SERDES_10G0_IP1_LN3_TXCLK_PARENT_K3_DSS_EDP_MAIN_0_PHY_LN1_TXCLK", "Parent input clock option to DEV_SERDES_10G0_IP1_LN3_TXCLK"},
+	[1616]	= {365,	35,	"DEV_SERDES_10G0_IP1_LN3_TXFCLK", "Output clock"},
+	[1617]	= {365,	36,	"DEV_SERDES_10G0_IP1_LN3_TXMCLK", "Output clock"},
+	[1618]	= {365,	37,	"DEV_SERDES_10G0_IP2_LN0_REFCLK", "Output clock"},
+	[1619]	= {365,	38,	"DEV_SERDES_10G0_IP2_LN0_RXCLK", "Output clock"},
+	[1620]	= {365,	39,	"DEV_SERDES_10G0_IP2_LN0_RXFCLK", "Output clock"},
+	[1621]	= {365,	40,	"DEV_SERDES_10G0_IP2_LN0_TXCLK", "Input clock"},
+	[1622]	= {365,	41,	"DEV_SERDES_10G0_IP2_LN0_TXFCLK", "Output clock"},
+	[1623]	= {365,	42,	"DEV_SERDES_10G0_IP2_LN0_TXMCLK", "Output clock"},
+	[1624]	= {365,	43,	"DEV_SERDES_10G0_IP2_LN1_REFCLK", "Output clock"},
+	[1625]	= {365,	44,	"DEV_SERDES_10G0_IP2_LN1_RXCLK", "Output clock"},
+	[1626]	= {365,	45,	"DEV_SERDES_10G0_IP2_LN1_RXFCLK", "Output clock"},
+	[1627]	= {365,	46,	"DEV_SERDES_10G0_IP2_LN1_TXCLK", "Input clock"},
+	[1628]	= {365,	47,	"DEV_SERDES_10G0_IP2_LN1_TXFCLK", "Output clock"},
+	[1629]	= {365,	48,	"DEV_SERDES_10G0_IP2_LN1_TXMCLK", "Output clock"},
+	[1630]	= {365,	49,	"DEV_SERDES_10G0_IP2_LN2_REFCLK", "Output clock"},
+	[1631]	= {365,	50,	"DEV_SERDES_10G0_IP2_LN2_RXCLK", "Output clock"},
+	[1632]	= {365,	51,	"DEV_SERDES_10G0_IP2_LN2_RXFCLK", "Output clock"},
+	[1633]	= {365,	52,	"DEV_SERDES_10G0_IP2_LN2_TXCLK", "Input clock"},
+	[1634]	= {365,	53,	"DEV_SERDES_10G0_IP2_LN2_TXFCLK", "Output clock"},
+	[1635]	= {365,	54,	"DEV_SERDES_10G0_IP2_LN2_TXMCLK", "Output clock"},
+	[1636]	= {365,	55,	"DEV_SERDES_10G0_IP2_LN3_REFCLK", "Output clock"},
+	[1637]	= {365,	56,	"DEV_SERDES_10G0_IP2_LN3_RXCLK", "Output clock"},
+	[1638]	= {365,	57,	"DEV_SERDES_10G0_IP2_LN3_RXFCLK", "Output clock"},
+	[1639]	= {365,	58,	"DEV_SERDES_10G0_IP2_LN3_TXCLK", "Input clock"},
+	[1640]	= {365,	59,	"DEV_SERDES_10G0_IP2_LN3_TXFCLK", "Output clock"},
+	[1641]	= {365,	60,	"DEV_SERDES_10G0_IP2_LN3_TXMCLK", "Output clock"},
+	[1642]	= {365,	67,	"DEV_SERDES_10G0_IP3_LN1_REFCLK", "Output clock"},
+	[1643]	= {365,	68,	"DEV_SERDES_10G0_IP3_LN1_RXCLK", "Output clock"},
+	[1644]	= {365,	69,	"DEV_SERDES_10G0_IP3_LN1_RXFCLK", "Output clock"},
+	[1645]	= {365,	70,	"DEV_SERDES_10G0_IP3_LN1_TXCLK", "Input clock"},
+	[1646]	= {365,	71,	"DEV_SERDES_10G0_IP3_LN1_TXFCLK", "Output clock"},
+	[1647]	= {365,	72,	"DEV_SERDES_10G0_IP3_LN1_TXMCLK", "Output clock"},
+	[1648]	= {365,	79,	"DEV_SERDES_10G0_IP3_LN3_REFCLK", "Output clock"},
+	[1649]	= {365,	80,	"DEV_SERDES_10G0_IP3_LN3_RXCLK", "Output clock"},
+	[1650]	= {365,	81,	"DEV_SERDES_10G0_IP3_LN3_RXFCLK", "Output clock"},
+	[1651]	= {365,	82,	"DEV_SERDES_10G0_IP3_LN3_TXCLK", "Input clock"},
+	[1652]	= {365,	83,	"DEV_SERDES_10G0_IP3_LN3_TXFCLK", "Output clock"},
+	[1653]	= {365,	84,	"DEV_SERDES_10G0_IP3_LN3_TXMCLK", "Output clock"},
+	[1654]	= {365,	85,	"DEV_SERDES_10G0_IP4_LN0_REFCLK", "Output clock"},
+	[1655]	= {365,	86,	"DEV_SERDES_10G0_IP4_LN0_RXCLK", "Output clock"},
+	[1656]	= {365,	87,	"DEV_SERDES_10G0_IP4_LN0_RXFCLK", "Output clock"},
+	[1657]	= {365,	88,	"DEV_SERDES_10G0_IP4_LN0_TXCLK", "Input clock"},
+	[1658]	= {365,	89,	"DEV_SERDES_10G0_IP4_LN0_TXFCLK", "Output clock"},
+	[1659]	= {365,	90,	"DEV_SERDES_10G0_IP4_LN0_TXMCLK", "Output clock"},
+	[1660]	= {365,	91,	"DEV_SERDES_10G0_IP4_LN1_REFCLK", "Output clock"},
+	[1661]	= {365,	92,	"DEV_SERDES_10G0_IP4_LN1_RXCLK", "Output clock"},
+	[1662]	= {365,	93,	"DEV_SERDES_10G0_IP4_LN1_RXFCLK", "Output clock"},
+	[1663]	= {365,	94,	"DEV_SERDES_10G0_IP4_LN1_TXCLK", "Input clock"},
+	[1664]	= {365,	95,	"DEV_SERDES_10G0_IP4_LN1_TXFCLK", "Output clock"},
+	[1665]	= {365,	96,	"DEV_SERDES_10G0_IP4_LN1_TXMCLK", "Output clock"},
+	[1666]	= {365,	97,	"DEV_SERDES_10G0_IP4_LN2_REFCLK", "Output clock"},
+	[1667]	= {365,	98,	"DEV_SERDES_10G0_IP4_LN2_RXCLK", "Output clock"},
+	[1668]	= {365,	99,	"DEV_SERDES_10G0_IP4_LN2_RXFCLK", "Output clock"},
+	[1669]	= {365,	100,	"DEV_SERDES_10G0_IP4_LN2_TXCLK", "Input clock"},
+	[1670]	= {365,	101,	"DEV_SERDES_10G0_IP4_LN2_TXFCLK", "Output clock"},
+	[1671]	= {365,	102,	"DEV_SERDES_10G0_IP4_LN2_TXMCLK", "Output clock"},
+	[1672]	= {365,	103,	"DEV_SERDES_10G0_IP4_LN3_REFCLK", "Output clock"},
+	[1673]	= {365,	104,	"DEV_SERDES_10G0_IP4_LN3_RXCLK", "Output clock"},
+	[1674]	= {365,	105,	"DEV_SERDES_10G0_IP4_LN3_RXFCLK", "Output clock"},
+	[1675]	= {365,	106,	"DEV_SERDES_10G0_IP4_LN3_TXCLK", "Input clock"},
+	[1676]	= {365,	107,	"DEV_SERDES_10G0_IP4_LN3_TXFCLK", "Output clock"},
+	[1677]	= {365,	108,	"DEV_SERDES_10G0_IP4_LN3_TXMCLK", "Output clock"},
+	[1678]	= {42,	0,	"DEV_STM0_CORE_CLK", "Input clock"},
+	[1679]	= {42,	1,	"DEV_STM0_VBUSP_CLK", "Input clock"},
+	[1680]	= {42,	2,	"DEV_STM0_ATB_CLK", "Input clock"},
+	[1681]	= {63,	0,	"DEV_TIMER0_TIMER_PWM", "Output clock"},
+	[1682]	= {63,	1,	"DEV_TIMER0_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1683]	= {63,	2,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1684]	= {63,	3,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1685]	= {63,	4,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1686]	= {63,	5,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1687]	= {63,	6,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1688]	= {63,	7,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1689]	= {63,	8,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1690]	= {63,	9,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1691]	= {63,	10,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1692]	= {63,	11,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1693]	= {63,	12,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1694]	= {63,	13,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1695]	= {63,	14,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1696]	= {63,	15,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1697]	= {63,	16,	"DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0", "Parent input clock option to DEV_TIMER0_TIMER_TCLK_CLK"},
+	[1698]	= {63,	18,	"DEV_TIMER0_TIMER_HCLK_CLK", "Input clock"},
+	[1699]	= {64,	1,	"DEV_TIMER1_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1700]	= {64,	2,	"DEV_TIMER1_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT1", "Parent input clock option to DEV_TIMER1_TIMER_TCLK_CLK"},
+	[1701]	= {64,	3,	"DEV_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM", "Parent input clock option to DEV_TIMER1_TIMER_TCLK_CLK"},
+	[1702]	= {64,	18,	"DEV_TIMER1_TIMER_HCLK_CLK", "Input clock"},
+	[1703]	= {73,	0,	"DEV_TIMER10_TIMER_PWM", "Output clock"},
+	[1704]	= {73,	1,	"DEV_TIMER10_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1705]	= {73,	2,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1706]	= {73,	3,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1707]	= {73,	4,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1708]	= {73,	5,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1709]	= {73,	6,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1710]	= {73,	7,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1711]	= {73,	8,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1712]	= {73,	9,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1713]	= {73,	10,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1714]	= {73,	11,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1715]	= {73,	12,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1716]	= {73,	13,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1717]	= {73,	14,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1718]	= {73,	15,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1719]	= {73,	16,	"DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0", "Parent input clock option to DEV_TIMER10_TIMER_TCLK_CLK"},
+	[1720]	= {73,	18,	"DEV_TIMER10_TIMER_HCLK_CLK", "Input clock"},
+	[1721]	= {74,	1,	"DEV_TIMER11_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1722]	= {74,	2,	"DEV_TIMER11_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT11", "Parent input clock option to DEV_TIMER11_TIMER_TCLK_CLK"},
+	[1723]	= {74,	3,	"DEV_TIMER11_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM", "Parent input clock option to DEV_TIMER11_TIMER_TCLK_CLK"},
+	[1724]	= {74,	18,	"DEV_TIMER11_TIMER_HCLK_CLK", "Input clock"},
+	[1725]	= {75,	0,	"DEV_TIMER12_TIMER_PWM", "Output clock"},
+	[1726]	= {75,	1,	"DEV_TIMER12_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1727]	= {75,	2,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1728]	= {75,	3,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1729]	= {75,	4,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1730]	= {75,	5,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1731]	= {75,	6,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1732]	= {75,	7,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1733]	= {75,	8,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1734]	= {75,	9,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1735]	= {75,	10,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1736]	= {75,	11,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1737]	= {75,	12,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1738]	= {75,	13,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1739]	= {75,	14,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1740]	= {75,	15,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1741]	= {75,	16,	"DEV_TIMER12_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0", "Parent input clock option to DEV_TIMER12_TIMER_TCLK_CLK"},
+	[1742]	= {75,	18,	"DEV_TIMER12_TIMER_HCLK_CLK", "Input clock"},
+	[1743]	= {76,	1,	"DEV_TIMER13_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1744]	= {76,	2,	"DEV_TIMER13_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT13", "Parent input clock option to DEV_TIMER13_TIMER_TCLK_CLK"},
+	[1745]	= {76,	3,	"DEV_TIMER13_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM", "Parent input clock option to DEV_TIMER13_TIMER_TCLK_CLK"},
+	[1746]	= {76,	18,	"DEV_TIMER13_TIMER_HCLK_CLK", "Input clock"},
+	[1747]	= {77,	0,	"DEV_TIMER14_TIMER_PWM", "Output clock"},
+	[1748]	= {77,	1,	"DEV_TIMER14_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1749]	= {77,	2,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1750]	= {77,	3,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1751]	= {77,	4,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1752]	= {77,	5,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1753]	= {77,	6,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1754]	= {77,	7,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1755]	= {77,	8,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1756]	= {77,	9,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1757]	= {77,	10,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1758]	= {77,	11,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1759]	= {77,	12,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1760]	= {77,	13,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1761]	= {77,	14,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1762]	= {77,	15,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1763]	= {77,	16,	"DEV_TIMER14_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0", "Parent input clock option to DEV_TIMER14_TIMER_TCLK_CLK"},
+	[1764]	= {77,	18,	"DEV_TIMER14_TIMER_HCLK_CLK", "Input clock"},
+	[1765]	= {78,	1,	"DEV_TIMER15_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1766]	= {78,	2,	"DEV_TIMER15_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT15", "Parent input clock option to DEV_TIMER15_TIMER_TCLK_CLK"},
+	[1767]	= {78,	3,	"DEV_TIMER15_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM", "Parent input clock option to DEV_TIMER15_TIMER_TCLK_CLK"},
+	[1768]	= {78,	18,	"DEV_TIMER15_TIMER_HCLK_CLK", "Input clock"},
+	[1769]	= {79,	0,	"DEV_TIMER16_TIMER_PWM", "Output clock"},
+	[1770]	= {79,	1,	"DEV_TIMER16_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1771]	= {79,	2,	"DEV_TIMER16_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT16", "Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK"},
+	[1772]	= {79,	3,	"DEV_TIMER16_TIMER_TCLK_CLK_PARENT_MAIN_TIMER16_AFS_SEL_OUT0", "Parent input clock option to DEV_TIMER16_TIMER_TCLK_CLK"},
+	[1773]	= {79,	34,	"DEV_TIMER16_TIMER_HCLK_CLK", "Input clock"},
+	[1774]	= {80,	1,	"DEV_TIMER17_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1775]	= {80,	2,	"DEV_TIMER17_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT17", "Parent input clock option to DEV_TIMER17_TIMER_TCLK_CLK"},
+	[1776]	= {80,	3,	"DEV_TIMER17_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM", "Parent input clock option to DEV_TIMER17_TIMER_TCLK_CLK"},
+	[1777]	= {80,	34,	"DEV_TIMER17_TIMER_HCLK_CLK", "Input clock"},
+	[1778]	= {81,	0,	"DEV_TIMER18_TIMER_PWM", "Output clock"},
+	[1779]	= {81,	1,	"DEV_TIMER18_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1780]	= {81,	2,	"DEV_TIMER18_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT18", "Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK"},
+	[1781]	= {81,	3,	"DEV_TIMER18_TIMER_TCLK_CLK_PARENT_MAIN_TIMER18_AFS_SEL_OUT0", "Parent input clock option to DEV_TIMER18_TIMER_TCLK_CLK"},
+	[1782]	= {81,	34,	"DEV_TIMER18_TIMER_HCLK_CLK", "Input clock"},
+	[1783]	= {82,	1,	"DEV_TIMER19_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1784]	= {82,	2,	"DEV_TIMER19_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT19", "Parent input clock option to DEV_TIMER19_TIMER_TCLK_CLK"},
+	[1785]	= {82,	3,	"DEV_TIMER19_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM", "Parent input clock option to DEV_TIMER19_TIMER_TCLK_CLK"},
+	[1786]	= {82,	34,	"DEV_TIMER19_TIMER_HCLK_CLK", "Input clock"},
+	[1787]	= {65,	0,	"DEV_TIMER2_TIMER_PWM", "Output clock"},
+	[1788]	= {65,	1,	"DEV_TIMER2_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1789]	= {65,	2,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1790]	= {65,	3,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1791]	= {65,	4,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1792]	= {65,	5,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1793]	= {65,	6,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1794]	= {65,	7,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1795]	= {65,	8,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1796]	= {65,	9,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1797]	= {65,	10,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1798]	= {65,	11,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1799]	= {65,	12,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1800]	= {65,	13,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1801]	= {65,	14,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1802]	= {65,	15,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1803]	= {65,	16,	"DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0", "Parent input clock option to DEV_TIMER2_TIMER_TCLK_CLK"},
+	[1804]	= {65,	18,	"DEV_TIMER2_TIMER_HCLK_CLK", "Input clock"},
+	[1805]	= {66,	1,	"DEV_TIMER3_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1806]	= {66,	2,	"DEV_TIMER3_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT3", "Parent input clock option to DEV_TIMER3_TIMER_TCLK_CLK"},
+	[1807]	= {66,	3,	"DEV_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM", "Parent input clock option to DEV_TIMER3_TIMER_TCLK_CLK"},
+	[1808]	= {66,	18,	"DEV_TIMER3_TIMER_HCLK_CLK", "Input clock"},
+	[1809]	= {67,	0,	"DEV_TIMER4_TIMER_PWM", "Output clock"},
+	[1810]	= {67,	1,	"DEV_TIMER4_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1811]	= {67,	2,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1812]	= {67,	3,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1813]	= {67,	4,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1814]	= {67,	5,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1815]	= {67,	6,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1816]	= {67,	7,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1817]	= {67,	8,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1818]	= {67,	9,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1819]	= {67,	10,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1820]	= {67,	11,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1821]	= {67,	12,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1822]	= {67,	13,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1823]	= {67,	14,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1824]	= {67,	15,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1825]	= {67,	16,	"DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0", "Parent input clock option to DEV_TIMER4_TIMER_TCLK_CLK"},
+	[1826]	= {67,	18,	"DEV_TIMER4_TIMER_HCLK_CLK", "Input clock"},
+	[1827]	= {68,	1,	"DEV_TIMER5_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1828]	= {68,	2,	"DEV_TIMER5_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT5", "Parent input clock option to DEV_TIMER5_TIMER_TCLK_CLK"},
+	[1829]	= {68,	3,	"DEV_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM", "Parent input clock option to DEV_TIMER5_TIMER_TCLK_CLK"},
+	[1830]	= {68,	18,	"DEV_TIMER5_TIMER_HCLK_CLK", "Input clock"},
+	[1831]	= {69,	0,	"DEV_TIMER6_TIMER_PWM", "Output clock"},
+	[1832]	= {69,	1,	"DEV_TIMER6_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1833]	= {69,	2,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1834]	= {69,	3,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1835]	= {69,	4,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1836]	= {69,	5,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1837]	= {69,	6,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1838]	= {69,	7,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1839]	= {69,	8,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1840]	= {69,	9,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1841]	= {69,	10,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1842]	= {69,	11,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1843]	= {69,	12,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1844]	= {69,	13,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1845]	= {69,	14,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1846]	= {69,	15,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1847]	= {69,	16,	"DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0", "Parent input clock option to DEV_TIMER6_TIMER_TCLK_CLK"},
+	[1848]	= {69,	18,	"DEV_TIMER6_TIMER_HCLK_CLK", "Input clock"},
+	[1849]	= {70,	1,	"DEV_TIMER7_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1850]	= {70,	2,	"DEV_TIMER7_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT7", "Parent input clock option to DEV_TIMER7_TIMER_TCLK_CLK"},
+	[1851]	= {70,	3,	"DEV_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM", "Parent input clock option to DEV_TIMER7_TIMER_TCLK_CLK"},
+	[1852]	= {70,	18,	"DEV_TIMER7_TIMER_HCLK_CLK", "Input clock"},
+	[1853]	= {71,	0,	"DEV_TIMER8_TIMER_PWM", "Output clock"},
+	[1854]	= {71,	1,	"DEV_TIMER8_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1855]	= {71,	2,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1856]	= {71,	3,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1857]	= {71,	4,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1858]	= {71,	5,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1859]	= {71,	6,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1860]	= {71,	7,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1861]	= {71,	8,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1862]	= {71,	9,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1863]	= {71,	10,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1864]	= {71,	11,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1865]	= {71,	12,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1866]	= {71,	13,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1867]	= {71,	14,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1868]	= {71,	15,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1869]	= {71,	16,	"DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0", "Parent input clock option to DEV_TIMER8_TIMER_TCLK_CLK"},
+	[1870]	= {71,	18,	"DEV_TIMER8_TIMER_HCLK_CLK", "Input clock"},
+	[1871]	= {72,	1,	"DEV_TIMER9_TIMER_TCLK_CLK", "Input muxed clock"},
+	[1872]	= {72,	2,	"DEV_TIMER9_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT9", "Parent input clock option to DEV_TIMER9_TIMER_TCLK_CLK"},
+	[1873]	= {72,	3,	"DEV_TIMER9_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM", "Parent input clock option to DEV_TIMER9_TIMER_TCLK_CLK"},
+	[1874]	= {72,	18,	"DEV_TIMER9_TIMER_HCLK_CLK", "Input clock"},
+	[1875]	= {124,	0,	"DEV_TIMESYNC_INTRTR0_INTR_CLK", "Input clock"},
+	[1876]	= {146,	2,	"DEV_UART0_VBUSP_CLK", "Input clock"},
+	[1877]	= {146,	3,	"DEV_UART0_FCLK_CLK", "Input clock"},
+	[1878]	= {350,	2,	"DEV_UART1_VBUSP_CLK", "Input clock"},
+	[1879]	= {350,	3,	"DEV_UART1_FCLK_CLK", "Input clock"},
+	[1880]	= {351,	2,	"DEV_UART2_VBUSP_CLK", "Input clock"},
+	[1881]	= {351,	3,	"DEV_UART2_FCLK_CLK", "Input clock"},
+	[1882]	= {352,	2,	"DEV_UART3_VBUSP_CLK", "Input clock"},
+	[1883]	= {352,	3,	"DEV_UART3_FCLK_CLK", "Input clock"},
+	[1884]	= {353,	2,	"DEV_UART4_VBUSP_CLK", "Input clock"},
+	[1885]	= {353,	3,	"DEV_UART4_FCLK_CLK", "Input clock"},
+	[1886]	= {354,	2,	"DEV_UART5_VBUSP_CLK", "Input clock"},
+	[1887]	= {354,	3,	"DEV_UART5_FCLK_CLK", "Input clock"},
+	[1888]	= {355,	2,	"DEV_UART6_VBUSP_CLK", "Input clock"},
+	[1889]	= {355,	3,	"DEV_UART6_FCLK_CLK", "Input clock"},
+	[1890]	= {356,	2,	"DEV_UART7_VBUSP_CLK", "Input clock"},
+	[1891]	= {356,	3,	"DEV_UART7_FCLK_CLK", "Input clock"},
+	[1892]	= {357,	2,	"DEV_UART8_VBUSP_CLK", "Input clock"},
+	[1893]	= {357,	3,	"DEV_UART8_FCLK_CLK", "Input clock"},
+	[1894]	= {358,	2,	"DEV_UART9_VBUSP_CLK", "Input clock"},
+	[1895]	= {358,	3,	"DEV_UART9_FCLK_CLK", "Input clock"},
+	[1896]	= {360,	1,	"DEV_USB0_PIPE_RXFCLK", "Input muxed clock"},
+	[1897]	= {360,	2,	"DEV_USB0_PIPE_RXFCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN3_RXFCLK", "Parent input clock option to DEV_USB0_PIPE_RXFCLK"},
+	[1898]	= {360,	3,	"DEV_USB0_PIPE_RXFCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN1_RXFCLK", "Parent input clock option to DEV_USB0_PIPE_RXFCLK"},
+	[1899]	= {360,	4,	"DEV_USB0_USB2_APB_PCLK_CLK", "Input clock"},
+	[1900]	= {360,	5,	"DEV_USB0_PIPE_TXCLK", "Output clock"},
+	[1901]	= {360,	7,	"DEV_USB0_PIPE_TXFCLK", "Input muxed clock"},
+	[1902]	= {360,	8,	"DEV_USB0_PIPE_TXFCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN3_TXFCLK", "Parent input clock option to DEV_USB0_PIPE_TXFCLK"},
+	[1903]	= {360,	9,	"DEV_USB0_PIPE_TXFCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN1_TXFCLK", "Parent input clock option to DEV_USB0_PIPE_TXFCLK"},
+	[1904]	= {360,	10,	"DEV_USB0_PIPE_REFCLK", "Input muxed clock"},
+	[1905]	= {360,	11,	"DEV_USB0_PIPE_REFCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN3_REFCLK", "Parent input clock option to DEV_USB0_PIPE_REFCLK"},
+	[1906]	= {360,	12,	"DEV_USB0_PIPE_REFCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN1_REFCLK", "Parent input clock option to DEV_USB0_PIPE_REFCLK"},
+	[1907]	= {360,	13,	"DEV_USB0_PCLK_CLK", "Input clock"},
+	[1908]	= {360,	15,	"DEV_USB0_CLK_LPM_CLK", "Input clock"},
+	[1909]	= {360,	16,	"DEV_USB0_USB2_REFCLOCK_CLK", "Input muxed clock"},
+	[1910]	= {360,	17,	"DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_USB0_USB2_REFCLOCK_CLK"},
+	[1911]	= {360,	18,	"DEV_USB0_USB2_REFCLOCK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT", "Parent input clock option to DEV_USB0_USB2_REFCLOCK_CLK"},
+	[1912]	= {360,	19,	"DEV_USB0_PIPE_RXCLK", "Input muxed clock"},
+	[1913]	= {360,	20,	"DEV_USB0_PIPE_RXCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN3_RXCLK", "Parent input clock option to DEV_USB0_PIPE_RXCLK"},
+	[1914]	= {360,	21,	"DEV_USB0_PIPE_RXCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN1_RXCLK", "Parent input clock option to DEV_USB0_PIPE_RXCLK"},
+	[1915]	= {360,	22,	"DEV_USB0_ACLK_CLK", "Input clock"},
+	[1916]	= {360,	23,	"DEV_USB0_BUF_CLK", "Input clock"},
+	[1917]	= {360,	26,	"DEV_USB0_PIPE_TXMCLK", "Input muxed clock"},
+	[1918]	= {360,	27,	"DEV_USB0_PIPE_TXMCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN3_TXMCLK", "Parent input clock option to DEV_USB0_PIPE_TXMCLK"},
+	[1919]	= {360,	28,	"DEV_USB0_PIPE_TXMCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN1_TXMCLK", "Parent input clock option to DEV_USB0_PIPE_TXMCLK"},
+	[1920]	= {362,	0,	"DEV_VUSR_DUAL0_V0_RXFL_CLK", "Output clock"},
+	[1921]	= {362,	1,	"DEV_VUSR_DUAL0_VUSRX_LN0_TXFCLK", "Input clock"},
+	[1922]	= {362,	2,	"DEV_VUSR_DUAL0_V0_CLK", "Input clock"},
+	[1923]	= {362,	3,	"DEV_VUSR_DUAL0_V1_TXPM_CLK", "Output clock"},
+	[1924]	= {362,	4,	"DEV_VUSR_DUAL0_VUSRX_LN1_TXMCLK", "Input clock"},
+	[1925]	= {362,	5,	"DEV_VUSR_DUAL0_V1_TXFL_CLK", "Input clock"},
+	[1926]	= {362,	6,	"DEV_VUSR_DUAL0_VUSRX_LN0_RXCLK", "Input clock"},
+	[1927]	= {362,	7,	"DEV_VUSR_DUAL0_VUSRX_LN2_RXFCLK", "Input clock"},
+	[1928]	= {362,	8,	"DEV_VUSR_DUAL0_VUSRX_LN2_REFCLK", "Input clock"},
+	[1929]	= {362,	9,	"DEV_VUSR_DUAL0_VUSRX_LN3_RXCLK", "Input clock"},
+	[1930]	= {362,	10,	"DEV_VUSR_DUAL0_VUSRX_LN1_RXFCLK", "Input clock"},
+	[1931]	= {362,	11,	"DEV_VUSR_DUAL0_VUSRX_LN0_REFCLK", "Input clock"},
+	[1932]	= {362,	12,	"DEV_VUSR_DUAL0_VUSRX_LN1_TXCLK", "Output clock"},
+	[1933]	= {362,	13,	"DEV_VUSR_DUAL0_VUSRX_LN3_RXFCLK", "Input clock"},
+	[1934]	= {362,	14,	"DEV_VUSR_DUAL0_VUSRX_LN3_TXCLK", "Output clock"},
+	[1935]	= {362,	15,	"DEV_VUSR_DUAL0_VUSRX_LN3_TXMCLK", "Input clock"},
+	[1936]	= {362,	16,	"DEV_VUSR_DUAL0_VUSRX_LN3_TXFCLK", "Input clock"},
+	[1937]	= {362,	17,	"DEV_VUSR_DUAL0_VUSRX_LN0_TXCLK", "Output clock"},
+	[1938]	= {362,	18,	"DEV_VUSR_DUAL0_V1_CLK", "Input clock"},
+	[1939]	= {362,	19,	"DEV_VUSR_DUAL0_V0_TXFL_CLK", "Input clock"},
+	[1940]	= {362,	20,	"DEV_VUSR_DUAL0_VUSRX_LN0_RXFCLK", "Input clock"},
+	[1941]	= {362,	21,	"DEV_VUSR_DUAL0_VUSRX_LN2_RXCLK", "Input clock"},
+	[1942]	= {362,	22,	"DEV_VUSR_DUAL0_V0_TXPM_CLK", "Output clock"},
+	[1943]	= {362,	23,	"DEV_VUSR_DUAL0_V0_RXPM_CLK", "Input clock"},
+	[1944]	= {362,	24,	"DEV_VUSR_DUAL0_VUSRX_LN1_REFCLK", "Input clock"},
+	[1945]	= {362,	25,	"DEV_VUSR_DUAL0_V1_RXPM_CLK", "Input clock"},
+	[1946]	= {362,	26,	"DEV_VUSR_DUAL0_V1_RXFL_CLK", "Output clock"},
+	[1947]	= {362,	27,	"DEV_VUSR_DUAL0_VUSRX_LN2_TXCLK", "Output clock"},
+	[1948]	= {362,	28,	"DEV_VUSR_DUAL0_VUSRX_LN2_TXFCLK", "Input clock"},
+	[1949]	= {362,	29,	"DEV_VUSR_DUAL0_VUSRX_LN0_TXMCLK", "Input clock"},
+	[1950]	= {362,	30,	"DEV_VUSR_DUAL0_VUSRX_LN2_TXMCLK", "Input clock"},
+	[1951]	= {362,	31,	"DEV_VUSR_DUAL0_VUSRX_LN1_TXFCLK", "Input clock"},
+	[1952]	= {362,	32,	"DEV_VUSR_DUAL0_VUSRX_LN3_REFCLK", "Input clock"},
+	[1953]	= {362,	33,	"DEV_VUSR_DUAL0_VUSRX_LN1_RXCLK", "Input clock"},
+	[1954]	= {151,	0,	"DEV_WKUP_DDPA0_DDPA_CLK", "Input clock"},
+	[1955]	= {104,	0,	"DEV_WKUP_ESM0_CLK", "Input clock"},
+	[1956]	= {115,	0,	"DEV_WKUP_GPIO0_MMR_CLK", "Input clock"},
+	[1957]	= {116,	0,	"DEV_WKUP_GPIO1_MMR_CLK", "Input clock"},
+	[1958]	= {125,	0,	"DEV_WKUP_GPIOMUX_INTRTR0_INTR_CLK", "Input clock"},
+	[1959]	= {306,	1,	"DEV_WKUP_HSM0_DAP_CLK", "Input clock"},
+	[1960]	= {223,	0,	"DEV_WKUP_I2C0_PORSCL", "Output clock"},
+	[1961]	= {223,	1,	"DEV_WKUP_I2C0_PISYS_CLK", "Input muxed clock"},
+	[1962]	= {223,	2,	"DEV_WKUP_I2C0_PISYS_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK", "Parent input clock option to DEV_WKUP_I2C0_PISYS_CLK"},
+	[1963]	= {223,	3,	"DEV_WKUP_I2C0_PISYS_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_WKUP_I2C0_PISYS_CLK"},
+	[1964]	= {223,	4,	"DEV_WKUP_I2C0_CLK", "Input clock"},
+	[1965]	= {223,	5,	"DEV_WKUP_I2C0_PISCL", "Input clock"},
+	[1966]	= {147,	0,	"DEV_WKUP_J7AM_WAKEUP_16FF0_PLL_CTRL_WKUP_CLK24_CLK", "Input clock"},
+	[1967]	= {147,	1,	"DEV_WKUP_J7AM_WAKEUP_16FF0_WKUP_RCOSC_12P5M_CLK", "Output clock"},
+	[1968]	= {147,	2,	"DEV_WKUP_J7AM_WAKEUP_16FF0_WKUP_RCOSC_32K_CLK", "Output clock"},
+	[1969]	= {123,	0,	"DEV_WKUP_PORZ_SYNC0_CLK_12M_RC_CLK", "Input clock"},
+	[1970]	= {126,	0,	"DEV_WKUP_PSC0_SLOW_CLK", "Input clock"},
+	[1971]	= {126,	1,	"DEV_WKUP_PSC0_CLK", "Input clock"},
+	[1972]	= {304,	0,	"DEV_WKUP_SMS0_AESEIP38T_0_VBUS_CLK", "Input clock"},
+	[1973]	= {311,	0,	"DEV_WKUP_SMS0_DBG_AUTH_0_VBUS_CLK", "Input clock"},
+	[1974]	= {320,	0,	"DEV_WKUP_SMS0_FWMGR_0_VBUS_CLK", "Input clock"},
+	[1975]	= {321,	0,	"DEV_WKUP_SMS0_HSM_SRAM_0_VBUS_CLK", "Input clock"},
+	[1976]	= {322,	0,	"DEV_WKUP_SMS0_HSM_SRAM_1_VBUS_CLK", "Input clock"},
+	[1977]	= {325,	0,	"DEV_WKUP_SMS0_PWRCTRL_0_VBUS_CLK", "Input clock"},
+	[1978]	= {326,	0,	"DEV_WKUP_SMS0_RAT_0_VBUS_CLK", "Input clock"},
+	[1979]	= {327,	0,	"DEV_WKUP_SMS0_RAT_1_VBUS_CLK", "Input clock"},
+	[1980]	= {329,	0,	"DEV_WKUP_SMS0_RTI_0_VBUS_CLK", "Input clock"},
+	[1981]	= {330,	0,	"DEV_WKUP_SMS0_RTI_1_VBUS_CLK", "Input clock"},
+	[1982]	= {334,	0,	"DEV_WKUP_SMS0_SECCTRL_0_VBUS_CLK", "Input clock"},
+	[1983]	= {333,	1,	"DEV_WKUP_SMS0_SEC_MGR_0_VBUS_CLK", "Input clock"},
+	[1984]	= {335,	0,	"DEV_WKUP_SMS0_TIFS_SRAM_0_VBUS_CLK", "Input clock"},
+	[1985]	= {336,	0,	"DEV_WKUP_SMS0_TIFS_SRAM_1_VBUS_CLK", "Input clock"},
+	[1986]	= {337,	0,	"DEV_WKUP_SMS0_WDTCTRL_0_VBUS_CLK", "Input clock"},
+	[1987]	= {338,	0,	"DEV_WKUP_SMS0_WDTCTRL_1_VBUS_CLK", "Input clock"},
+	[1988]	= {305,	1,	"DEV_WKUP_TIFS0_DAP_CLK", "Input clock"},
+	[1989]	= {359,	2,	"DEV_WKUP_UART0_VBUSP_CLK", "Input clock"},
+	[1990]	= {359,	3,	"DEV_WKUP_UART0_FCLK_CLK", "Input muxed clock"},
+	[1991]	= {359,	4,	"DEV_WKUP_UART0_FCLK_CLK_PARENT_WKUP_USART_CLKSEL_OUT0", "Parent input clock option to DEV_WKUP_UART0_FCLK_CLK"},
+	[1992]	= {359,	5,	"DEV_WKUP_UART0_FCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "Parent input clock option to DEV_WKUP_UART0_FCLK_CLK"},
+	[1993]	= {180,	0,	"DEV_WKUP_VTM0_FIX_REF_CLK", "Input clock"},
+	[1994]	= {180,	1,	"DEV_WKUP_VTM0_FIX_REF2_CLK", "Input clock"},
+	[1995]	= {180,	2,	"DEV_WKUP_VTM0_VBUSP_CLK", "Input clock"},
+};
diff --git a/soc/j721s2/j721s2_clocks_info.h b/soc/j721s2/j721s2_clocks_info.h
new file mode 100644
index 0000000000000..3e6e4ec623644
--- /dev/null
+++ b/soc/j721s2/j721s2_clocks_info.h
@@ -0,0 +1,42 @@
+/*
+ * J721S2 Clocks Info
+ *
+ * Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/
+ *
+ *  Redistribution and use in source and binary forms, with or without
+ *  modification, are permitted provided that the following conditions
+ *  are met:
+ *
+ *    Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ *
+ *    Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the
+ *    distribution.
+ *
+ *    Neither the name of Texas Instruments Incorporated nor the names of
+ *    its contributors may be used to endorse or promote products derived
+ *    from this software without specific prior written permission.
+ *
+ *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+ *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+ *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+ *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+ *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+ *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+ *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+ *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+ *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+ *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#ifndef __J721S2_CLOCKS_INFO_H
+#define __J721S2_CLOCKS_INFO_H
+
+#define J721S2_MAX_CLOCKS		1996
+
+extern struct ti_sci_clocks_info j721s2_clocks_info[];
+
+#endif /* __J721S2_CLOCKS_INFO_H */
\ No newline at end of file
