// Seed: 2999357192
module module_0 (
    input  wor   id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  tri0  id_3,
    output tri   id_4,
    output tri   id_5
);
  wire id_7;
  assign id_2 = 'b0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output tri0 id_2,
    output supply0 id_3,
    output uwire id_4,
    output tri id_5,
    output tri1 id_6,
    input uwire id_7,
    output supply1 id_8,
    input wor id_9,
    input tri id_10,
    output supply1 id_11,
    output uwire id_12
);
  assign id_5 = {1{1}} == id_7 - 1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_7,
      id_11,
      id_12
  );
endmodule
