Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u59680/ECE554-RayTracing-TeamKEVIN/Hardware/RT_Core_and_Components/IP/Arria_200/Fix_Div.ip --block-symbol-file --output-directory=/home/u59680/ECE554-RayTracing-TeamKEVIN/Hardware/RT_Core_and_Components/IP/Arria_200/Fix_Div --family="Arria 10" --part=10AX115N2F40E2LG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u59680/ECE554-RayTracing-TeamKEVIN/Hardware/RT_Core_and_Components/IP/Arria_200/Fix_Div.ip --synthesis=VERILOG --output-directory=/home/u59680/ECE554-RayTracing-TeamKEVIN/Hardware/RT_Core_and_Components/IP/Arria_200/Fix_Div --family="Arria 10" --part=10AX115N2F40E2LG
Info: Fix_Div: "Transforming system: Fix_Div"
Info: Fix_Div: "Naming system components in system: Fix_Div"
Info: Fix_Div: "Processing generation queue"
Info: Fix_Div: "Generating: Fix_Div"
Info: Fix_Div: "Generating: Fix_Div_altera_fxp_functions_191_hzr34sy"
Info: fxp_functions_0: Latency on Arria 10 is 22 cycles
Info: fxp_functions_0: DSP Blocks Used: 7
Info: fxp_functions_0: LUTs Used: 1593
Info: fxp_functions_0: Memory Bits Used: 26112
Info: fxp_functions_0: Memory Blocks Used: 4
Info: Fix_Div: Done "Fix_Div" with 2 modules, 8 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
