vendor_name = ModelSim
source_file = 1, E:/quartus projects/mips_multi_cycle/mips_multi_cycle.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/programcounter.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/mux41.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/D_FlipFlop.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/shift_left_circuit.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/sign_extend.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/mux21.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/instruction_or_data_memory.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/instruction_decoder.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/Reg_file.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/Write_address_calculation.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/Write_data_calculation.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/SrcA_calculation.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/SrcB_calculation.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/control_unit.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/Alu.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/Alu_decoder.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/tb_mips_multi_cycle.vhd
source_file = 1, e:/fpga/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/fpga/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/fpga/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/fpga/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, E:/quartus projects/mips_multi_cycle/db/mips_multi_cycle.cbx.xml
design_name = mips_multi_cycle
instance = comp, \clk~input\, clk~input, mips_multi_cycle, 1
instance = comp, \aresetn~input\, aresetn~input, mips_multi_cycle, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, mips_multi_cycle, 1
