// Seed: 3310399489
module module_0 ();
  logic id_1;
  assign module_1.id_16 = 0;
  logic id_2;
  ;
  assign id_1 = -1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri void id_3,
    input uwire id_4,
    output tri1 id_5,
    input supply0 id_6,
    output tri id_7,
    output wor id_8,
    input wire id_9,
    input supply1 id_10,
    input supply1 id_11,
    output supply1 id_12,
    output wire id_13,
    input wire id_14,
    input tri id_15,
    output wire id_16,
    output tri id_17,
    input tri0 id_18
);
  if (1) begin : LABEL_0
    wire id_20, id_21;
  end else logic id_22;
  wire [-1 : 1  &  1 'b0] id_23;
  parameter id_24 = ~1;
  module_0 modCall_1 ();
endmodule
