This project is computer-organization-and-assembly-language-related project. The goal of this project is to implement a functional RISC-V simulator capable of tracing the execution of RV32I instructions. The description document details the requirements of the simulator.
