$date
	Tue Nov 28 04:44:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_decoder_2to4 $end
$var wire 4 ! output_bits [3:0] $end
$var reg 2 " input_bits [1:0] $end
$scope module uut $end
$var wire 2 # input_bits [1:0] $end
$var reg 4 $ output_bits [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#5
b10 $
b10 !
b1 "
b1 #
#10
b100 $
b100 !
b10 "
b10 #
#15
b1000 $
b1000 !
b11 "
b11 #
