

================================================================
== Vivado HLS Report for 'quantize_activation'
================================================================
* Date:           Fri Dec  6 14:23:41 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.533 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      488|      488| 4.880 us | 4.880 us |  488|  488|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- QUANTIZE_ACTIVATION_LOOP_2   |      285|      285|         3|          -|          -|    95|    no    |
        |- QUANTIZE_ACTIVATION_LOOP_3   |      156|      156|        26|          -|          -|     6|    no    |
        | + QUANTIZE_ACTIVATION_LOOP_4  |       24|       24|         6|          -|          -|     4|    no    |
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     20|       0|   1296|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     490|    296|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    341|    -|
|Register         |        -|      -|     715|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|    1205|   1933|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |dut_udiv_40ns_40neOg_U10  |dut_udiv_40ns_40neOg  |        0|      0|  490|  296|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  490|  296|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_630_p2     |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_2_fu_805_p2     |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_3_fu_824_p2     |     *    |      5|  0|  29|          40|          40|
    |mul_ln1118_fu_611_p2       |     *    |      5|  0|  29|          40|          40|
    |add_ln67_1_fu_736_p2       |     +    |      0|  0|  47|          40|          40|
    |add_ln67_2_fu_922_p2       |     +    |      0|  0|  47|          40|          40|
    |add_ln67_3_fu_1000_p2      |     +    |      0|  0|  47|          40|          40|
    |add_ln67_fu_658_p2         |     +    |      0|  0|  47|          40|          40|
    |add_ln700_1_fu_769_p2      |     +    |      0|  0|  31|           1|          24|
    |add_ln700_2_fu_955_p2      |     +    |      0|  0|  31|           1|          24|
    |add_ln700_3_fu_1033_p2     |     +    |      0|  0|  31|           1|          24|
    |add_ln700_fu_691_p2        |     +    |      0|  0|  31|           1|          24|
    |add_ln87_fu_480_p2         |     +    |      0|  0|  15|           7|           1|
    |add_ln94_fu_514_p2         |     +    |      0|  0|  12|           3|           1|
    |add_ln95_fu_538_p2         |     +    |      0|  0|  12|           3|           1|
    |add_ln96_fu_548_p2         |     +    |      0|  0|  15|           5|           5|
    |grp_fu_445_p2              |     -    |      0|  0|  47|           1|          40|
    |icmp_ln1494_26_fu_645_p2   |   icmp   |      0|  0|  21|          40|           1|
    |icmp_ln1494_27_fu_723_p2   |   icmp   |      0|  0|  21|          40|           1|
    |icmp_ln1494_28_fu_909_p2   |   icmp   |      0|  0|  21|          40|           1|
    |icmp_ln1494_29_fu_987_p2   |   icmp   |      0|  0|  21|          40|           1|
    |icmp_ln1494_fu_492_p2      |   icmp   |      0|  0|  21|          40|          40|
    |icmp_ln851_1_fu_763_p2     |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln851_2_fu_949_p2     |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln851_3_fu_1027_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln851_fu_685_p2       |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln87_fu_469_p2        |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln887_1_fu_874_p2     |   icmp   |      0|  0|  18|          24|           9|
    |icmp_ln887_2_fu_1084_p2    |   icmp   |      0|  0|  18|          24|           9|
    |icmp_ln887_3_fu_1123_p2    |   icmp   |      0|  0|  18|          24|           9|
    |icmp_ln887_fu_839_p2       |   icmp   |      0|  0|  18|          24|           9|
    |icmp_ln895_1_fu_879_p2     |   icmp   |      0|  0|  18|          17|           1|
    |icmp_ln895_2_fu_1089_p2    |   icmp   |      0|  0|  18|          17|           1|
    |icmp_ln895_3_fu_1128_p2    |   icmp   |      0|  0|  18|          17|           1|
    |icmp_ln895_fu_844_p2       |   icmp   |      0|  0|  18|          17|           1|
    |icmp_ln94_fu_508_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln95_fu_532_p2        |   icmp   |      0|  0|   9|           3|           4|
    |or_ln887_1_fu_895_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln887_2_fu_1105_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln887_3_fu_1144_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln887_fu_860_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln98_1_fu_587_p2        |    or    |      0|  0|   7|           7|           2|
    |or_ln98_2_fu_597_p2        |    or    |      0|  0|   7|           7|           2|
    |or_ln98_fu_576_p2          |    or    |      0|  0|   7|           7|           1|
    |grp_fu_451_p3              |  select  |      0|  0|  40|           1|          40|
    |p_Val2_16_fu_497_p3        |  select  |      0|  0|  40|           1|          40|
    |select_ln67_1_fu_728_p3    |  select  |      0|  0|  17|           1|          16|
    |select_ln67_2_fu_914_p3    |  select  |      0|  0|  17|           1|          16|
    |select_ln67_3_fu_992_p3    |  select  |      0|  0|  17|           1|          16|
    |select_ln67_fu_650_p3      |  select  |      0|  0|  17|           1|          16|
    |select_ln850_1_fu_783_p3   |  select  |      0|  0|  24|           1|          24|
    |select_ln850_2_fu_969_p3   |  select  |      0|  0|  24|           1|          24|
    |select_ln850_3_fu_1047_p3  |  select  |      0|  0|  24|           1|          24|
    |select_ln850_fu_705_p3     |  select  |      0|  0|  24|           1|          24|
    |select_ln851_1_fu_775_p3   |  select  |      0|  0|  24|           1|          24|
    |select_ln851_2_fu_961_p3   |  select  |      0|  0|  24|           1|          24|
    |select_ln851_3_fu_1039_p3  |  select  |      0|  0|  24|           1|          24|
    |select_ln851_fu_697_p3     |  select  |      0|  0|  24|           1|          24|
    |select_ln887_1_fu_866_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln887_2_fu_887_p3   |  select  |      0|  0|   9|           1|           9|
    |select_ln887_3_fu_901_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln887_4_fu_1097_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln887_5_fu_1111_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln887_6_fu_1136_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln887_7_fu_1150_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln887_fu_852_p3     |  select  |      0|  0|   9|           1|           9|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     20|  0|1296|         831|         979|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  245|         57|    1|         57|
    |input_0_V_address0     |   27|          5|    7|         35|
    |input_0_V_address1     |   15|          3|    7|         21|
    |j_0_0_reg_404          |    9|          2|    7|         14|
    |ji_0_0_reg_426         |    9|          2|    3|          6|
    |jo_0_0_reg_415         |    9|          2|    3|          6|
    |max_val_V_0_0_reg_394  |    9|          2|   40|         80|
    |reg_459                |    9|          2|   40|         80|
    |reg_464                |    9|          2|   40|         80|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  341|         77|  148|        379|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln87_reg_1180        |   7|   0|    7|          0|
    |add_ln94_reg_1211        |   3|   0|    3|          0|
    |add_ln95_reg_1224        |   3|   0|    3|          0|
    |ap_CS_fsm                |  56|   0|   56|          0|
    |j_0_0_reg_404            |   7|   0|    7|          0|
    |ji_0_0_reg_426           |   3|   0|    3|          0|
    |jo_0_0_reg_415           |   3|   0|    3|          0|
    |lshr_ln_reg_1244         |   3|   0|    3|          0|
    |max_val_V_0_0_reg_394    |  40|   0|   40|          0|
    |p_Val2_13_reg_1167       |  40|   0|   40|          0|
    |p_Val2_15_reg_1185       |  40|   0|   40|          0|
    |p_Val2_17_reg_1270       |  40|   0|   40|          0|
    |p_Val2_18_reg_1298       |  40|   0|   40|          0|
    |p_Val2_19_reg_1304       |  40|   0|   40|          0|
    |p_Val2_9_reg_1264        |  40|   0|   40|          0|
    |reg_459                  |  40|   0|   40|          0|
    |reg_464                  |  40|   0|   40|          0|
    |select_ln850_1_reg_1287  |  24|   0|   24|          0|
    |select_ln850_2_reg_1326  |  24|   0|   24|          0|
    |select_ln850_3_reg_1337  |  24|   0|   24|          0|
    |select_ln850_reg_1276    |  24|   0|   24|          0|
    |select_ln887_1_reg_1310  |   8|   0|    8|          0|
    |select_ln887_3_reg_1318  |   8|   0|    8|          0|
    |shl_ln1_reg_1233         |   5|   0|    7|          2|
    |shl_ln_reg_1216          |   3|   0|    5|          2|
    |tmp_76_reg_1282          |  17|   0|   17|          0|
    |tmp_78_reg_1293          |  17|   0|   17|          0|
    |tmp_80_reg_1332          |  17|   0|   17|          0|
    |tmp_82_reg_1343          |  17|   0|   17|          0|
    |trunc_ln96_reg_1229      |   2|   0|    2|          0|
    |udiv_ln1148_reg_1196     |  40|   0|   40|          0|
    |zext_ln94_reg_1200       |  40|   0|   56|         16|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 715|   0|  735|         20|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |  quantize_activation  | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |  quantize_activation  | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |  quantize_activation  | return value |
|ap_done                         | out |    1| ap_ctrl_hs |  quantize_activation  | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |  quantize_activation  | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |  quantize_activation  | return value |
|ap_return                       | out |   40| ap_ctrl_hs |  quantize_activation  | return value |
|input_0_V_address0              | out |    7|  ap_memory |       input_0_V       |     array    |
|input_0_V_ce0                   | out |    1|  ap_memory |       input_0_V       |     array    |
|input_0_V_q0                    |  in |   40|  ap_memory |       input_0_V       |     array    |
|input_0_V_address1              | out |    7|  ap_memory |       input_0_V       |     array    |
|input_0_V_ce1                   | out |    1|  ap_memory |       input_0_V       |     array    |
|input_0_V_q1                    |  in |   40|  ap_memory |       input_0_V       |     array    |
|output_states_0_0_0_V_address0  | out |    3|  ap_memory | output_states_0_0_0_V |     array    |
|output_states_0_0_0_V_ce0       | out |    1|  ap_memory | output_states_0_0_0_V |     array    |
|output_states_0_0_0_V_we0       | out |    1|  ap_memory | output_states_0_0_0_V |     array    |
|output_states_0_0_0_V_d0        | out |    8|  ap_memory | output_states_0_0_0_V |     array    |
|output_states_0_1_0_V_address0  | out |    3|  ap_memory | output_states_0_1_0_V |     array    |
|output_states_0_1_0_V_ce0       | out |    1|  ap_memory | output_states_0_1_0_V |     array    |
|output_states_0_1_0_V_we0       | out |    1|  ap_memory | output_states_0_1_0_V |     array    |
|output_states_0_1_0_V_d0        | out |    8|  ap_memory | output_states_0_1_0_V |     array    |
|output_states_0_2_0_V_address0  | out |    3|  ap_memory | output_states_0_2_0_V |     array    |
|output_states_0_2_0_V_ce0       | out |    1|  ap_memory | output_states_0_2_0_V |     array    |
|output_states_0_2_0_V_we0       | out |    1|  ap_memory | output_states_0_2_0_V |     array    |
|output_states_0_2_0_V_d0        | out |    8|  ap_memory | output_states_0_2_0_V |     array    |
|output_states_0_3_0_V_address0  | out |    3|  ap_memory | output_states_0_3_0_V |     array    |
|output_states_0_3_0_V_ce0       | out |    1|  ap_memory | output_states_0_3_0_V |     array    |
|output_states_0_3_0_V_we0       | out |    1|  ap_memory | output_states_0_3_0_V |     array    |
|output_states_0_3_0_V_d0        | out |    8|  ap_memory | output_states_0_3_0_V |     array    |
|output_states_1_0_0_V_address0  | out |    3|  ap_memory | output_states_1_0_0_V |     array    |
|output_states_1_0_0_V_ce0       | out |    1|  ap_memory | output_states_1_0_0_V |     array    |
|output_states_1_0_0_V_we0       | out |    1|  ap_memory | output_states_1_0_0_V |     array    |
|output_states_1_0_0_V_d0        | out |    8|  ap_memory | output_states_1_0_0_V |     array    |
|output_states_1_1_0_V_address0  | out |    3|  ap_memory | output_states_1_1_0_V |     array    |
|output_states_1_1_0_V_ce0       | out |    1|  ap_memory | output_states_1_1_0_V |     array    |
|output_states_1_1_0_V_we0       | out |    1|  ap_memory | output_states_1_1_0_V |     array    |
|output_states_1_1_0_V_d0        | out |    8|  ap_memory | output_states_1_1_0_V |     array    |
|output_states_1_2_0_V_address0  | out |    3|  ap_memory | output_states_1_2_0_V |     array    |
|output_states_1_2_0_V_ce0       | out |    1|  ap_memory | output_states_1_2_0_V |     array    |
|output_states_1_2_0_V_we0       | out |    1|  ap_memory | output_states_1_2_0_V |     array    |
|output_states_1_2_0_V_d0        | out |    8|  ap_memory | output_states_1_2_0_V |     array    |
|output_states_1_3_0_V_address0  | out |    3|  ap_memory | output_states_1_3_0_V |     array    |
|output_states_1_3_0_V_ce0       | out |    1|  ap_memory | output_states_1_3_0_V |     array    |
|output_states_1_3_0_V_we0       | out |    1|  ap_memory | output_states_1_3_0_V |     array    |
|output_states_1_3_0_V_d0        | out |    8|  ap_memory | output_states_1_3_0_V |     array    |
|output_states_2_0_0_V_address0  | out |    3|  ap_memory | output_states_2_0_0_V |     array    |
|output_states_2_0_0_V_ce0       | out |    1|  ap_memory | output_states_2_0_0_V |     array    |
|output_states_2_0_0_V_we0       | out |    1|  ap_memory | output_states_2_0_0_V |     array    |
|output_states_2_0_0_V_d0        | out |    8|  ap_memory | output_states_2_0_0_V |     array    |
|output_states_2_1_0_V_address0  | out |    3|  ap_memory | output_states_2_1_0_V |     array    |
|output_states_2_1_0_V_ce0       | out |    1|  ap_memory | output_states_2_1_0_V |     array    |
|output_states_2_1_0_V_we0       | out |    1|  ap_memory | output_states_2_1_0_V |     array    |
|output_states_2_1_0_V_d0        | out |    8|  ap_memory | output_states_2_1_0_V |     array    |
|output_states_2_2_0_V_address0  | out |    3|  ap_memory | output_states_2_2_0_V |     array    |
|output_states_2_2_0_V_ce0       | out |    1|  ap_memory | output_states_2_2_0_V |     array    |
|output_states_2_2_0_V_we0       | out |    1|  ap_memory | output_states_2_2_0_V |     array    |
|output_states_2_2_0_V_d0        | out |    8|  ap_memory | output_states_2_2_0_V |     array    |
|output_states_2_3_0_V_address0  | out |    3|  ap_memory | output_states_2_3_0_V |     array    |
|output_states_2_3_0_V_ce0       | out |    1|  ap_memory | output_states_2_3_0_V |     array    |
|output_states_2_3_0_V_we0       | out |    1|  ap_memory | output_states_2_3_0_V |     array    |
|output_states_2_3_0_V_d0        | out |    8|  ap_memory | output_states_2_3_0_V |     array    |
|output_states_3_0_0_V_address0  | out |    3|  ap_memory | output_states_3_0_0_V |     array    |
|output_states_3_0_0_V_ce0       | out |    1|  ap_memory | output_states_3_0_0_V |     array    |
|output_states_3_0_0_V_we0       | out |    1|  ap_memory | output_states_3_0_0_V |     array    |
|output_states_3_0_0_V_d0        | out |    8|  ap_memory | output_states_3_0_0_V |     array    |
|output_states_3_1_0_V_address0  | out |    3|  ap_memory | output_states_3_1_0_V |     array    |
|output_states_3_1_0_V_ce0       | out |    1|  ap_memory | output_states_3_1_0_V |     array    |
|output_states_3_1_0_V_we0       | out |    1|  ap_memory | output_states_3_1_0_V |     array    |
|output_states_3_1_0_V_d0        | out |    8|  ap_memory | output_states_3_1_0_V |     array    |
|output_states_3_2_0_V_address0  | out |    3|  ap_memory | output_states_3_2_0_V |     array    |
|output_states_3_2_0_V_ce0       | out |    1|  ap_memory | output_states_3_2_0_V |     array    |
|output_states_3_2_0_V_we0       | out |    1|  ap_memory | output_states_3_2_0_V |     array    |
|output_states_3_2_0_V_d0        | out |    8|  ap_memory | output_states_3_2_0_V |     array    |
|output_states_3_3_0_V_address0  | out |    3|  ap_memory | output_states_3_3_0_V |     array    |
|output_states_3_3_0_V_ce0       | out |    1|  ap_memory | output_states_3_3_0_V |     array    |
|output_states_3_3_0_V_we0       | out |    1|  ap_memory | output_states_3_3_0_V |     array    |
|output_states_3_3_0_V_d0        | out |    8|  ap_memory | output_states_3_3_0_V |     array    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+

