/*
 *  Copyright (C) 2024 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/** Auto-generated cfg using the command 'python create_fwl_config.py j784s4' on 08/02/2024 20:25:29 **/

#ifndef TIFS_CHECKERS_FWL_CONFIG_H_
#define TIFS_CHECKERS_FWL_CONFIG_H_

#include <safety_checkers_soc.h>

#ifdef __cplusplus
extern "C" {
#endif

SafetyCheckers_TifsFwlConfig gSafetyCheckers_TifsFwlConfig[TIFS_CHECKER_FWL_MAX_NUM] = {
{
	257U,	/* fwl id */
	16U,	/* num of regions */
	16U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	259U,	/* fwl id */
	16U,	/* num of regions */
	16U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	265U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	267U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	269U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	271U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	3U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	8U,	/* fwl id */
	26U,	/* num of regions */
	26U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	9U,	/* fwl id */
	16U,	/* num of regions */
	16U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	16U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	24U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	64U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	65U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	66U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	67U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	68U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	69U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	70U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	71U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	72U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	73U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	82U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	83U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	84U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	86U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	96U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	97U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	98U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	99U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	100U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	101U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	102U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	104U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	105U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	106U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	107U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	108U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	114U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	115U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	116U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	129U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	130U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	131U,	/* fwl id */
	16U,	/* num of regions */
	16U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	132U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	133U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	135U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	136U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	137U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	144U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	160U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	168U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	176U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	177U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	178U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	264U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	266U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	268U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	270U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	288U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	352U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	384U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	416U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	448U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1025U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1026U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1028U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1029U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1030U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1032U,	/* fwl id */
	12U,	/* num of regions */
	12U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1033U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1036U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1048U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1050U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1051U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1052U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1056U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1057U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1058U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1059U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1060U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1061U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1062U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1063U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1064U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1065U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1072U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1073U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1074U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1088U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1089U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1090U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1104U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1105U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1106U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1107U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1120U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1152U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1153U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1160U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1161U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1168U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1184U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1185U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1196U,	/* fwl id */
	5U,	/* num of regions */
	5U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1200U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1201U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1208U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1212U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1213U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1214U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1220U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1244U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1245U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1246U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1253U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1268U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1274U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1275U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	1276U,	/* fwl id */
	16U,	/* num of regions */
	16U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2048U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2050U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2052U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2054U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2056U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2058U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2060U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2061U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2062U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2063U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2064U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2065U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2066U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2067U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2068U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2072U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2073U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2074U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2075U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2094U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2095U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2096U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2097U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2098U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2099U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2100U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2116U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2117U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2118U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2119U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2136U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2137U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2138U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2139U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2148U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2149U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2152U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2153U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2154U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2155U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2156U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2157U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2158U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2159U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2160U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2161U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2162U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2163U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2164U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2165U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2166U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2167U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2168U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2169U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2170U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2171U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2172U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2173U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2174U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2175U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2176U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2177U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2178U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2179U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2180U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2181U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2182U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2183U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2184U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2185U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2204U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2205U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2206U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2208U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2209U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2210U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2211U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2212U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2214U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2215U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2216U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2217U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2219U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2220U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2221U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2222U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2231U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2232U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2236U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2240U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2241U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2242U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2243U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2248U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2249U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2250U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2251U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2252U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2253U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2254U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2255U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2256U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2257U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2258U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2259U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2268U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2269U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2270U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2271U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2278U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2279U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2300U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2301U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2304U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2308U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2309U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2311U,	/* fwl id */
	5U,	/* num of regions */
	5U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2312U,	/* fwl id */
	16U,	/* num of regions */
	16U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2313U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2314U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2315U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2316U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2317U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2400U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2401U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2432U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2433U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2434U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2436U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2437U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2438U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2440U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2441U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2442U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2443U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2446U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2463U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2464U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2465U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2466U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2467U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2468U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2469U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2472U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2494U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2495U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2530U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2531U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2546U,	/* fwl id */
	24U,	/* num of regions */
	24U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2547U,	/* fwl id */
	24U,	/* num of regions */
	24U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2548U,	/* fwl id */
	24U,	/* num of regions */
	24U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2549U,	/* fwl id */
	24U,	/* num of regions */
	24U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2550U,	/* fwl id */
	24U,	/* num of regions */
	24U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2556U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2557U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2558U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2576U,	/* fwl id */
	7U,	/* num of regions */
	7U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2577U,	/* fwl id */
	7U,	/* num of regions */
	7U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2578U,	/* fwl id */
	5U,	/* num of regions */
	5U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2579U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2580U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2581U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2582U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2583U,	/* fwl id */
	7U,	/* num of regions */
	7U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2584U,	/* fwl id */
	7U,	/* num of regions */
	7U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2585U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2624U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2625U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2714U,	/* fwl id */
	12U,	/* num of regions */
	12U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2715U,	/* fwl id */
	17U,	/* num of regions */
	17U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2716U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2717U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2718U,	/* fwl id */
	6U,	/* num of regions */
	6U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2719U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2720U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2721U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2722U,	/* fwl id */
	14U,	/* num of regions */
	14U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2723U,	/* fwl id */
	12U,	/* num of regions */
	12U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2768U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2769U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2770U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2771U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2772U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2773U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2777U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2780U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2781U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2782U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2783U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2784U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2785U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2788U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2789U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2790U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2791U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2792U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2793U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2794U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2820U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2822U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2823U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2825U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2826U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2827U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2828U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2829U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2830U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2831U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2832U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2833U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2834U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2836U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2880U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2944U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2945U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2946U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2947U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	2948U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4160U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4161U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4288U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4352U,	/* fwl id */
	8U,	/* num of regions */
	8U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4384U,	/* fwl id */
	6U,	/* num of regions */
	6U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4392U,	/* fwl id */
	7U,	/* num of regions */
	7U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4393U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4394U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4395U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4608U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4609U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4610U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4611U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4624U,	/* fwl id */
	12U,	/* num of regions */
	12U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4637U,	/* fwl id */
	12U,	/* num of regions */
	12U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4644U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4652U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4660U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4668U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4676U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4704U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4705U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4706U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4707U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4712U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4736U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5128U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5129U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5137U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5140U,	/* fwl id */
	24U,	/* num of regions */
	24U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5141U,	/* fwl id */
	24U,	/* num of regions */
	24U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5142U,	/* fwl id */
	24U,	/* num of regions */
	24U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5143U,	/* fwl id */
	24U,	/* num of regions */
	24U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5144U,	/* fwl id */
	24U,	/* num of regions */
	24U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5148U,	/* fwl id */
	16U,	/* num of regions */
	16U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5149U,	/* fwl id */
	16U,	/* num of regions */
	16U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5150U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5151U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5984U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5985U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5986U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5987U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5988U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5989U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5990U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5991U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5992U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	5993U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6016U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6017U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6018U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6019U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6148U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6156U,	/* fwl id */
	3U,	/* num of regions */
	3U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6176U,	/* fwl id */
	4U,	/* num of regions */
	4U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6240U,	/* fwl id */
	7U,	/* num of regions */
	7U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6248U,	/* fwl id */
	6U,	/* num of regions */
	6U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6249U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6250U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6251U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6252U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6253U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6254U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6260U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6268U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6269U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6270U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6288U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	304U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	368U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	400U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	432U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	464U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4128U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4224U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4320U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4368U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4388U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4612U,	/* fwl id */
	12U,	/* num of regions */
	12U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4625U,	/* fwl id */
	12U,	/* num of regions */
	12U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4640U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4648U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4656U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4664U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4672U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4688U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4708U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	4720U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6146U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6152U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6160U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6208U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6244U,	/* fwl id */
	2U,	/* num of regions */
	2U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6256U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6264U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
},
{
	6272U,	/* fwl id */
	1U,	/* num of regions */
	1U,	/* max num of regions */
	{ /* fwl registers for each region : {control_reg, priv_id0, priv_id1, priv_id2, 
										  start_addr_low, start_addr_high, end_addr_low, end_addr_high} */
		{0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U},
	},
}
};

#ifdef __cplusplus
}
#endif

#endif  /* #ifndef TIFS_CHECKERS_FWL_CONFIG_H_ */