{
  "module_name": "dcore0_mme_sbte0_masks.h",
  "hash_id": "4e9b8b2cbdb4d2b658e85ad5666687f594aaaf048332d3172c7da7d95acf6f87",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_mme_sbte0_masks.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_MME_SBTE0_MASKS_H_\n#define ASIC_REG_DCORE0_MME_SBTE0_MASKS_H_\n\n \n\n \n#define DCORE0_MME_SBTE0_MAX_SIZE_DATA_SHIFT 0\n#define DCORE0_MME_SBTE0_MAX_SIZE_DATA_MASK 0xFFFF\n#define DCORE0_MME_SBTE0_MAX_SIZE_MD_SHIFT 16\n#define DCORE0_MME_SBTE0_MAX_SIZE_MD_MASK 0xFFFF0000\n\n \n#define DCORE0_MME_SBTE0_FORCE_MISS_R_SHIFT 0\n#define DCORE0_MME_SBTE0_FORCE_MISS_R_MASK 0x1\n\n \n#define DCORE0_MME_SBTE0_MAX_OS_SHIFT 0\n#define DCORE0_MME_SBTE0_MAX_OS_MASK 0xFFFF\n\n \n#define DCORE0_MME_SBTE0_RL_SATURATION_SHIFT 0\n#define DCORE0_MME_SBTE0_RL_SATURATION_MASK 0xFF\n#define DCORE0_MME_SBTE0_RL_TIMEOUT_SHIFT 8\n#define DCORE0_MME_SBTE0_RL_TIMEOUT_MASK 0xFF00\n#define DCORE0_MME_SBTE0_RL_RATE_LIMITER_EN_SHIFT 16\n#define DCORE0_MME_SBTE0_RL_RATE_LIMITER_EN_MASK 0x10000\n\n \n#define DCORE0_MME_SBTE0_SB_STALL_R_SHIFT 0\n#define DCORE0_MME_SBTE0_SB_STALL_R_MASK 0x1\n\n \n#define DCORE0_MME_SBTE0_INTR_I0_SHIFT 0\n#define DCORE0_MME_SBTE0_INTR_I0_MASK 0x1\n\n \n#define DCORE0_MME_SBTE0_ARUSER_ASID_SHIFT 0\n#define DCORE0_MME_SBTE0_ARUSER_ASID_MASK 0x3FF\n#define DCORE0_MME_SBTE0_ARUSER_MMBP_SHIFT 10\n#define DCORE0_MME_SBTE0_ARUSER_MMBP_MASK 0x400\n#define DCORE0_MME_SBTE0_ARUSER_DUMMY_SHIFT 11\n#define DCORE0_MME_SBTE0_ARUSER_DUMMY_MASK 0xFFFFF800\n\n \n#define DCORE0_MME_SBTE0_ARCACHE_N_SHIFT 0\n#define DCORE0_MME_SBTE0_ARCACHE_N_MASK 0xF\n\n \n#define DCORE0_MME_SBTE0_STATUS_DROP_CNT_SHIFT 0\n#define DCORE0_MME_SBTE0_STATUS_DROP_CNT_MASK 0xFFFFFFFF\n\n \n#define DCORE0_MME_SBTE0_PRTN_CLK_EN_SHIFT 0\n#define DCORE0_MME_SBTE0_PRTN_CLK_EN_MASK 0x1\n\n \n#define DCORE0_MME_SBTE0_CFG_SB_INFLIGHTS_W_SHIFT 0\n#define DCORE0_MME_SBTE0_CFG_SB_INFLIGHTS_W_MASK 0xFFFFFFFF\n\n \n#define DCORE0_MME_SBTE0_PROT_W_SHIFT 0\n#define DCORE0_MME_SBTE0_PROT_W_MASK 0x7\n\n \n#define DCORE0_MME_SBTE0_INTR_MASK_W_SHIFT 0\n#define DCORE0_MME_SBTE0_INTR_MASK_W_MASK 0x1\n\n \n#define DCORE0_MME_SBTE0_ARUSER_MSB_VAL_SHIFT 0\n#define DCORE0_MME_SBTE0_ARUSER_MSB_VAL_MASK 0xFFFFFFFF\n\n \n#define DCORE0_MME_SBTE0_CFG_SB_OCCUPIENCY_VAL_SHIFT 0\n#define DCORE0_MME_SBTE0_CFG_SB_OCCUPIENCY_VAL_MASK 0xFFFFFFFF\n\n \n#define DCORE0_MME_SBTE0_ENABLE_CGATE_TE_EN_SHIFT 0\n#define DCORE0_MME_SBTE0_ENABLE_CGATE_TE_EN_MASK 0x1\n#define DCORE0_MME_SBTE0_ENABLE_CGATE_SB_EN_SHIFT 4\n#define DCORE0_MME_SBTE0_ENABLE_CGATE_SB_EN_MASK 0x10\n\n \n#define DCORE0_MME_SBTE0_INTF_VLD_DBG_VLD_SHIFT 0\n#define DCORE0_MME_SBTE0_INTF_VLD_DBG_VLD_MASK 0xFFFFFFFF\n\n \n#define DCORE0_MME_SBTE0_INTF_RDY_DBG_RDY_SHIFT 0\n#define DCORE0_MME_SBTE0_INTF_RDY_DBG_RDY_MASK 0xFFFFFFFF\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}