// Seed: 4176671702
module module_0 (
    input  tri   id_0,
    output tri   id_1,
    output wire  id_2,
    output tri1  id_3,
    input  tri0  id_4
    , id_7,
    input  uwire id_5
);
  wire [-1 : 1] id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd58,
    parameter id_6 = 32'd99
) (
    input wand _id_0,
    inout tri0 id_1,
    output supply1 id_2,
    output wor id_3,
    output tri0 id_4
);
  uwire [-1 : id_0] _id_6 = id_6 + "" || id_1 || 1 || id_1;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_4,
      id_3,
      id_1,
      id_1
  );
  assign id_1 = 1;
  wand [id_6 : 1] id_7 = -1;
  logic id_8;
  assign id_7 = id_0;
endmodule
