ieic tran fundament decemb paper special vlsi design cad algorithm voltag level shifter assign driven floorplan bei nonmemb sheqin dong song chen member satoshi goto fellow summari low power design quirement cmos technolog enter nanomet era multipl suppli voltag msv popular effect method dynam static power reduct main tain perform level shifter area intercon nect length overhead ilo consid floorplan post floorplan stage paper propos phase algorithm framework call vlsaf solv voltag level shifter assign problem floorplan ning phase convex cost network flow algorithm assign voltag minimum cost flow algorithm handl level shifter assign post floorplan phase heurist method adopt redistribut white space calcul posit shape level shifter experiment saf effect key voltag island voltag assign convex net work flow level shifter assign white space redistribu tion introduct low power design requir ment cmos technolog enter nanom ter era hand hundr million transistor integr chip ing system chip soc design methodolog hand shrink featur size increas circuit speed higher power consumpt shorten batteri life handheld devic lead thermal reliabl problem techniqu introduc deal power optim exist techniqu msv popular effect method namic static power reduct maintain perform msv design portant problem voltag assign time critic modul assign higher voltag noncriti cal modul assign lower voltag power save degrad circuit formanc manuscript receiv march manuscript revis june author eda lab depart comput scienc technolog tsinghua univers beij china author graduat school format product system waseda univers kitakyushu shi japan mail disyulei mail dongsq level shifter insert intercon nect low voltag modul drive high voltag modul circuit suffer excess short circuit current leakag energi serv number level shifter increas rapid modul increas area level shifter consum ignor result level shifter area perform overhead consid floorplan post floorplan stage number work address island generat voltag assign floorplan placement work voltag assign ment consid stage includ pre floorplan floorplan post floorplan post placement lee handl voltag assign dynam program level shifter insert soft block voltag assign result pre floorplan stage power network resourc consid floorplan defici work voltag assign handl floorplan physic distanc modul account second search space larg level shifter consid modul approach base ilp volt age assign post floorplan stage level shifter plan power network resourc con sider approach consid level area consumpt reli floor plan result physic length interconnect modul voltag assign ment problem address floorplan ning transform voltag assign prob lem convex cost network flow problem tegrat floorplan stage proach consid level shifter area overhead level shifter posit remaind paper organ defin voltag island driven floorplan problem present algorithm flow report experiment conclud paper ieic tran fundament decemb problem formul paper cbl repres floor plan generat cbl topolog represent dissect chip rectangular room room assign modul net pin net multi pin net compos set sourc sink pin net wire length net calcul half perimet model definit interconnect length overhead level shifter belong net assum level shifter insert bound box level shifter bound ing box interconnect length increas increas length denot interconnect length overhead ilo definit power network resourc power network resourc voltag island evalu half perimet wirelength minim bound box enclos island candid floorplan meet perfor manc constraint time critic modul assign high voltag time critic mod ule assign lower voltag maxim power save level shifter assign rough posit minim interconnect length overhead refer problem voltag level shifter assign driven floorplan vlsaf problem vlsaf set modul modul hard block fix size aspect ratio legal work voltag power delay tradeoff repres delay power curv curv fig netlist denot direct acycl graph dag denot interconnect time constraint tcycl level area power delay vlsaf chip floorplan generat meet object minim area power cost second satisfi time constraint third insert level shifter minim wire length interconnect length overhead vlsaf algorithm overview vlsaf fig algorithm vlsaf consist fig vlsaf phase voltag level shifter assign floorplan white space redistribut wsr post floorplan phase modifi model han dle voltag assign min cost max flow base method solv level shifter assign ment problem generat pack carri voltag level shifter assign voltag assign modul assign voltag reduc power consumpt sat isfi perform constraint level shifter signment lsa level shifter assign room level shifter assign belong set detail will interconnect length overhead ilo phase heurist method adopt calcu late relat posit room white space divid grid level shifter decid aspect ratio insert grid final level shifter assign room lsa insert room order reduc interconnect length overhead ilo voltag assign voltag floorplan floorplan gener ate estim interconnect length modul modul denot lenij lenij scale delay delayij delayij lenij constant scale fac tor check delayij delayij tcycl time constraint satisfi floorplan generat carri voltag assign netlist voltag assign problem formul minim delayij tcycl arriv time vertex dag delay vertex voltag level shifter assign driven floorplan fig node dive node transform edg remov constraint tcycl equat legal work voltag assign legal work voltag transform start node node intercon nect node degre node degre interconnect set divid node con nect direct edg denot creat edg denot edg edg dag fig mathemat program dij delay node node minim pij dij dij tcycl dij dij delayij dij compar constraint tcycl lij dij uij introduc modif time con straint estim tcycl dls longest path dag reduc toler time constraint curv add dls lower delay add pls lower power fig time constraint set tcycl suppli voltag power function pij dij convex func tion second add start node node remov constraint tcycl third curv linear function word dij choic prove fig modul number legal work voltag origin curv modifi curv power delay level shifter solv program optim remov constraint lij dij uij incorpor constraint transform tcycl defin dst dst dst tcycl transform dag fig dualiz constraint nonneg lagrangian multipli vector obtain lagrangian subproblem min pij dij xijdij xsiÂµi set remov add edg node newli edg denot transform dag denot set dsi psi dsi lsi usi tcycl huge coeffici defin function hij xij hij xij mindij pij dij xijdij pij dij linear func tion pij dij dij dij denot slope function pij pij hij xij min xij dij xij xij xij xij pij ijxij xij pij ijxij xij hij xij dijxij xij hij xij xij xij xij tcycl equal ieic tran fundament decemb transform problem minimum cost flow problem construct expand network three kind edg consid introduc edg cost edg upper capac lower capac cost lower upper capac dij edg edg introduc cost lower upper capac cost scale algorithm solv minimum cost flow problem opti mal flow construct residu network solv shortest path problem determin shortest path distanc node node impli dij final solv voltag assign ment problem multi voltag assign number legal work voltag solv voltag assign method definit curv power delay trade level shifter repres curv pair dlsi plsi correspond delay power con sumption level shifter drive modul voltag modul voltag high volt age level shifter drive mod ule lower voltag modul big ger level shifter drive modul dynam energi consumpt proport squar suppli voltag trival power increas rapid delay assum curv convex modul modifi curv replac pair dlsi plsi dlsi plsi level delay power consumpt lemma convex lemma convex convex lemma lemma prove modifi curv piecewis linear convex function integ breakpoint appli method solv voltag assign problem level shifter assign voltag assign modul assign tabl notat assign modul nls level shifter set room room modul wsj white space lsij set lss sourc sink sizeij level shifter lsij pwsj potenti white space room wrj hrj width height room wmj hmj width height modul wij hij width height feasibl region fig matter move modul dark area insert level shifter blank area potenti white space pws feasibl region frij voltag net drive low voltag mod ule high voltag modul insert level shifter number level shifter nls determin cate modul chip dissect set room restrict level shifter modul locat white space level shifter area arbitrarili close carri minimum cost flow base level shifter assign assign level shifter room defin set level shifter lsij eri set lsij sizeij level shifter sourc modul sink modul sizeij nls check room extra space insert level shifter denot white space room wsj area calcul follow area wsj wrj hrj wmj hmj wrj hrj denot width height room wmj hmj denot width height modul level shifter belong net insert white space white space bound box insert level shifter inter connect length overhead ilo white space cost level shifter sume modul hard block space room belong modul fig center dash area insert level shifter matter modul voltag level shifter assign driven floorplan fig drive modul modul drive modul modul correspond network graph assign room assign room definit potenti white space pws space room white space modul move denot potenti white space pwsj pwsj consid horizont channel vertic channel fig denot width vertic channel wcj wrj wmj width horizont channel hcj hrj hmj definit feasibl region net quir level shifter bound box denot defin level shifter feasibl region fri fri wsj room white space wsj belong level shifter feasibl region fri call didat room wsj denot feasibl region wsj denot feasibl region lsi insert candid room will intercon nect length overhead ilo net set max wij wcj max hij hcj area calcul fol low area wij hij construct network graph min cost max flow algorithm determin room level shifter belong level shifter assign candid room ilo will occur simpl exampl fig lsi lsi lsi candid room capac lsi sizei lsi sizei area wsj cost lsi lsi fij will discuss defin area percent pij pij pij area area wsj area wsj defin cost edg lsi fij function pij fij pij pij pij small coeffici undetermin coeffici penalti term hrj hij wcj wcj wcj wrj wij hcj hcj hcj equat special charact monoton decreas function pij inclin level shifter room higher percentag larg small add coeffici maxfij pij third observ room pij pij level shifter insert room longer longer length consequ equat add penalti term flow network assign level shifter white space sat urat edg level shifter white space node wsj level shifter signment buffer assign net level shifter insert solv effect minimum cost flow algorithm poli nomial time white space redistribut wsr floorplan voltag assign level shifter assign carri candid solut best solut satisfi constraint insert level shifter store floor plan level shifter assign room store best solut defin set level shifter assign room room defin modul pack group level shifter insert lsj lspi follow condit satisfi area area lsk area tradit room base floorplann will pack modul lower left corner center room tradit block plan method favor level shifter insert heuri tic method call wsr adopt calcul mod ule level shifter relat posit room framework algorithm wsr algorithm ieic tran fundament decemb algorithm wsr sizeof lsj fright fleft fup fdown calcul fiy updat fright fleft fup fdown calcul ynj relat posit generat grid white space sort lsj prioriti pick grid insert lsi level shifter insert insertel move modul demand power network relat posit calcul level shifter lsi assign room prefer region provid lsi insert prefer gion interconnect lengthen level shifter insert room forc produc push modul apart level shifter consid forc produc lsi direct separ denot fiy exampl fig lsi prefer locat lower left corner push fiy push upper calcul fiy prefer area defin quaternion distanc prefer area left boundari distanc prefer area upper lower boundari fig fiy calcul equat wrj fiy hrj calcul posit modul defin variabl fright fleft fup fdown fright fleft fup fiy fiy fdown fiy fiy relat posit room denot xnj ynj xnj wrj wmj fright fright fleft ynj hrj hmj fup fup fdown grid generat insert definit bound box level shifter lsk defin bound box net width widb height heib bound box fig room level shifter lsi prefer locat lower left corner dark area prefer region lsi pro duce forc fiy push modul upper defin calcul forc fiy fig bound box ofb centric posit width widb height heib fig room calcul modul rela tive posit rectangular white space generat divid white space rect angular grid area room record set grid area area grid posit level shifter set lsj sort area prefer gion smaller prefer region higher prioriti level shifter pick grid order level shifter assign choos grid level shifter lsk choos free grid insert algorithm algorithm insertel initi step empti step num num generat bound box lsi find free grid insid bound box construct bipartit graph solv maximum bipartit match updat level shifter lsk con struct bound box call bkl step find free grid bkl step step construct bipartit graph hungarian algorithm find maximum bipartit match take voltag level shifter assign driven floorplan tabl comparison vlsaf previous work benchmark max power power cost pnr number time vlsaf vlsaf vlsaf vlsaf vlsaf avg diff tabl vlsaf vaf lsi wire length ilo time vlsaf vaf lsi vlsaf vaf lsi vlsaf vaf lsi vlsaf vaf lsi avg diff tabl experiment legal work voltag power cost wire length num ilo time power cost wire length num ilo time time step step updat remov level shifter insert level shifter updat step insertel room grid insert level shifter modul remov lowest voltag remov left reduc total area remov center power network minim power network resourc experiment implement algorithm vlsaf pro gram languag execut linux machin cpu memori fig experiment benchmark block voltag cluster reduc power network resourc level shifter small dark block insert white space cost function simul anneal number edg number node repres floorplan area wire length repres total power consumpt repres power network resourc record number level shifter assign previous work handl floorplan problem consid voltag assign level shifter insert compar form experi test case base gsrc benchmark power delay specif tabl comparison tween experiment result column power cost actual power consumpt col umn pnr power network resourc consumpt column white space vlsaf save power pnr white space time framework faster white space save demonstr effect approach perform contrast approach vaf lsi solv level shifter assign sertion post floorplan stage tabl compar vlsaf vaf lsi vaf lsi runtim shorter iter level shifter signment floorplan wire length inter ieic tran fundament decemb fig experiment legal work voltag connect length overhead ilo increas high ilo delay estim modul inaccur lead time constraint violat vlsaf effect signifi cant reason runtim set experi number legal work voltag modul set three detail list tabl conclus propos phase framework solv volt age assign level shifter insert phase voltag level shifter assign driven floorplan ning phase white space redistribut post floorplan stage experiment framework effect reduc power cost consid level shifter posit area refer david lackey paul zuchowski cohn manag power perform system chip design voltag island iccad util surplus time power reduct cicc xianlong hong sheqin dong slice floorplan placement corner block list topolog represent ieee transact cas temperatur awar voltag island architect system chip design iccd voltag island awar floorplan ning power time optim iccad architect voltag land core base system chip design islp applic driven floorplan awar voltag island design dac network flow base power optimiza tion time constraint msv driven floorplan iccad voltag island generat perform requir soc design asp dac ilp algorithm post floorplan voltag island generat consid power network plan iccad post placement voltag island generat perform requir iccad post placement voltag island generat iccad network flow theori algorithm applic prentic hall pearson bei receiv degre depart mathemat uestc china current didat eda lab depart puter scienc technolog tsinghua univers china interest includ cad vlsi floorplan gorithm low power design sheqin dong receiv degre comput scienc degre semiconductor physic devic degre mechantron control autom current associ profe sor eda lab depart comput scienc technolog inghua univers current interest includ cad vlsi floor plan placement algorithm mul timedia asic hardwar design song chen receiv degre comput scienc xian jiao tong univers china degre comput scienc tsinghua univers china august april visit sociat graduat school waseda univers japan assist professor interest includ aspect elec tronic design autom floorplan placement high level synthesi satoshi goto receiv degre electron communi cation engin waseda univ siti receiv engin waseda univers ieee fellow member academi engin societi japan professor waseda univers interest includ lsi system multimedia system 