static inline int F_1 ( void )\r\n{\r\nunsigned long V_1 ;\r\n__asm__("mrc p15, 1, %0, c0, c0, 1" : "=r" (l2ctype));\r\nreturn ! ! ( V_1 & 0xf8 ) ;\r\n}\r\nstatic inline void F_2 ( unsigned long V_2 )\r\n{\r\n__asm__("mcr p15, 1, %0, c7, c11, 1" : : "r" (addr));\r\n}\r\nstatic inline void F_3 ( unsigned long V_2 )\r\n{\r\n__asm__("mcr p15, 1, %0, c7, c7, 1" : : "r" (addr));\r\n}\r\nstatic inline void F_4 ( void )\r\n{\r\nunsigned long V_1 , V_3 ;\r\nint V_4 , V_5 ;\r\n__asm__("mrc p15, 1, %0, c0, c0, 1" : "=r" (l2ctype));\r\nfor ( V_4 = 0 ; V_4 < F_5 ( V_1 ) ; V_4 ++ ) {\r\nfor ( V_5 = 0 ; V_5 < V_6 ; V_5 ++ ) {\r\nV_3 = ( V_5 << 29 ) | ( V_4 << 5 ) ;\r\n__asm__("mcr p15, 1, %0, c7, c11, 2" : : "r"(set_way));\r\n}\r\n}\r\nF_6 () ;\r\n}\r\nstatic inline void F_7 ( unsigned long V_7 )\r\n{\r\n#ifdef F_8\r\nif ( V_7 != - 1 )\r\nF_9 ( ( void * ) V_7 ) ;\r\n#endif\r\n}\r\nstatic inline unsigned long F_10 ( unsigned long V_8 , unsigned long V_9 )\r\n{\r\n#ifdef F_8\r\nunsigned long V_7 = V_9 & V_10 ;\r\nunsigned long V_11 = V_8 << ( 32 - V_12 ) ;\r\nif ( F_11 ( V_11 < ( V_9 << ( 32 - V_12 ) ) ) ) {\r\nF_7 ( V_9 ) ;\r\nV_7 = ( unsigned long ) F_12 ( V_8 >> V_12 ) ;\r\n}\r\nreturn V_7 + ( V_11 >> ( 32 - V_12 ) ) ;\r\n#else\r\nreturn F_13 ( V_8 ) ;\r\n#endif\r\n}\r\nstatic void F_14 ( unsigned long V_13 , unsigned long V_14 )\r\n{\r\nunsigned long V_15 ;\r\nif ( V_13 == 0 && V_14 == - 1ul ) {\r\nF_4 () ;\r\nreturn;\r\n}\r\nV_15 = - 1 ;\r\nif ( V_13 & ( V_16 - 1 ) ) {\r\nV_15 = F_10 ( V_13 & ~ ( V_16 - 1 ) , V_15 ) ;\r\nF_2 ( V_15 ) ;\r\nF_3 ( V_15 ) ;\r\nV_13 = ( V_13 | ( V_16 - 1 ) ) + 1 ;\r\n}\r\nwhile ( V_13 < ( V_14 & ~ ( V_16 - 1 ) ) ) {\r\nV_15 = F_10 ( V_13 , V_15 ) ;\r\nF_3 ( V_15 ) ;\r\nV_13 += V_16 ;\r\n}\r\nif ( V_13 < V_14 ) {\r\nV_15 = F_10 ( V_13 , V_15 ) ;\r\nF_2 ( V_15 ) ;\r\nF_3 ( V_15 ) ;\r\n}\r\nF_7 ( V_15 ) ;\r\nF_6 () ;\r\n}\r\nstatic void F_15 ( unsigned long V_13 , unsigned long V_14 )\r\n{\r\nunsigned long V_15 ;\r\nV_15 = - 1 ;\r\nV_13 &= ~ ( V_16 - 1 ) ;\r\nwhile ( V_13 < V_14 ) {\r\nV_15 = F_10 ( V_13 , V_15 ) ;\r\nF_2 ( V_15 ) ;\r\nV_13 += V_16 ;\r\n}\r\nF_7 ( V_15 ) ;\r\nF_6 () ;\r\n}\r\nstatic inline void F_16 ( void )\r\n{\r\nunsigned long V_1 , V_3 ;\r\nint V_4 , V_5 ;\r\n__asm__("mrc p15, 1, %0, c0, c0, 1" : "=r" (l2ctype));\r\nfor ( V_4 = 0 ; V_4 < F_5 ( V_1 ) ; V_4 ++ ) {\r\nfor ( V_5 = 0 ; V_5 < V_6 ; V_5 ++ ) {\r\nV_3 = ( V_5 << 29 ) | ( V_4 << 5 ) ;\r\n__asm__("mcr p15, 1, %0, c7, c15, 2" : : "r"(set_way));\r\n}\r\n}\r\nF_6 () ;\r\n}\r\nstatic void F_17 ( unsigned long V_13 , unsigned long V_14 )\r\n{\r\nunsigned long V_15 ;\r\nif ( V_13 == 0 && V_14 == - 1ul ) {\r\nF_16 () ;\r\nreturn;\r\n}\r\nV_15 = - 1 ;\r\nV_13 &= ~ ( V_16 - 1 ) ;\r\nwhile ( V_13 < V_14 ) {\r\nV_15 = F_10 ( V_13 , V_15 ) ;\r\nF_2 ( V_15 ) ;\r\nF_3 ( V_15 ) ;\r\nV_13 += V_16 ;\r\n}\r\nF_7 ( V_15 ) ;\r\nF_6 () ;\r\n}\r\nstatic int T_1 F_18 ( void )\r\n{\r\nif ( ! F_19 () || ! F_1 () )\r\nreturn 0 ;\r\nif ( F_20 () & V_17 ) {\r\nF_21 ( L_1 ) ;\r\nF_4 () ;\r\nV_18 . V_19 = F_14 ;\r\nV_18 . V_20 = F_15 ;\r\nV_18 . V_21 = F_17 ;\r\n}\r\nreturn 0 ;\r\n}
