/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  reg [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[146] : celloutsig_1_0z;
  assign celloutsig_1_10z = celloutsig_1_2z ? celloutsig_1_8z : celloutsig_1_2z;
  assign celloutsig_1_18z = celloutsig_1_4z ? celloutsig_1_0z : celloutsig_1_14z;
  assign celloutsig_1_19z = celloutsig_1_0z ? celloutsig_1_6z : celloutsig_1_9z;
  assign celloutsig_0_6z = celloutsig_0_2z ? in_data[36] : celloutsig_0_5z;
  assign celloutsig_0_2z = in_data[36] ? celloutsig_0_0z : celloutsig_0_1z;
  assign celloutsig_0_26z = celloutsig_0_19z[2] ? celloutsig_0_1z : celloutsig_0_23z;
  assign celloutsig_0_33z = ~((celloutsig_0_26z | celloutsig_0_31z) & celloutsig_0_32z);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_2z) & in_data[55]);
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_9z) & celloutsig_0_5z);
  assign celloutsig_0_11z = ~((celloutsig_0_6z | celloutsig_0_5z) & celloutsig_0_10z);
  assign celloutsig_0_23z = ~((celloutsig_0_13z | celloutsig_0_7z[3]) & celloutsig_0_9z);
  assign celloutsig_0_28z = ~((in_data[47] | celloutsig_0_10z) & celloutsig_0_21z);
  assign celloutsig_0_32z = ~(celloutsig_0_5z ^ celloutsig_0_11z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z ^ in_data[99]);
  assign celloutsig_1_5z = ~(in_data[112] ^ celloutsig_1_0z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z ^ celloutsig_1_2z);
  assign celloutsig_1_7z = ~(celloutsig_1_4z ^ celloutsig_1_3z);
  assign celloutsig_0_9z = ~(celloutsig_0_0z ^ celloutsig_0_13z);
  assign celloutsig_0_20z = ~(celloutsig_0_13z ^ celloutsig_0_10z);
  assign celloutsig_0_29z = { celloutsig_0_7z[6:5], celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_3z } > { celloutsig_0_22z[1:0], celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_0_3z = { in_data[0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } > { in_data[95:91], celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > { in_data[180:178], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[48:30] > in_data[91:73];
  assign celloutsig_0_16z = { celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_8z, 1'h1, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_3z } > { celloutsig_0_7z[9], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, 1'h1, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[14:7] <= in_data[54:47];
  assign celloutsig_0_31z = celloutsig_0_7z[5:3] <= { celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_29z };
  assign celloutsig_1_0z = in_data[117:99] <= in_data[145:127];
  assign celloutsig_0_13z = { in_data[45:21], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } <= { in_data[79:47], celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[116], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z } <= { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z } <= { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z } <= { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_8z = { in_data[18:15], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_5z } <= celloutsig_0_7z[9:1];
  assign celloutsig_0_14z = celloutsig_0_7z[11:0] <= { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_21z = { in_data[14], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z } <= { 1'h1, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_14z };
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 15'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_7z = { in_data[31:29], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_19z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_19z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_22z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_22z = celloutsig_0_7z[11:8];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
