{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528683433417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528683433418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 23:17:12 2018 " "Processing started: Sun Jun 10 23:17:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528683433418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528683433418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controle -c controle " "Command: quartus_map --read_settings_files=on --write_settings_files=off controle -c controle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528683433419 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528683434570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-hardware " "Found design unit 1: controle-hardware" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528683436267 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528683436267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528683436267 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "mode std_logic_vector controle.vhd(95) " "VHDL error at controle.vhd(95): type of identifier \"mode\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 95 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1528683436270 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out DisplayUnidadeSegundos controle.vhd(95) " "VHDL error at controle.vhd(95): cannot associate formal port \"DisplayUnidadeSegundos\" of mode \"out\" with an expression" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 95 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1528683436270 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "set std_logic_vector controle.vhd(95) " "VHDL error at controle.vhd(95): type of identifier \"set\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 95 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1528683436270 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out DisplayDezenaSegundos controle.vhd(95) " "VHDL error at controle.vhd(95): cannot associate formal port \"DisplayDezenaSegundos\" of mode \"out\" with an expression" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 95 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1528683436270 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "reset std_logic_vector controle.vhd(95) " "VHDL error at controle.vhd(95): type of identifier \"reset\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 95 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1528683436271 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out DisplayUnidadeMinutos controle.vhd(95) " "VHDL error at controle.vhd(95): cannot associate formal port \"DisplayUnidadeMinutos\" of mode \"out\" with an expression" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 95 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1528683436271 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "starStop std_logic_vector controle.vhd(95) " "VHDL error at controle.vhd(95): type of identifier \"starStop\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 95 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1528683436271 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out DisplayDezenaMinutos controle.vhd(95) " "VHDL error at controle.vhd(95): cannot associate formal port \"DisplayDezenaMinutos\" of mode \"out\" with an expression" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 95 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1528683436271 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "conf std_logic_vector controle.vhd(95) " "VHDL error at controle.vhd(95): type of identifier \"conf\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 95 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1528683436271 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out DisplayUnidadeHoras controle.vhd(95) " "VHDL error at controle.vhd(95): cannot associate formal port \"DisplayUnidadeHoras\" of mode \"out\" with an expression" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 95 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1528683436272 ""}
{ "Error" "EVRFX_VHDL_HAS_ONLY_SO_MUCH_PORTS" "relogio 9 controle.vhd(95) " "VHDL Port Map Aspect error at controle.vhd(95): too many actuals for block \"relogio\" with only 9 formals" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 95 0 0 } }  } 0 10589 "VHDL Port Map Aspect error at %3!s!: too many actuals for block \"%1!s!\" with only %2!d! formals" 0 0 "Quartus II" 0 -1 1528683436272 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "relogio controle.vhd(52) " "HDL error at controle.vhd(52): see declaration for object \"relogio\"" {  } { { "controle.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogioDigital/controle/controle.vhd" 52 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528683436272 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528683436785 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 10 23:17:16 2018 " "Processing ended: Sun Jun 10 23:17:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528683436785 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528683436785 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528683436785 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528683436785 ""}
