
Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b24  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08002c30  08002c30  00012c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c5c  08002c5c  00020040  2**0
                  CONTENTS
  4 .ARM          00000000  08002c5c  08002c5c  00020040  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002c5c  08002c5c  00020040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c5c  08002c5c  00012c5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c60  08002c60  00012c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000040  20000000  08002c64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  20000040  08002ca4  00020040  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000198  08002ca4  00020198  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020069  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008322  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e36  00000000  00000000  000283ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000878  00000000  00000000  0002a208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000065d  00000000  00000000  0002aa80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017a33  00000000  00000000  0002b0dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b5cc  00000000  00000000  00042b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00082df1  00000000  00000000  0004e0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001ff8  00000000  00000000  000d0ed0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000d2ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000040 	.word	0x20000040
 8000128:	00000000 	.word	0x00000000
 800012c:	08002c18 	.word	0x08002c18

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000044 	.word	0x20000044
 8000148:	08002c18 	.word	0x08002c18

0800014c <BL_UART_Fetch_Host_Commend>:
&Bootloader_Get_Help,&Bootloader_Get_chip_Identification_Number,&Bootloader_Read_Protection_Level,
&Bootloader_Jump_To_Address,&Bootloader_Erase_Flash,&Bootloader_Memory_Write
,&Bootloader_Change_Read_Protection_Level,&Bootloader_Jump_To_User_App} ;

/*======================== Software Interface Definations  ====================*/
BL_Status BL_UART_Fetch_Host_Commend(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	/* To detect the status of function */
	BL_Status Status = BL_NACK;
 8000152:	2300      	movs	r3, #0
 8000154:	71fb      	strb	r3, [r7, #7]
	/* To dtect the status of uart in transmitting and receiving data */
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 8000156:	2301      	movs	r3, #1
 8000158:	71bb      	strb	r3, [r7, #6]
	/* The data length that the host should be transmit at first */
	uint8_t Data_Length = 0;
 800015a:	2300      	movs	r3, #0
 800015c:	717b      	strb	r3, [r7, #5]

	/* To clear buffer of RX and prevent carbadge messages of buffer */
	memset(BL_HostBuffer, 0, BL_HOST_BUFFER_RX_LENGTH);
 800015e:	22c8      	movs	r2, #200	; 0xc8
 8000160:	2100      	movs	r1, #0
 8000162:	481e      	ldr	r0, [pc, #120]	; (80001dc <BL_UART_Fetch_Host_Commend+0x90>)
 8000164:	f002 fd2c 	bl	8002bc0 <memset>
#endif

	/* Host commend format :
	   => Commend Length  (1 byte = Data_Length )
	  */
	HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART, BL_HostBuffer, 1,
 8000168:	f04f 33ff 	mov.w	r3, #4294967295
 800016c:	2201      	movs	r2, #1
 800016e:	491b      	ldr	r1, [pc, #108]	; (80001dc <BL_UART_Fetch_Host_Commend+0x90>)
 8000170:	481b      	ldr	r0, [pc, #108]	; (80001e0 <BL_UART_Fetch_Host_Commend+0x94>)
 8000172:	f002 fb96 	bl	80028a2 <HAL_UART_Receive>
 8000176:	4603      	mov	r3, r0
 8000178:	71bb      	strb	r3, [r7, #6]
			HAL_MAX_DELAY);

	if (HAL_Status != HAL_OK){
 800017a:	79bb      	ldrb	r3, [r7, #6]
 800017c:	2b00      	cmp	r3, #0
 800017e:	d002      	beq.n	8000186 <BL_UART_Fetch_Host_Commend+0x3a>
		Status = BL_NACK ;
 8000180:	2300      	movs	r3, #0
 8000182:	71fb      	strb	r3, [r7, #7]
 8000184:	e025      	b.n	80001d2 <BL_UART_Fetch_Host_Commend+0x86>
		 Where :
		 => Commend Code is the order that Host want to do in code
		 => Delails explain what you transmit
		 => CRC is safety algorthim on code
		 */
		Data_Length = BL_HostBuffer[0];
 8000186:	4b15      	ldr	r3, [pc, #84]	; (80001dc <BL_UART_Fetch_Host_Commend+0x90>)
 8000188:	781b      	ldrb	r3, [r3, #0]
 800018a:	717b      	strb	r3, [r7, #5]

		/* we determine the number of recieving bytes next from the first number transmit in first
		   time (using buffer Data_Length and store them in BL_HostBuffer) */
		HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART, &BL_HostBuffer[1],
 800018c:	797b      	ldrb	r3, [r7, #5]
 800018e:	b29a      	uxth	r2, r3
 8000190:	f04f 33ff 	mov.w	r3, #4294967295
 8000194:	4913      	ldr	r1, [pc, #76]	; (80001e4 <BL_UART_Fetch_Host_Commend+0x98>)
 8000196:	4812      	ldr	r0, [pc, #72]	; (80001e0 <BL_UART_Fetch_Host_Commend+0x94>)
 8000198:	f002 fb83 	bl	80028a2 <HAL_UART_Receive>
 800019c:	4603      	mov	r3, r0
 800019e:	71bb      	strb	r3, [r7, #6]
				Data_Length, HAL_MAX_DELAY);

		/* if it don't recieve correctly */
		if (HAL_Status != HAL_OK){
 80001a0:	79bb      	ldrb	r3, [r7, #6]
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d002      	beq.n	80001ac <BL_UART_Fetch_Host_Commend+0x60>
			Status = BL_NACK ;
 80001a6:	2300      	movs	r3, #0
 80001a8:	71fb      	strb	r3, [r7, #7]
 80001aa:	e012      	b.n	80001d2 <BL_UART_Fetch_Host_Commend+0x86>
		}
		else {
			/* To jump on the target function from the previous commend */
			if (BL_HostBuffer[1]>=FIRST_COMMEND &&BL_HostBuffer[1]<=CBL_JUMP_TO_APP ){
 80001ac:	4b0b      	ldr	r3, [pc, #44]	; (80001dc <BL_UART_Fetch_Host_Commend+0x90>)
 80001ae:	785b      	ldrb	r3, [r3, #1]
 80001b0:	2b0f      	cmp	r3, #15
 80001b2:	d90c      	bls.n	80001ce <BL_UART_Fetch_Host_Commend+0x82>
 80001b4:	4b09      	ldr	r3, [pc, #36]	; (80001dc <BL_UART_Fetch_Host_Commend+0x90>)
 80001b6:	785b      	ldrb	r3, [r3, #1]
 80001b8:	2b18      	cmp	r3, #24
 80001ba:	d808      	bhi.n	80001ce <BL_UART_Fetch_Host_Commend+0x82>
				Bootloader_Functions[BL_HostBuffer[1]-FIRST_COMMEND](BL_HostBuffer);
 80001bc:	4b07      	ldr	r3, [pc, #28]	; (80001dc <BL_UART_Fetch_Host_Commend+0x90>)
 80001be:	785b      	ldrb	r3, [r3, #1]
 80001c0:	3b10      	subs	r3, #16
 80001c2:	4a09      	ldr	r2, [pc, #36]	; (80001e8 <BL_UART_Fetch_Host_Commend+0x9c>)
 80001c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <BL_UART_Fetch_Host_Commend+0x90>)
 80001ca:	4798      	blx	r3
 80001cc:	e001      	b.n	80001d2 <BL_UART_Fetch_Host_Commend+0x86>
			}
			else {
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
				BL_PrintMassage ("Invalid commend code recieved from host !! \r\n ");
#endif
				Status = BL_NACK ;
 80001ce:	2300      	movs	r3, #0
 80001d0:	71fb      	strb	r3, [r7, #7]
			}
		}
	}
	return Status;
 80001d2:	79fb      	ldrb	r3, [r7, #7]
}
 80001d4:	4618      	mov	r0, r3
 80001d6:	3708      	adds	r7, #8
 80001d8:	46bd      	mov	sp, r7
 80001da:	bd80      	pop	{r7, pc}
 80001dc:	2000005c 	.word	0x2000005c
 80001e0:	2000012c 	.word	0x2000012c
 80001e4:	2000005d 	.word	0x2000005d
 80001e8:	20000010 	.word	0x20000010

080001ec <Bootloader_CRC_Verify>:

static CRC_Status Bootloader_CRC_Verify(uint8_t *pData , uint8_t Data_Len, uint32_t Host_CRC){
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b088      	sub	sp, #32
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	60f8      	str	r0, [r7, #12]
 80001f4:	460b      	mov	r3, r1
 80001f6:	607a      	str	r2, [r7, #4]
 80001f8:	72fb      	strb	r3, [r7, #11]
	/* Detect CRC status */
	CRC_Status Status = CRC_NACK ;
 80001fa:	2300      	movs	r3, #0
 80001fc:	77fb      	strb	r3, [r7, #31]
	/* Buffering the calculations on host bytes that it transmitted */
	uint32_t MCU_CRC_Calculated = 0 ;
 80001fe:	2300      	movs	r3, #0
 8000200:	61bb      	str	r3, [r7, #24]
	/* Used as counter on the number of bytes that host transmit without CRC bytes */
	uint8_t Data_Counter = 0 ;
 8000202:	2300      	movs	r3, #0
 8000204:	75fb      	strb	r3, [r7, #23]
	/* To avoid warning in sending address of uint8_t variable in address of
	   uint32_t variable in HAL_CRC_Accumulate */
	uint32_t Data_Buffer = 0 ;
 8000206:	2300      	movs	r3, #0
 8000208:	613b      	str	r3, [r7, #16]

	/* Calculate CRC32 */
	for (Data_Counter = 0 ; Data_Counter < Data_Len ; Data_Counter++){
 800020a:	2300      	movs	r3, #0
 800020c:	75fb      	strb	r3, [r7, #23]
 800020e:	e00f      	b.n	8000230 <Bootloader_CRC_Verify+0x44>
		Data_Buffer = (uint32_t)pData[Data_Counter];
 8000210:	7dfb      	ldrb	r3, [r7, #23]
 8000212:	68fa      	ldr	r2, [r7, #12]
 8000214:	4413      	add	r3, r2
 8000216:	781b      	ldrb	r3, [r3, #0]
 8000218:	613b      	str	r3, [r7, #16]
		MCU_CRC_Calculated = HAL_CRC_Accumulate(CRC_ENGINE_OBJ, &Data_Buffer, 1);
 800021a:	f107 0310 	add.w	r3, r7, #16
 800021e:	2201      	movs	r2, #1
 8000220:	4619      	mov	r1, r3
 8000222:	4810      	ldr	r0, [pc, #64]	; (8000264 <Bootloader_CRC_Verify+0x78>)
 8000224:	f000 fed1 	bl	8000fca <HAL_CRC_Accumulate>
 8000228:	61b8      	str	r0, [r7, #24]
	for (Data_Counter = 0 ; Data_Counter < Data_Len ; Data_Counter++){
 800022a:	7dfb      	ldrb	r3, [r7, #23]
 800022c:	3301      	adds	r3, #1
 800022e:	75fb      	strb	r3, [r7, #23]
 8000230:	7dfa      	ldrb	r2, [r7, #23]
 8000232:	7afb      	ldrb	r3, [r7, #11]
 8000234:	429a      	cmp	r2, r3
 8000236:	d3eb      	bcc.n	8000210 <Bootloader_CRC_Verify+0x24>
	}

	/* Reset the CRC Calculations unit */
	__HAL_CRC_DR_RESET(CRC_ENGINE_OBJ);
 8000238:	4b0a      	ldr	r3, [pc, #40]	; (8000264 <Bootloader_CRC_Verify+0x78>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	689a      	ldr	r2, [r3, #8]
 800023e:	4b09      	ldr	r3, [pc, #36]	; (8000264 <Bootloader_CRC_Verify+0x78>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	f042 0201 	orr.w	r2, r2, #1
 8000246:	609a      	str	r2, [r3, #8]

	if (MCU_CRC_Calculated == Host_CRC ){
 8000248:	69ba      	ldr	r2, [r7, #24]
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	429a      	cmp	r2, r3
 800024e:	d102      	bne.n	8000256 <Bootloader_CRC_Verify+0x6a>
		Status = CRC_OK ;
 8000250:	2301      	movs	r3, #1
 8000252:	77fb      	strb	r3, [r7, #31]
 8000254:	e001      	b.n	800025a <Bootloader_CRC_Verify+0x6e>
	}
	else {
		Status = CRC_NACK ;
 8000256:	2300      	movs	r3, #0
 8000258:	77fb      	strb	r3, [r7, #31]
	}
	return Status ;
 800025a:	7ffb      	ldrb	r3, [r7, #31]
}
 800025c:	4618      	mov	r0, r3
 800025e:	3720      	adds	r7, #32
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	20000124 	.word	0x20000124

08000268 <Bootloader_Send_ACK>:

/* Send Acknowledge message of bootloader then the number of the bytes that you will transmit
   next to host */
static void Bootloader_Send_ACK (uint8_t Reply_Length){
 8000268:	b580      	push	{r7, lr}
 800026a:	b084      	sub	sp, #16
 800026c:	af00      	add	r7, sp, #0
 800026e:	4603      	mov	r3, r0
 8000270:	71fb      	strb	r3, [r7, #7]
	uint8_t ACK_Value[2] = {0};
 8000272:	2300      	movs	r3, #0
 8000274:	81bb      	strh	r3, [r7, #12]
	ACK_Value[0] = CBL_SEND_ACK;
 8000276:	23cd      	movs	r3, #205	; 0xcd
 8000278:	733b      	strb	r3, [r7, #12]
	ACK_Value[1] = Reply_Length;
 800027a:	79fb      	ldrb	r3, [r7, #7]
 800027c:	737b      	strb	r3, [r7, #13]
	Bootloader_Send_Data_To_Host(ACK_Value, 2);
 800027e:	f107 030c 	add.w	r3, r7, #12
 8000282:	2102      	movs	r1, #2
 8000284:	4618      	mov	r0, r3
 8000286:	f000 f813 	bl	80002b0 <Bootloader_Send_Data_To_Host>
}
 800028a:	bf00      	nop
 800028c:	3710      	adds	r7, #16
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}

08000292 <Bootloader_Send_NACK>:

/* Send Noacknowledge message */
static void Bootloader_Send_NACK(){
 8000292:	b580      	push	{r7, lr}
 8000294:	b082      	sub	sp, #8
 8000296:	af00      	add	r7, sp, #0
	uint8_t ACK_Value = CBL_SEND_NACK;
 8000298:	23ab      	movs	r3, #171	; 0xab
 800029a:	71fb      	strb	r3, [r7, #7]
	Bootloader_Send_Data_To_Host(&ACK_Value, 1);
 800029c:	1dfb      	adds	r3, r7, #7
 800029e:	2101      	movs	r1, #1
 80002a0:	4618      	mov	r0, r3
 80002a2:	f000 f805 	bl	80002b0 <Bootloader_Send_Data_To_Host>
}
 80002a6:	bf00      	nop
 80002a8:	3708      	adds	r7, #8
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bd80      	pop	{r7, pc}
	...

080002b0 <Bootloader_Send_Data_To_Host>:

/* Function to communicate with host */
static void Bootloader_Send_Data_To_Host(uint8_t *Host_Buffer , uint32_t Data_Len){
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b082      	sub	sp, #8
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
 80002b8:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART,(uint8_t*) Host_Buffer,(uint16_t) Data_Len, HAL_MAX_DELAY);
 80002ba:	683b      	ldr	r3, [r7, #0]
 80002bc:	b29a      	uxth	r2, r3
 80002be:	f04f 33ff 	mov.w	r3, #4294967295
 80002c2:	6879      	ldr	r1, [r7, #4]
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <Bootloader_Send_Data_To_Host+0x24>)
 80002c6:	f002 fa69 	bl	800279c <HAL_UART_Transmit>
}
 80002ca:	bf00      	nop
 80002cc:	3708      	adds	r7, #8
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
 80002d2:	bf00      	nop
 80002d4:	2000012c 	.word	0x2000012c

080002d8 <Bootloader_Get_Version>:
  if you are not delay with host, Don't forget to hash any thing relate to CRC or
  Bootloader_Send_Data_To_Host
  To delay with this commend you should send in Realterm :
   1- Data length = 0x01
   2- Commend number = 0x10 */
static void Bootloader_Get_Version (uint8_t *Host_Buffer){
 80002d8:	b580      	push	{r7, lr}
 80002da:	b086      	sub	sp, #24
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
	/* Buffering the version and vendor id's in BL_Version */
	uint8_t BL_Version[4] = { CBL_VENDOR_ID, CBL_SW_MAJOR_VERSION,
 80002e0:	4b16      	ldr	r3, [pc, #88]	; (800033c <Bootloader_Get_Version+0x64>)
 80002e2:	60fb      	str	r3, [r7, #12]
			CBL_SW_MINOR_VERSION, CBL_SW_PATCH_VERSION };
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0 ;
 80002e4:	2300      	movs	r3, #0
 80002e6:	82fb      	strh	r3, [r7, #22]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0 ;
 80002e8:	2300      	movs	r3, #0
 80002ea:	613b      	str	r3, [r7, #16]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Read bootloader version \r\n");
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	781b      	ldrb	r3, [r3, #0]
 80002f0:	b29b      	uxth	r3, r3
 80002f2:	3301      	adds	r3, #1
 80002f4:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 80002f6:	8afb      	ldrh	r3, [r7, #22]
 80002f8:	3b04      	subs	r3, #4
 80002fa:	687a      	ldr	r2, [r7, #4]
 80002fc:	4413      	add	r3, r2
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	613b      	str	r3, [r7, #16]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 8000302:	8afb      	ldrh	r3, [r7, #22]
 8000304:	b2db      	uxtb	r3, r3
 8000306:	3b04      	subs	r3, #4
 8000308:	b2db      	uxtb	r3, r3
 800030a:	693a      	ldr	r2, [r7, #16]
 800030c:	4619      	mov	r1, r3
 800030e:	6878      	ldr	r0, [r7, #4]
 8000310:	f7ff ff6c 	bl	80001ec <Bootloader_CRC_Verify>
 8000314:	4603      	mov	r3, r0
 8000316:	2b01      	cmp	r3, #1
 8000318:	d109      	bne.n	800032e <Bootloader_Get_Version+0x56>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
#endif
		/* Sending Acknowledge message and number of bytes which will be sent */
		Bootloader_Send_ACK(4);
 800031a:	2004      	movs	r0, #4
 800031c:	f7ff ffa4 	bl	8000268 <Bootloader_Send_ACK>

		/* Sending the version and vendor id's to meet the target from commend */
		Bootloader_Send_Data_To_Host(BL_Version,4);
 8000320:	f107 030c 	add.w	r3, r7, #12
 8000324:	2104      	movs	r1, #4
 8000326:	4618      	mov	r0, r3
 8000328:	f7ff ffc2 	bl	80002b0 <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 800032c:	e001      	b.n	8000332 <Bootloader_Get_Version+0x5a>
		Bootloader_Send_NACK();
 800032e:	f7ff ffb0 	bl	8000292 <Bootloader_Send_NACK>
}
 8000332:	bf00      	nop
 8000334:	3718      	adds	r7, #24
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}
 800033a:	bf00      	nop
 800033c:	00010164 	.word	0x00010164

08000340 <Bootloader_Get_Help>:
   if you are not delay with host, Don't forget to hash any thing relate to CRC or
   Bootloader_Send_Data_To_Host
   To delay with this commend you should send in Realterm :
	1- Data length = 0x01
	2- Commend number = 0x11 */
static void Bootloader_Get_Help (uint8_t *Host_Buffer){
 8000340:	b580      	push	{r7, lr}
 8000342:	b084      	sub	sp, #16
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0 ;  /* used to define the beginning of CRC address in buffer */
 8000348:	2300      	movs	r3, #0
 800034a:	81fb      	strh	r3, [r7, #14]
	uint32_t Host_CRC32 = 0 ;           /* Used to get CRC data */
 800034c:	2300      	movs	r3, #0
 800034e:	60bb      	str	r3, [r7, #8]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("All supported commends code \r\n");
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	b29b      	uxth	r3, r3
 8000356:	3301      	adds	r3, #1
 8000358:	81fb      	strh	r3, [r7, #14]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 800035a:	89fb      	ldrh	r3, [r7, #14]
 800035c:	3b04      	subs	r3, #4
 800035e:	687a      	ldr	r2, [r7, #4]
 8000360:	4413      	add	r3, r2
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	60bb      	str	r3, [r7, #8]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 8000366:	89fb      	ldrh	r3, [r7, #14]
 8000368:	b2db      	uxtb	r3, r3
 800036a:	3b04      	subs	r3, #4
 800036c:	b2db      	uxtb	r3, r3
 800036e:	68ba      	ldr	r2, [r7, #8]
 8000370:	4619      	mov	r1, r3
 8000372:	6878      	ldr	r0, [r7, #4]
 8000374:	f7ff ff3a 	bl	80001ec <Bootloader_CRC_Verify>
 8000378:	4603      	mov	r3, r0
 800037a:	2b01      	cmp	r3, #1
 800037c:	d107      	bne.n	800038e <Bootloader_Get_Help+0x4e>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
#endif
		/* Sending Acknowledge message and number of bytes which will be sent */
		Bootloader_Send_ACK(12);
 800037e:	200c      	movs	r0, #12
 8000380:	f7ff ff72 	bl	8000268 <Bootloader_Send_ACK>
		/* Sending the list of commends to meet the target from commend */
		Bootloader_Send_Data_To_Host(Bootloader_Supported_CMDs,12);
 8000384:	210c      	movs	r1, #12
 8000386:	4805      	ldr	r0, [pc, #20]	; (800039c <Bootloader_Get_Help+0x5c>)
 8000388:	f7ff ff92 	bl	80002b0 <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 800038c:	e001      	b.n	8000392 <Bootloader_Get_Help+0x52>
		Bootloader_Send_NACK();
 800038e:	f7ff ff80 	bl	8000292 <Bootloader_Send_NACK>
}
 8000392:	bf00      	nop
 8000394:	3710      	adds	r7, #16
 8000396:	46bd      	mov	sp, r7
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	20000000 	.word	0x20000000

080003a0 <Bootloader_Get_chip_Identification_Number>:
   Bootloader_Send_Data_To_Host
   To delay with this commend you should send in Realterm :
	1- Data length = 0x01
	2- Commend number = 0x12
	*/
static void Bootloader_Get_chip_Identification_Number (uint8_t *Host_Buffer){
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b086      	sub	sp, #24
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0 ;
 80003a8:	2300      	movs	r3, #0
 80003aa:	82fb      	strh	r3, [r7, #22]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0 ;
 80003ac:	2300      	movs	r3, #0
 80003ae:	613b      	str	r3, [r7, #16]
	/* Identify the id of used MCU */
	uint16_t MCU_IdentificationNumber = 0 ;
 80003b0:	2300      	movs	r3, #0
 80003b2:	81fb      	strh	r3, [r7, #14]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Read MCU chip identification number \r\n");
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	b29b      	uxth	r3, r3
 80003ba:	3301      	adds	r3, #1
 80003bc:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 80003be:	8afb      	ldrh	r3, [r7, #22]
 80003c0:	3b04      	subs	r3, #4
 80003c2:	687a      	ldr	r2, [r7, #4]
 80003c4:	4413      	add	r3, r2
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	613b      	str	r3, [r7, #16]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 80003ca:	8afb      	ldrh	r3, [r7, #22]
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	3b04      	subs	r3, #4
 80003d0:	b2db      	uxtb	r3, r3
 80003d2:	693a      	ldr	r2, [r7, #16]
 80003d4:	4619      	mov	r1, r3
 80003d6:	6878      	ldr	r0, [r7, #4]
 80003d8:	f7ff ff08 	bl	80001ec <Bootloader_CRC_Verify>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b01      	cmp	r3, #1
 80003e0:	d110      	bne.n	8000404 <Bootloader_Get_chip_Identification_Number+0x64>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
#endif
		/* Get MCU chip identification number */
		MCU_IdentificationNumber = (uint16_t)((DBGMCU->IDCODE)&0x00000FFF);
 80003e2:	4b0b      	ldr	r3, [pc, #44]	; (8000410 <Bootloader_Get_chip_Identification_Number+0x70>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	b29b      	uxth	r3, r3
 80003e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80003ec:	b29b      	uxth	r3, r3
 80003ee:	81fb      	strh	r3, [r7, #14]

		/* Report MCU chip identification number */
		Bootloader_Send_ACK(2);
 80003f0:	2002      	movs	r0, #2
 80003f2:	f7ff ff39 	bl	8000268 <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host((uint8_t *)(&MCU_IdentificationNumber),2);
 80003f6:	f107 030e 	add.w	r3, r7, #14
 80003fa:	2102      	movs	r1, #2
 80003fc:	4618      	mov	r0, r3
 80003fe:	f7ff ff57 	bl	80002b0 <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 8000402:	e001      	b.n	8000408 <Bootloader_Get_chip_Identification_Number+0x68>
		Bootloader_Send_NACK();
 8000404:	f7ff ff45 	bl	8000292 <Bootloader_Send_NACK>
}
 8000408:	bf00      	nop
 800040a:	3718      	adds	r7, #24
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	e0042000 	.word	0xe0042000

08000414 <CBL_STM32F103_GET_RDP_Level>:

static uint8_t CBL_STM32F103_GET_RDP_Level (){
 8000414:	b580      	push	{r7, lr}
 8000416:	b088      	sub	sp, #32
 8000418:	af00      	add	r7, sp, #0
	/* paramter input for function that get level of memory */
	FLASH_OBProgramInitTypeDef FLASH_OBProgram ;
	/* Get level of memory */
	HAL_FLASHEx_OBGetConfig(&FLASH_OBProgram);
 800041a:	1d3b      	adds	r3, r7, #4
 800041c:	4618      	mov	r0, r3
 800041e:	f001 f8b3 	bl	8001588 <HAL_FLASHEx_OBGetConfig>
	/* Assign protection level in parameter [in\out] */
	return (uint8_t)FLASH_OBProgram.RDPLevel ;
 8000422:	7d3b      	ldrb	r3, [r7, #20]
}
 8000424:	4618      	mov	r0, r3
 8000426:	3720      	adds	r7, #32
 8000428:	46bd      	mov	sp, r7
 800042a:	bd80      	pop	{r7, pc}

0800042c <Bootloader_Read_Protection_Level>:
   if you are not delay with host, Don't forget to hash any thing relate to CRC or
   Bootloader_Send_Data_To_Host
   To delay with this commend you should send in Realterm :
	1- Data length = 0x01
	2- Commend number = 0x13 */
static void Bootloader_Read_Protection_Level (uint8_t *Host_Buffer){
 800042c:	b580      	push	{r7, lr}
 800042e:	b086      	sub	sp, #24
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0 ;
 8000434:	2300      	movs	r3, #0
 8000436:	82fb      	strh	r3, [r7, #22]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0 ;
 8000438:	2300      	movs	r3, #0
 800043a:	613b      	str	r3, [r7, #16]
	/* Level of protection */
	uint8_t RDP_Level = 0 ;
 800043c:	2300      	movs	r3, #0
 800043e:	73fb      	strb	r3, [r7, #15]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Read the flash protection out level \r\n");
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	781b      	ldrb	r3, [r3, #0]
 8000444:	b29b      	uxth	r3, r3
 8000446:	3301      	adds	r3, #1
 8000448:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 800044a:	8afb      	ldrh	r3, [r7, #22]
 800044c:	3b04      	subs	r3, #4
 800044e:	687a      	ldr	r2, [r7, #4]
 8000450:	4413      	add	r3, r2
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	613b      	str	r3, [r7, #16]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 8000456:	8afb      	ldrh	r3, [r7, #22]
 8000458:	b2db      	uxtb	r3, r3
 800045a:	3b04      	subs	r3, #4
 800045c:	b2db      	uxtb	r3, r3
 800045e:	693a      	ldr	r2, [r7, #16]
 8000460:	4619      	mov	r1, r3
 8000462:	6878      	ldr	r0, [r7, #4]
 8000464:	f7ff fec2 	bl	80001ec <Bootloader_CRC_Verify>
 8000468:	4603      	mov	r3, r0
 800046a:	2b01      	cmp	r3, #1
 800046c:	d10d      	bne.n	800048a <Bootloader_Read_Protection_Level+0x5e>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
#endif
		/* Report acknowledge message*/
		Bootloader_Send_ACK(1);
 800046e:	2001      	movs	r0, #1
 8000470:	f7ff fefa 	bl	8000268 <Bootloader_Send_ACK>
		/* Read protection level */
		RDP_Level = CBL_STM32F103_GET_RDP_Level();
 8000474:	f7ff ffce 	bl	8000414 <CBL_STM32F103_GET_RDP_Level>
 8000478:	4603      	mov	r3, r0
 800047a:	73fb      	strb	r3, [r7, #15]
		/* Report level */
		Bootloader_Send_Data_To_Host((uint8_t *)(&RDP_Level),1);
 800047c:	f107 030f 	add.w	r3, r7, #15
 8000480:	2101      	movs	r1, #1
 8000482:	4618      	mov	r0, r3
 8000484:	f7ff ff14 	bl	80002b0 <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 8000488:	e001      	b.n	800048e <Bootloader_Read_Protection_Level+0x62>
		Bootloader_Send_NACK();
 800048a:	f7ff ff02 	bl	8000292 <Bootloader_Send_NACK>
}
 800048e:	bf00      	nop
 8000490:	3718      	adds	r7, #24
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
	...

08000498 <Host_Jump_Address_Verfication>:


static uint8_t Host_Jump_Address_Verfication (uint32_t Jump_Address){
 8000498:	b480      	push	{r7}
 800049a:	b085      	sub	sp, #20
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
	/* TO check on state of given address is in region or not */
	uint8_t Address_Verification_State = ADDRESS_IS_INVALID ;
 80004a0:	2300      	movs	r3, #0
 80004a2:	73fb      	strb	r3, [r7, #15]
	if (Jump_Address>= SRAM_BASE && Jump_Address <=STM32F103_SRAM_END){
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80004aa:	d306      	bcc.n	80004ba <Host_Jump_Address_Verfication+0x22>
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	4a0c      	ldr	r2, [pc, #48]	; (80004e0 <Host_Jump_Address_Verfication+0x48>)
 80004b0:	4293      	cmp	r3, r2
 80004b2:	d802      	bhi.n	80004ba <Host_Jump_Address_Verfication+0x22>
		Address_Verification_State = ADDRESS_IS_VALID ;
 80004b4:	2301      	movs	r3, #1
 80004b6:	73fb      	strb	r3, [r7, #15]
 80004b8:	e00c      	b.n	80004d4 <Host_Jump_Address_Verfication+0x3c>
	}
	else if(Jump_Address>= FLASH_BASE && Jump_Address <=STM32F103_FLASH_END){
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80004c0:	d306      	bcc.n	80004d0 <Host_Jump_Address_Verfication+0x38>
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	4a07      	ldr	r2, [pc, #28]	; (80004e4 <Host_Jump_Address_Verfication+0x4c>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d802      	bhi.n	80004d0 <Host_Jump_Address_Verfication+0x38>
		Address_Verification_State = ADDRESS_IS_VALID ;
 80004ca:	2301      	movs	r3, #1
 80004cc:	73fb      	strb	r3, [r7, #15]
 80004ce:	e001      	b.n	80004d4 <Host_Jump_Address_Verfication+0x3c>
	}
	else {
		Address_Verification_State = ADDRESS_IS_INVALID ;
 80004d0:	2300      	movs	r3, #0
 80004d2:	73fb      	strb	r3, [r7, #15]
	}
	return Address_Verification_State ;
 80004d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80004d6:	4618      	mov	r0, r3
 80004d8:	3714      	adds	r7, #20
 80004da:	46bd      	mov	sp, r7
 80004dc:	bc80      	pop	{r7}
 80004de:	4770      	bx	lr
 80004e0:	20005000 	.word	0x20005000
 80004e4:	08010000 	.word	0x08010000

080004e8 <Bootloader_Jump_To_Address>:
	1- Data length = 0x05
	2- Commend number = 0x14
	3- Wanted address = (4bytes) --> you should enter address in Realterm as this example
	0x0800014c --enter--> 0x4c then 0x01 then 0x00 then 0x08
	*/
static void Bootloader_Jump_To_Address (uint8_t *Host_Buffer){
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b088      	sub	sp, #32
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0 ;
 80004f0:	2300      	movs	r3, #0
 80004f2:	83fb      	strh	r3, [r7, #30]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0 ;
 80004f4:	2300      	movs	r3, #0
 80004f6:	61bb      	str	r3, [r7, #24]
	/* Buffering address */
	uint32_t Host_Jump_Address = 0 ;
 80004f8:	2300      	movs	r3, #0
 80004fa:	617b      	str	r3, [r7, #20]
	/* TO check on state of given address is in region or not */
	uint8_t Address_Verification_State = ADDRESS_IS_INVALID ;
 80004fc:	2300      	movs	r3, #0
 80004fe:	73fb      	strb	r3, [r7, #15]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Bootloader jump to specified address \r\n");
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	b29b      	uxth	r3, r3
 8000506:	3301      	adds	r3, #1
 8000508:	83fb      	strh	r3, [r7, #30]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 800050a:	8bfb      	ldrh	r3, [r7, #30]
 800050c:	3b04      	subs	r3, #4
 800050e:	687a      	ldr	r2, [r7, #4]
 8000510:	4413      	add	r3, r2
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	61bb      	str	r3, [r7, #24]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 8000516:	8bfb      	ldrh	r3, [r7, #30]
 8000518:	b2db      	uxtb	r3, r3
 800051a:	3b04      	subs	r3, #4
 800051c:	b2db      	uxtb	r3, r3
 800051e:	69ba      	ldr	r2, [r7, #24]
 8000520:	4619      	mov	r1, r3
 8000522:	6878      	ldr	r0, [r7, #4]
 8000524:	f7ff fe62 	bl	80001ec <Bootloader_CRC_Verify>
 8000528:	4603      	mov	r3, r0
 800052a:	2b01      	cmp	r3, #1
 800052c:	d129      	bne.n	8000582 <Bootloader_Jump_To_Address+0x9a>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
#endif
		/* Report acknowledge message */
		Bootloader_Send_ACK(1);
 800052e:	2001      	movs	r0, #1
 8000530:	f7ff fe9a 	bl	8000268 <Bootloader_Send_ACK>

		/* To get the content of this address */
		Host_Jump_Address = *((uint32_t *) &(Host_Buffer[2])) ;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800053a:	617b      	str	r3, [r7, #20]

		/* To verify that the address in the region of memory */
		Address_Verification_State = Host_Jump_Address_Verfication(Host_Jump_Address);
 800053c:	6978      	ldr	r0, [r7, #20]
 800053e:	f7ff ffab 	bl	8000498 <Host_Jump_Address_Verfication>
 8000542:	4603      	mov	r3, r0
 8000544:	73fb      	strb	r3, [r7, #15]

		if (Address_Verification_State == ADDRESS_IS_VALID ){
 8000546:	7bfb      	ldrb	r3, [r7, #15]
 8000548:	2b01      	cmp	r3, #1
 800054a:	d113      	bne.n	8000574 <Bootloader_Jump_To_Address+0x8c>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("Address verification sucessed\r\n");
#endif
		Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification_State, 1);
 800054c:	f107 030f 	add.w	r3, r7, #15
 8000550:	2101      	movs	r1, #1
 8000552:	4618      	mov	r0, r3
 8000554:	f7ff feac 	bl	80002b0 <Bootloader_Send_Data_To_Host>

		if (Host_Jump_Address == FLASH_PAGE_BASE_ADDRESS){
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	4a0d      	ldr	r2, [pc, #52]	; (8000590 <Bootloader_Jump_To_Address+0xa8>)
 800055c:	4293      	cmp	r3, r2
 800055e:	d103      	bne.n	8000568 <Bootloader_Jump_To_Address+0x80>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("Jump To Application\r\n");
#endif
			Bootloader_Jump_To_User_App(Host_Buffer);
 8000560:	6878      	ldr	r0, [r7, #4]
 8000562:	f000 f817 	bl	8000594 <Bootloader_Jump_To_User_App>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 8000566:	e00e      	b.n	8000586 <Bootloader_Jump_To_Address+0x9e>
				Jump_Ptr Jump_Address = (Jump_Ptr) (Host_Jump_Address + 1) ;
 8000568:	697b      	ldr	r3, [r7, #20]
 800056a:	3301      	adds	r3, #1
 800056c:	613b      	str	r3, [r7, #16]
				Jump_Address();
 800056e:	693b      	ldr	r3, [r7, #16]
 8000570:	4798      	blx	r3
}
 8000572:	e008      	b.n	8000586 <Bootloader_Jump_To_Address+0x9e>
			Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification_State, 1);
 8000574:	f107 030f 	add.w	r3, r7, #15
 8000578:	2101      	movs	r1, #1
 800057a:	4618      	mov	r0, r3
 800057c:	f7ff fe98 	bl	80002b0 <Bootloader_Send_Data_To_Host>
}
 8000580:	e001      	b.n	8000586 <Bootloader_Jump_To_Address+0x9e>
		Bootloader_Send_NACK();
 8000582:	f7ff fe86 	bl	8000292 <Bootloader_Send_NACK>
}
 8000586:	bf00      	nop
 8000588:	3720      	adds	r7, #32
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	08004400 	.word	0x08004400

08000594 <Bootloader_Jump_To_User_App>:
    2- update size of bootloader code with suitable size as 17k or 15k
    3- update origin address of application code in flash memory in linker script and size also
    4- update the interrupt vector table to be allocate at start address of code in file (system_stm32f1xx.c)
       SCB->VTOR = FLASH_BASE | 0x8000;
  */
static void Bootloader_Jump_To_User_App (uint8_t *Host_Buffer){
 8000594:	b580      	push	{r7, lr}
 8000596:	b086      	sub	sp, #24
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
	/* Value of the main stack pointer of our main application */
	uint32_t MSP_Value = *((volatile uint32_t*)FLASH_PAGE_BASE_ADDRESS);
 800059c:	4b0a      	ldr	r3, [pc, #40]	; (80005c8 <Bootloader_Jump_To_User_App+0x34>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	617b      	str	r3, [r7, #20]
	/* Reset Handler defination function of our main application */
	uint32_t MainAppAddr = *((volatile uint32_t*)(FLASH_PAGE_BASE_ADDRESS+4));
 80005a2:	4b0a      	ldr	r3, [pc, #40]	; (80005cc <Bootloader_Jump_To_User_App+0x38>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	613b      	str	r3, [r7, #16]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("Jump to application\r\n");
#endif

	/* Declare pointer to function contain the beginning address of application */
	pFunc ResetHandler_Address = (pFunc)MainAppAddr;
 80005a8:	693b      	ldr	r3, [r7, #16]
 80005aa:	60fb      	str	r3, [r7, #12]

	/* Deinitionalization of modules that used in bootloader and work
	   the configurations of new application */
	HAL_RCC_DeInit(); /* Resets the RCC clock configuration to the default reset state. */
 80005ac:	f001 fbfc 	bl	8001da8 <HAL_RCC_DeInit>
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	f383 8808 	msr	MSP, r3
}
 80005ba:	bf00      	nop

	/* Reset main stack pointer */
	__set_MSP(MSP_Value);

	/* Jump to Apllication Reset Handler */
	ResetHandler_Address();
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	4798      	blx	r3
}
 80005c0:	bf00      	nop
 80005c2:	3718      	adds	r7, #24
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	08004400 	.word	0x08004400
 80005cc:	08004404 	.word	0x08004404

080005d0 <Perform_Flash_Erase>:

/*  ========================  */
static uint8_t Perform_Flash_Erase (uint32_t PageAddress, uint8_t Number_Of_Pages){
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	460b      	mov	r3, r1
 80005da:	70fb      	strb	r3, [r7, #3]
	/* To check that the sectors in not overflow the size of flash */
	uint8_t Page_validity_Status  = PAGE_INVALID_NUMBER ;
 80005dc:	2300      	movs	r3, #0
 80005de:	77fb      	strb	r3, [r7, #31]
	/* Status of erasing flash */
	HAL_StatusTypeDef HAL_Status = HAL_ERROR ;
 80005e0:	2301      	movs	r3, #1
 80005e2:	77bb      	strb	r3, [r7, #30]
	/* Error sector status */
	uint32_t PageError = 0 ;
 80005e4:	2300      	movs	r3, #0
 80005e6:	61bb      	str	r3, [r7, #24]
	/* Define struct to configure parameters[in] */
	FLASH_EraseInitTypeDef pEraseInit ;
	/* Define the used bank in flash memory */
	pEraseInit.Banks = FLASH_BANK_1 ;
 80005e8:	2301      	movs	r3, #1
 80005ea:	60fb      	str	r3, [r7, #12]

	/* another pages is agreed but check that is acess the number of pages in flash */
	if (Number_Of_Pages >= CBL_FLASH_MAX_PAGES_NUMBER
 80005ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	da05      	bge.n	8000600 <Perform_Flash_Erase+0x30>
			&& CBL_FLASH_MASS_ERASE != PageAddress) {
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2bff      	cmp	r3, #255	; 0xff
 80005f8:	d002      	beq.n	8000600 <Perform_Flash_Erase+0x30>
		Page_validity_Status = PAGE_INVALID_NUMBER ;
 80005fa:	2300      	movs	r3, #0
 80005fc:	77fb      	strb	r3, [r7, #31]
 80005fe:	e032      	b.n	8000666 <Perform_Flash_Erase+0x96>
	/* erase all memory or specific page */
	else {
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("It is in range of flash memory \r\n");
#endif
		Page_validity_Status = PAGE_VALID_NUMBER ;
 8000600:	2301      	movs	r3, #1
 8000602:	77fb      	strb	r3, [r7, #31]

		/* Check if he want to erase all memory flash */
		if ( CBL_FLASH_MASS_ERASE == PageAddress  ){
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2bff      	cmp	r3, #255	; 0xff
 8000608:	d106      	bne.n	8000618 <Perform_Flash_Erase+0x48>
			pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 800060a:	2300      	movs	r3, #0
 800060c:	60bb      	str	r3, [r7, #8]
			pEraseInit.PageAddress = FLASH_PAGE_BASE_ADDRESS;
 800060e:	4b18      	ldr	r3, [pc, #96]	; (8000670 <Perform_Flash_Erase+0xa0>)
 8000610:	613b      	str	r3, [r7, #16]
			pEraseInit.NbPages = APPLICATION_SIZE;
 8000612:	2305      	movs	r3, #5
 8000614:	617b      	str	r3, [r7, #20]
 8000616:	e005      	b.n	8000624 <Perform_Flash_Erase+0x54>
		/* erase specific page */
		else {
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Page erase \r\n");
#endif
			pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 8000618:	2300      	movs	r3, #0
 800061a:	60bb      	str	r3, [r7, #8]
			pEraseInit.PageAddress = PageAddress;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	613b      	str	r3, [r7, #16]
			pEraseInit.NbPages = Number_Of_Pages;
 8000620:	78fb      	ldrb	r3, [r7, #3]
 8000622:	617b      	str	r3, [r7, #20]
		}

		/* To unlock flash memory */
		HAL_Status = HAL_FLASH_Unlock();
 8000624:	f000 fd6c 	bl	8001100 <HAL_FLASH_Unlock>
 8000628:	4603      	mov	r3, r0
 800062a:	77bb      	strb	r3, [r7, #30]

		/* if it's opened correctly */
		if (HAL_Status == HAL_OK){
 800062c:	7fbb      	ldrb	r3, [r7, #30]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d117      	bne.n	8000662 <Perform_Flash_Erase+0x92>
			/* Perform a mass erase or erase the specified FLASH memory sectors */
			HAL_Status = HAL_FLASHEx_Erase(&pEraseInit, &PageError);
 8000632:	f107 0218 	add.w	r2, r7, #24
 8000636:	f107 0308 	add.w	r3, r7, #8
 800063a:	4611      	mov	r1, r2
 800063c:	4618      	mov	r0, r3
 800063e:	f000 fe79 	bl	8001334 <HAL_FLASHEx_Erase>
 8000642:	4603      	mov	r3, r0
 8000644:	77bb      	strb	r3, [r7, #30]

			/* To check that the flash memory is erased sucessfully */
			if (HAL_SUCESSFUL_ERASE == PageError){
 8000646:	69bb      	ldr	r3, [r7, #24]
 8000648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800064c:	d102      	bne.n	8000654 <Perform_Flash_Erase+0x84>
				Page_validity_Status = SUCESSFUL_ERASE ;
 800064e:	2303      	movs	r3, #3
 8000650:	77fb      	strb	r3, [r7, #31]
 8000652:	e001      	b.n	8000658 <Perform_Flash_Erase+0x88>
			}
			/* didn't erase*/
			else {
				Page_validity_Status = UNSUCESSFUL_ERASE ;
 8000654:	2302      	movs	r3, #2
 8000656:	77fb      	strb	r3, [r7, #31]
			}

			HAL_Status = HAL_FLASH_Lock();
 8000658:	f000 fd78 	bl	800114c <HAL_FLASH_Lock>
 800065c:	4603      	mov	r3, r0
 800065e:	77bb      	strb	r3, [r7, #30]
 8000660:	e001      	b.n	8000666 <Perform_Flash_Erase+0x96>
		}
		/* Not opened */
		else {
			Page_validity_Status = UNSUCESSFUL_ERASE ;
 8000662:	2302      	movs	r3, #2
 8000664:	77fb      	strb	r3, [r7, #31]
		}
	}
	return Page_validity_Status ;
 8000666:	7ffb      	ldrb	r3, [r7, #31]
}
 8000668:	4618      	mov	r0, r3
 800066a:	3720      	adds	r7, #32
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	08004400 	.word	0x08004400

08000674 <Bootloader_Erase_Flash>:
	1- Data length = 0x03
	2- First byte is commend number = 0x15
	3- Second byte is the number of page
	4- Third Byte equals the number of pages
	*/
static void Bootloader_Erase_Flash (uint8_t *Host_Buffer){
 8000674:	b580      	push	{r7, lr}
 8000676:	b086      	sub	sp, #24
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0 ;
 800067c:	2300      	movs	r3, #0
 800067e:	82fb      	strh	r3, [r7, #22]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0 ;
 8000680:	2300      	movs	r3, #0
 8000682:	613b      	str	r3, [r7, #16]
	/* To check on Erase state */
	uint8_t Erase_Status = UNSUCESSFUL_ERASE ;
 8000684:	2302      	movs	r3, #2
 8000686:	73fb      	strb	r3, [r7, #15]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Mase erase or page erase of the user flash \r\n");
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	b29b      	uxth	r3, r3
 800068e:	3301      	adds	r3, #1
 8000690:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 8000692:	8afb      	ldrh	r3, [r7, #22]
 8000694:	3b04      	subs	r3, #4
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	4413      	add	r3, r2
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	613b      	str	r3, [r7, #16]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 800069e:	8afb      	ldrh	r3, [r7, #22]
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	3b04      	subs	r3, #4
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	693a      	ldr	r2, [r7, #16]
 80006a8:	4619      	mov	r1, r3
 80006aa:	6878      	ldr	r0, [r7, #4]
 80006ac:	f7ff fd9e 	bl	80001ec <Bootloader_CRC_Verify>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b01      	cmp	r3, #1
 80006b4:	d115      	bne.n	80006e2 <Bootloader_Erase_Flash+0x6e>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
#endif
		/* Send acknowledge to host */
		Bootloader_Send_ACK(1);
 80006b6:	2001      	movs	r0, #1
 80006b8:	f7ff fdd6 	bl	8000268 <Bootloader_Send_ACK>
		/* Perform Mass erase or sector erase of the yser flash */
		Erase_Status = Perform_Flash_Erase ( *( (uint32_t*)&Host_Buffer[2] ),Host_Buffer[6]);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	3302      	adds	r3, #2
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	3306      	adds	r3, #6
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	4619      	mov	r1, r3
 80006ca:	4610      	mov	r0, r2
 80006cc:	f7ff ff80 	bl	80005d0 <Perform_Flash_Erase>
 80006d0:	4603      	mov	r3, r0
 80006d2:	73fb      	strb	r3, [r7, #15]
		/* Report the erase state */
		Bootloader_Send_Data_To_Host((uint8_t *)(&Erase_Status),1);
 80006d4:	f107 030f 	add.w	r3, r7, #15
 80006d8:	2101      	movs	r1, #1
 80006da:	4618      	mov	r0, r3
 80006dc:	f7ff fde8 	bl	80002b0 <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 80006e0:	e001      	b.n	80006e6 <Bootloader_Erase_Flash+0x72>
		Bootloader_Send_NACK();
 80006e2:	f7ff fdd6 	bl	8000292 <Bootloader_Send_NACK>
}
 80006e6:	bf00      	nop
 80006e8:	3718      	adds	r7, #24
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}

080006ee <Flash_Memory_Write_Payload>:

static uint8_t Flash_Memory_Write_Payload(uint8_t *Host_PayLoad,
	uint32_t Payload_Start_Address, uint8_t Payload_Len) {
 80006ee:	b5b0      	push	{r4, r5, r7, lr}
 80006f0:	b088      	sub	sp, #32
 80006f2:	af00      	add	r7, sp, #0
 80006f4:	60f8      	str	r0, [r7, #12]
 80006f6:	60b9      	str	r1, [r7, #8]
 80006f8:	4613      	mov	r3, r2
 80006fa:	71fb      	strb	r3, [r7, #7]
	/* The status in dealing HAL functions */
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 80006fc:	2301      	movs	r3, #1
 80006fe:	77fb      	strb	r3, [r7, #31]
	/* Status writing in flash memory */
	uint8_t Status = FLASH_PAYLOAD_WRITING_FAILED;
 8000700:	2300      	movs	r3, #0
 8000702:	77bb      	strb	r3, [r7, #30]
	/* The number of words in data appliction sections */
	uint8_t PayLoad_Counter = 0 ;
 8000704:	2300      	movs	r3, #0
 8000706:	777b      	strb	r3, [r7, #29]
	/* buffering half word */
	uint16_t Payload_Buffer  = 0 ;
 8000708:	2300      	movs	r3, #0
 800070a:	837b      	strh	r3, [r7, #26]
	/* address of current writing half word */
	uint32_t Address         = 0 ;
 800070c:	2300      	movs	r3, #0
 800070e:	617b      	str	r3, [r7, #20]

	/* Writing steps */
	/* Open flash memory */
	HAL_Status = HAL_FLASH_Unlock();
 8000710:	f000 fcf6 	bl	8001100 <HAL_FLASH_Unlock>
 8000714:	4603      	mov	r3, r0
 8000716:	77fb      	strb	r3, [r7, #31]

	/* If it opened */
	if (HAL_Status == HAL_OK) {
 8000718:	7ffb      	ldrb	r3, [r7, #31]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d134      	bne.n	8000788 <Flash_Memory_Write_Payload+0x9a>
		/* Transfer the data sections half word by half word */
		while (Payload_Len !=0 && Status == HAL_OK ){
 800071e:	e024      	b.n	800076a <Flash_Memory_Write_Payload+0x7c>
			Payload_Buffer = (uint16_t) Host_PayLoad[PayLoad_Counter]
 8000720:	7f7b      	ldrb	r3, [r7, #29]
 8000722:	68fa      	ldr	r2, [r7, #12]
 8000724:	4413      	add	r3, r2
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	b21a      	sxth	r2, r3
				|( (uint16_t)Host_PayLoad[PayLoad_Counter+1] << TWO_BYTES );
 800072a:	7f7b      	ldrb	r3, [r7, #29]
 800072c:	3301      	adds	r3, #1
 800072e:	68f9      	ldr	r1, [r7, #12]
 8000730:	440b      	add	r3, r1
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	021b      	lsls	r3, r3, #8
 8000736:	b21b      	sxth	r3, r3
 8000738:	4313      	orrs	r3, r2
 800073a:	b21b      	sxth	r3, r3
			Payload_Buffer = (uint16_t) Host_PayLoad[PayLoad_Counter]
 800073c:	837b      	strh	r3, [r7, #26]

			/*update the flash address each iltration */
			Address = Payload_Start_Address + PayLoad_Counter ;
 800073e:	7f7b      	ldrb	r3, [r7, #29]
 8000740:	68ba      	ldr	r2, [r7, #8]
 8000742:	4413      	add	r3, r2
 8000744:	617b      	str	r3, [r7, #20]

			/*Writing the Date in the flash Halfword by Halfword */
			HAL_Status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
 8000746:	8b7b      	ldrh	r3, [r7, #26]
 8000748:	2200      	movs	r2, #0
 800074a:	461c      	mov	r4, r3
 800074c:	4615      	mov	r5, r2
 800074e:	4622      	mov	r2, r4
 8000750:	462b      	mov	r3, r5
 8000752:	6979      	ldr	r1, [r7, #20]
 8000754:	2001      	movs	r0, #1
 8000756:	f000 fc63 	bl	8001020 <HAL_FLASH_Program>
 800075a:	4603      	mov	r3, r0
 800075c:	77fb      	strb	r3, [r7, #31]
					Address, (uint64_t)Payload_Buffer);

			/*To increment PayLoad_Counter and stopped on new half word in host packet frame
			  To decrement Payload_Len to be sure that all of host packet frame is written
			  */
			Payload_Len-=2;
 800075e:	79fb      	ldrb	r3, [r7, #7]
 8000760:	3b02      	subs	r3, #2
 8000762:	71fb      	strb	r3, [r7, #7]
			PayLoad_Counter+=2;
 8000764:	7f7b      	ldrb	r3, [r7, #29]
 8000766:	3302      	adds	r3, #2
 8000768:	777b      	strb	r3, [r7, #29]
		while (Payload_Len !=0 && Status == HAL_OK ){
 800076a:	79fb      	ldrb	r3, [r7, #7]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d002      	beq.n	8000776 <Flash_Memory_Write_Payload+0x88>
 8000770:	7fbb      	ldrb	r3, [r7, #30]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d0d4      	beq.n	8000720 <Flash_Memory_Write_Payload+0x32>
		}

		/* if function can't write on memory Status be failed */
		if (HAL_Status != HAL_OK) {
 8000776:	7ffb      	ldrb	r3, [r7, #31]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d002      	beq.n	8000782 <Flash_Memory_Write_Payload+0x94>
			Status = FLASH_PAYLOAD_WRITING_FAILED;
 800077c:	2300      	movs	r3, #0
 800077e:	77bb      	strb	r3, [r7, #30]
 8000780:	e004      	b.n	800078c <Flash_Memory_Write_Payload+0x9e>
		} else {
			/* All iterations, It can write on memory make status passed */
			Status = FLASH_PAYLOAD_WRITING_PASSED;
 8000782:	2301      	movs	r3, #1
 8000784:	77bb      	strb	r3, [r7, #30]
 8000786:	e001      	b.n	800078c <Flash_Memory_Write_Payload+0x9e>
		}
	}
	else {
		/* If it can't open memory make status failed */
		Status = FLASH_PAYLOAD_WRITING_FAILED;
 8000788:	2300      	movs	r3, #0
 800078a:	77bb      	strb	r3, [r7, #30]
	}

	/* If all status is OK so It will lock memory */
	if (Status == FLASH_PAYLOAD_WRITING_PASSED && HAL_Status == HAL_OK) {
 800078c:	7fbb      	ldrb	r3, [r7, #30]
 800078e:	2b01      	cmp	r3, #1
 8000790:	d10f      	bne.n	80007b2 <Flash_Memory_Write_Payload+0xc4>
 8000792:	7ffb      	ldrb	r3, [r7, #31]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d10c      	bne.n	80007b2 <Flash_Memory_Write_Payload+0xc4>
		HAL_Status = HAL_FLASH_Lock();
 8000798:	f000 fcd8 	bl	800114c <HAL_FLASH_Lock>
 800079c:	4603      	mov	r3, r0
 800079e:	77fb      	strb	r3, [r7, #31]

		/* Check if it locked it true or not */
		if (HAL_Status != HAL_OK) {
 80007a0:	7ffb      	ldrb	r3, [r7, #31]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d002      	beq.n	80007ac <Flash_Memory_Write_Payload+0xbe>
			Status = FLASH_PAYLOAD_WRITING_FAILED;
 80007a6:	2300      	movs	r3, #0
 80007a8:	77bb      	strb	r3, [r7, #30]
		if (HAL_Status != HAL_OK) {
 80007aa:	e004      	b.n	80007b6 <Flash_Memory_Write_Payload+0xc8>
		} else {
			Status = FLASH_PAYLOAD_WRITING_PASSED;
 80007ac:	2301      	movs	r3, #1
 80007ae:	77bb      	strb	r3, [r7, #30]
		if (HAL_Status != HAL_OK) {
 80007b0:	e001      	b.n	80007b6 <Flash_Memory_Write_Payload+0xc8>
		}
	} else {
		/* If one of status is not OK so It will make returned status with failed */
		Status = FLASH_PAYLOAD_WRITING_FAILED;
 80007b2:	2300      	movs	r3, #0
 80007b4:	77bb      	strb	r3, [r7, #30]
	}
	return Status;
 80007b6:	7fbb      	ldrb	r3, [r7, #30]
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3720      	adds	r7, #32
 80007bc:	46bd      	mov	sp, r7
 80007be:	bdb0      	pop	{r4, r5, r7, pc}

080007c0 <Bootloader_Memory_Write>:
	3- Wanted address = (4bytes) --> you should enter address in Realterm as this example
	   0x0800014c --enter--> 0x4c then 0x01 then 0x00 then 0x08
	4- Third Byte equals the number of bytes that you want to write in
	5- Enter in fourth byte the data that you want to write
	*/
static void Bootloader_Memory_Write (uint8_t *Host_Buffer){
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	82fb      	strh	r3, [r7, #22]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0;
 80007cc:	2300      	movs	r3, #0
 80007ce:	613b      	str	r3, [r7, #16]
	/* Base address that you will write on */
	uint32_t HOST_Address = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	60fb      	str	r3, [r7, #12]
	/* Number of bytes that will be sent */
	uint8_t Payload_Len = 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	72fb      	strb	r3, [r7, #11]
	/* The status of input address from the host */
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 80007d8:	2300      	movs	r3, #0
 80007da:	72bb      	strb	r3, [r7, #10]
	/* Status writing in flash memory */
	uint8_t Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITING_FAILED;
 80007dc:	2300      	movs	r3, #0
 80007de:	727b      	strb	r3, [r7, #9]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Write data into different memory \r\n");
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	b29b      	uxth	r3, r3
 80007e6:	3301      	adds	r3, #1
 80007e8:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 80007ea:	8afb      	ldrh	r3, [r7, #22]
 80007ec:	3b04      	subs	r3, #4
 80007ee:	687a      	ldr	r2, [r7, #4]
 80007f0:	4413      	add	r3, r2
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	613b      	str	r3, [r7, #16]

	/* CRC Verification */
	if(CRC_OK == Bootloader_CRC_Verify(Host_Buffer,(Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32))
 80007f6:	8afb      	ldrh	r3, [r7, #22]
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	3b04      	subs	r3, #4
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	693a      	ldr	r2, [r7, #16]
 8000800:	4619      	mov	r1, r3
 8000802:	6878      	ldr	r0, [r7, #4]
 8000804:	f7ff fcf2 	bl	80001ec <Bootloader_CRC_Verify>
 8000808:	4603      	mov	r3, r0
 800080a:	2b01      	cmp	r3, #1
 800080c:	d12a      	bne.n	8000864 <Bootloader_Memory_Write+0xa4>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
#endif

		/* Send acknowledgement to the HOST */
		Bootloader_Send_ACK(1);
 800080e:	2001      	movs	r0, #1
 8000810:	f7ff fd2a 	bl	8000268 <Bootloader_Send_ACK>

		/* Extract the start address from the Host packet */
		HOST_Address = *((uint32_t *)(&Host_Buffer[2]));
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800081a:	60fb      	str	r3, [r7, #12]

		/* Extract the payload length from the Host packet */
		Payload_Len = Host_Buffer[6];
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	799b      	ldrb	r3, [r3, #6]
 8000820:	72fb      	strb	r3, [r7, #11]

		/* Verify the Extracted address to be valid address */
		Address_Verification = Host_Jump_Address_Verfication(HOST_Address);
 8000822:	68f8      	ldr	r0, [r7, #12]
 8000824:	f7ff fe38 	bl	8000498 <Host_Jump_Address_Verfication>
 8000828:	4603      	mov	r3, r0
 800082a:	72bb      	strb	r3, [r7, #10]

		if(ADDRESS_IS_VALID == Address_Verification)
 800082c:	7abb      	ldrb	r3, [r7, #10]
 800082e:	2b01      	cmp	r3, #1
 8000830:	d10f      	bne.n	8000852 <Bootloader_Memory_Write+0x92>
		{
			/* Write the payload to the Flash memory */
			Flash_Payload_Write_Status = Flash_Memory_Write_Payload((uint8_t *)&Host_Buffer[7], HOST_Address, Payload_Len);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	3307      	adds	r3, #7
 8000836:	7afa      	ldrb	r2, [r7, #11]
 8000838:	68f9      	ldr	r1, [r7, #12]
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff ff57 	bl	80006ee <Flash_Memory_Write_Payload>
 8000840:	4603      	mov	r3, r0
 8000842:	727b      	strb	r3, [r7, #9]

			/* Report payload writing state */
			Bootloader_Send_Data_To_Host((uint8_t *)&Flash_Payload_Write_Status, 1);
 8000844:	f107 0309 	add.w	r3, r7, #9
 8000848:	2101      	movs	r1, #1
 800084a:	4618      	mov	r0, r3
 800084c:	f7ff fd30 	bl	80002b0 <Bootloader_Send_Data_To_Host>
		BL_PrintMassage("CRC is failed\r\n");
#endif
		/* Send Not acknowledge to the HOST */
		Bootloader_Send_NACK();
	}
}
 8000850:	e00a      	b.n	8000868 <Bootloader_Memory_Write+0xa8>
			Address_Verification = ADDRESS_IS_INVALID;
 8000852:	2300      	movs	r3, #0
 8000854:	72bb      	strb	r3, [r7, #10]
			Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification, 1);
 8000856:	f107 030a 	add.w	r3, r7, #10
 800085a:	2101      	movs	r1, #1
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff fd27 	bl	80002b0 <Bootloader_Send_Data_To_Host>
}
 8000862:	e001      	b.n	8000868 <Bootloader_Memory_Write+0xa8>
		Bootloader_Send_NACK();
 8000864:	f7ff fd15 	bl	8000292 <Bootloader_Send_NACK>
}
 8000868:	bf00      	nop
 800086a:	3718      	adds	r7, #24
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}

08000870 <Change_ROP_Level>:

static uint8_t Change_ROP_Level(uint8_t ROP_Level){
 8000870:	b580      	push	{r7, lr}
 8000872:	b08a      	sub	sp, #40	; 0x28
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	71fb      	strb	r3, [r7, #7]
	/* Status of function calling */
	HAL_StatusTypeDef HAL_Status = HAL_ERROR ;
 800087a:	2301      	movs	r3, #1
 800087c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* Parameter[in] of function that configure level of protection */
	FLASH_OBProgramInitTypeDef FLASH_OBProgmInit;
	/* Status of this function */
	uint8_t ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 8000880:	2300      	movs	r3, #0
 8000882:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* open flash option control registers acess */
	HAL_Status = HAL_FLASH_OB_Unlock();
 8000886:	f000 fc71 	bl	800116c <HAL_FLASH_OB_Unlock>
 800088a:	4603      	mov	r3, r0
 800088c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* check if it is not opened correctly */
	if (HAL_Status != HAL_OK){
 8000890:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000894:	2b00      	cmp	r3, #0
 8000896:	d003      	beq.n	80008a0 <Change_ROP_Level+0x30>
		ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 8000898:	2300      	movs	r3, #0
 800089a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800089e:	e02c      	b.n	80008fa <Change_ROP_Level+0x8a>
	}
	else {
		/* Initialize configurations of parameter[in] for configure level of protection */
		FLASH_OBProgmInit.OptionType = OPTIONBYTE_RDP ; /*!<RDP option byte configuration*/
 80008a0:	2302      	movs	r3, #2
 80008a2:	60bb      	str	r3, [r7, #8]
		FLASH_OBProgmInit.Banks      = FLASH_BANK_1 ;
 80008a4:	2301      	movs	r3, #1
 80008a6:	617b      	str	r3, [r7, #20]
		FLASH_OBProgmInit.RDPLevel   = (uint32_t)ROP_Level ;
 80008a8:	79fb      	ldrb	r3, [r7, #7]
 80008aa:	763b      	strb	r3, [r7, #24]
		/* Program option bytes */
		HAL_Status = HAL_FLASHEx_OBProgram(&FLASH_OBProgmInit);
 80008ac:	f107 0308 	add.w	r3, r7, #8
 80008b0:	4618      	mov	r0, r3
 80008b2:	f000 fded 	bl	8001490 <HAL_FLASHEx_OBProgram>
 80008b6:	4603      	mov	r3, r0
 80008b8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		/* Check that it was failed */
		if (HAL_Status != HAL_OK){
 80008bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d008      	beq.n	80008d6 <Change_ROP_Level+0x66>
			/* Locking the flash option control registers access */
			HAL_Status = HAL_FLASH_OB_Lock();
 80008c4:	f000 fc6e 	bl	80011a4 <HAL_FLASH_OB_Lock>
 80008c8:	4603      	mov	r3, r0
 80008ca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 80008ce:	2300      	movs	r3, #0
 80008d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80008d4:	e011      	b.n	80008fa <Change_ROP_Level+0x8a>
		}
		else {
			/* Launch the option byte loading */
			HAL_FLASH_OB_Launch();
 80008d6:	f000 fc75 	bl	80011c4 <HAL_FLASH_OB_Launch>
			/* Locking the flash option control registers access */
			HAL_Status = HAL_FLASH_OB_Lock();
 80008da:	f000 fc63 	bl	80011a4 <HAL_FLASH_OB_Lock>
 80008de:	4603      	mov	r3, r0
 80008e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			/* Check that it was failed */
			if (HAL_Status != HAL_OK){
 80008e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d003      	beq.n	80008f4 <Change_ROP_Level+0x84>
				ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 80008ec:	2300      	movs	r3, #0
 80008ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80008f2:	e002      	b.n	80008fa <Change_ROP_Level+0x8a>
			}
			else {
				/* Locking the flash option control registers access */
				ROP_Level_Status = ROP_LEVEL_CHANGE_VALID;
 80008f4:	2301      	movs	r3, #1
 80008f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		}
	}
	return ROP_Level_Status ;
 80008fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3728      	adds	r7, #40	; 0x28
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <Bootloader_Change_Read_Protection_Level>:
   To delay with this commend you should send in Realterm :
	1- Data length = 0x02
	2- First byte is commend number = 0x21
	3- Second byte to enter your level 0,1
	*/
static void Bootloader_Change_Read_Protection_Level(uint8_t *Host_Buffer){
 8000906:	b580      	push	{r7, lr}
 8000908:	b086      	sub	sp, #24
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0 ;
 800090e:	2300      	movs	r3, #0
 8000910:	82bb      	strh	r3, [r7, #20]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0 ;
 8000912:	2300      	movs	r3, #0
 8000914:	613b      	str	r3, [r7, #16]
	/* Status of this function */
	uint8_t ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 8000916:	2300      	movs	r3, #0
 8000918:	73fb      	strb	r3, [r7, #15]
	/* read protection level */
	 uint8_t ROP_Level = 0 ;
 800091a:	2300      	movs	r3, #0
 800091c:	75fb      	strb	r3, [r7, #23]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Change the flash protection out level \r\n");
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	b29b      	uxth	r3, r3
 8000924:	3301      	adds	r3, #1
 8000926:	82bb      	strh	r3, [r7, #20]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 8000928:	8abb      	ldrh	r3, [r7, #20]
 800092a:	3b04      	subs	r3, #4
 800092c:	687a      	ldr	r2, [r7, #4]
 800092e:	4413      	add	r3, r2
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	613b      	str	r3, [r7, #16]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 8000934:	8abb      	ldrh	r3, [r7, #20]
 8000936:	b2db      	uxtb	r3, r3
 8000938:	3b04      	subs	r3, #4
 800093a:	b2db      	uxtb	r3, r3
 800093c:	693a      	ldr	r2, [r7, #16]
 800093e:	4619      	mov	r1, r3
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f7ff fc53 	bl	80001ec <Bootloader_CRC_Verify>
 8000946:	4603      	mov	r3, r0
 8000948:	2b01      	cmp	r3, #1
 800094a:	d12a      	bne.n	80009a2 <Bootloader_Change_Read_Protection_Level+0x9c>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
#endif
		/* Report acknowledge message*/
		Bootloader_Send_ACK(1);
 800094c:	2001      	movs	r0, #1
 800094e:	f7ff fc8b 	bl	8000268 <Bootloader_Send_ACK>
		/* Assign read protection level from buffer */
		ROP_Level = Host_Buffer[2] ;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	789b      	ldrb	r3, [r3, #2]
 8000956:	75fb      	strb	r3, [r7, #23]
		/* reject operation if it was level 2 protection */
		if (ROP_Level == 2){
 8000958:	7dfb      	ldrb	r3, [r7, #23]
 800095a:	2b02      	cmp	r3, #2
 800095c:	d102      	bne.n	8000964 <Bootloader_Change_Read_Protection_Level+0x5e>
			ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 800095e:	2300      	movs	r3, #0
 8000960:	73fb      	strb	r3, [r7, #15]
 8000962:	e017      	b.n	8000994 <Bootloader_Change_Read_Protection_Level+0x8e>
			BL_PrintMassage ("Rejected to be in level 2\r\n");
#endif
		}
		else
		{
			if ( ROP_Level == 0 ){
 8000964:	7dfb      	ldrb	r3, [r7, #23]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d104      	bne.n	8000974 <Bootloader_Change_Read_Protection_Level+0x6e>
				/* 0xAA --> RDP_Level_0 */
				ROP_Level = OB_RDP_LEVEL_0 ;
 800096a:	23a5      	movs	r3, #165	; 0xa5
 800096c:	75fb      	strb	r3, [r7, #23]
				ROP_Level_Status = ROP_LEVEL_CHANGE_VALID ;
 800096e:	2301      	movs	r3, #1
 8000970:	73fb      	strb	r3, [r7, #15]
 8000972:	e009      	b.n	8000988 <Bootloader_Change_Read_Protection_Level+0x82>
			}
			else if ( ROP_Level == 1 ) {
 8000974:	7dfb      	ldrb	r3, [r7, #23]
 8000976:	2b01      	cmp	r3, #1
 8000978:	d104      	bne.n	8000984 <Bootloader_Change_Read_Protection_Level+0x7e>
				/* 0x55 --> RDP_Level_1 */
				ROP_Level = OB_RDP_LEVEL_1 ;
 800097a:	2300      	movs	r3, #0
 800097c:	75fb      	strb	r3, [r7, #23]
				ROP_Level_Status = ROP_LEVEL_CHANGE_VALID ;
 800097e:	2301      	movs	r3, #1
 8000980:	73fb      	strb	r3, [r7, #15]
 8000982:	e001      	b.n	8000988 <Bootloader_Change_Read_Protection_Level+0x82>
			}
			else {
				ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 8000984:	2300      	movs	r3, #0
 8000986:	73fb      	strb	r3, [r7, #15]
#if  BL_DEBUG_METHOD == BL_ENABLE_CAN_DEBUG_MESSAGE
				BL_PrintMassage ("Invalid input level\r\n");
#endif
			}
			/* Request change the read protection level */
			ROP_Level_Status = Change_ROP_Level( (uint8_t) ROP_Level);
 8000988:	7dfb      	ldrb	r3, [r7, #23]
 800098a:	4618      	mov	r0, r3
 800098c:	f7ff ff70 	bl	8000870 <Change_ROP_Level>
 8000990:	4603      	mov	r3, r0
 8000992:	73fb      	strb	r3, [r7, #15]
#if  BL_DEBUG_METHOD == BL_ENABLE_CAN_DEBUG_MESSAGE
				BL_PrintMassage ("Unsucessful changed level\r\n");
#endif
			}
		}
		Bootloader_Send_Data_To_Host((uint8_t *)(&ROP_Level_Status),1);
 8000994:	f107 030f 	add.w	r3, r7, #15
 8000998:	2101      	movs	r1, #1
 800099a:	4618      	mov	r0, r3
 800099c:	f7ff fc88 	bl	80002b0 <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 80009a0:	e001      	b.n	80009a6 <Bootloader_Change_Read_Protection_Level+0xa0>
		Bootloader_Send_NACK();
 80009a2:	f7ff fc76 	bl	8000292 <Bootloader_Send_NACK>
}
 80009a6:	bf00      	nop
 80009a8:	3718      	adds	r7, #24
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80009b4:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <MX_CRC_Init+0x20>)
 80009b6:	4a07      	ldr	r2, [pc, #28]	; (80009d4 <MX_CRC_Init+0x24>)
 80009b8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80009ba:	4805      	ldr	r0, [pc, #20]	; (80009d0 <MX_CRC_Init+0x20>)
 80009bc:	f000 fae9 	bl	8000f92 <HAL_CRC_Init>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80009c6:	f000 f896 	bl	8000af6 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	20000124 	.word	0x20000124
 80009d4:	40023000 	.word	0x40023000

080009d8 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a09      	ldr	r2, [pc, #36]	; (8000a0c <HAL_CRC_MspInit+0x34>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d10b      	bne.n	8000a02 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80009ea:	4b09      	ldr	r3, [pc, #36]	; (8000a10 <HAL_CRC_MspInit+0x38>)
 80009ec:	695b      	ldr	r3, [r3, #20]
 80009ee:	4a08      	ldr	r2, [pc, #32]	; (8000a10 <HAL_CRC_MspInit+0x38>)
 80009f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009f4:	6153      	str	r3, [r2, #20]
 80009f6:	4b06      	ldr	r3, [pc, #24]	; (8000a10 <HAL_CRC_MspInit+0x38>)
 80009f8:	695b      	ldr	r3, [r3, #20]
 80009fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000a02:	bf00      	nop
 8000a04:	3714      	adds	r7, #20
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bc80      	pop	{r7}
 8000a0a:	4770      	bx	lr
 8000a0c:	40023000 	.word	0x40023000
 8000a10:	40021000 	.word	0x40021000

08000a14 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a1a:	4b0e      	ldr	r3, [pc, #56]	; (8000a54 <MX_GPIO_Init+0x40>)
 8000a1c:	699b      	ldr	r3, [r3, #24]
 8000a1e:	4a0d      	ldr	r2, [pc, #52]	; (8000a54 <MX_GPIO_Init+0x40>)
 8000a20:	f043 0320 	orr.w	r3, r3, #32
 8000a24:	6193      	str	r3, [r2, #24]
 8000a26:	4b0b      	ldr	r3, [pc, #44]	; (8000a54 <MX_GPIO_Init+0x40>)
 8000a28:	699b      	ldr	r3, [r3, #24]
 8000a2a:	f003 0320 	and.w	r3, r3, #32
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a32:	4b08      	ldr	r3, [pc, #32]	; (8000a54 <MX_GPIO_Init+0x40>)
 8000a34:	699b      	ldr	r3, [r3, #24]
 8000a36:	4a07      	ldr	r2, [pc, #28]	; (8000a54 <MX_GPIO_Init+0x40>)
 8000a38:	f043 0304 	orr.w	r3, r3, #4
 8000a3c:	6193      	str	r3, [r2, #24]
 8000a3e:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <MX_GPIO_Init+0x40>)
 8000a40:	699b      	ldr	r3, [r3, #24]
 8000a42:	f003 0304 	and.w	r3, r3, #4
 8000a46:	603b      	str	r3, [r7, #0]
 8000a48:	683b      	ldr	r3, [r7, #0]

}
 8000a4a:	bf00      	nop
 8000a4c:	370c      	adds	r7, #12
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bc80      	pop	{r7}
 8000a52:	4770      	bx	lr
 8000a54:	40021000 	.word	0x40021000

08000a58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a5c:	f000 f93a 	bl	8000cd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a60:	f000 f809 	bl	8000a76 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a64:	f7ff ffd6 	bl	8000a14 <MX_GPIO_Init>
  MX_CRC_Init();
 8000a68:	f7ff ffa2 	bl	80009b0 <MX_CRC_Init>
  MX_USART2_UART_Init();
 8000a6c:	f000 f898 	bl	8000ba0 <MX_USART2_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  BL_UART_Fetch_Host_Commend();
 8000a70:	f7ff fb6c 	bl	800014c <BL_UART_Fetch_Host_Commend>
 8000a74:	e7fc      	b.n	8000a70 <main+0x18>

08000a76 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a76:	b580      	push	{r7, lr}
 8000a78:	b090      	sub	sp, #64	; 0x40
 8000a7a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7c:	f107 0318 	add.w	r3, r7, #24
 8000a80:	2228      	movs	r2, #40	; 0x28
 8000a82:	2100      	movs	r1, #0
 8000a84:	4618      	mov	r0, r3
 8000a86:	f002 f89b 	bl	8002bc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a8a:	1d3b      	adds	r3, r7, #4
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aa0:	2310      	movs	r3, #16
 8000aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000aac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000ab0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab2:	f107 0318 	add.w	r3, r7, #24
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f001 fa10 	bl	8001edc <HAL_RCC_OscConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000ac2:	f000 f818 	bl	8000af6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac6:	230f      	movs	r3, #15
 8000ac8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aca:	2302      	movs	r3, #2
 8000acc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ada:	1d3b      	adds	r3, r7, #4
 8000adc:	2100      	movs	r1, #0
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f001 fc7e 	bl	80023e0 <HAL_RCC_ClockConfig>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000aea:	f000 f804 	bl	8000af6 <Error_Handler>
  }
}
 8000aee:	bf00      	nop
 8000af0:	3740      	adds	r7, #64	; 0x40
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af6:	b480      	push	{r7}
 8000af8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000afa:	b672      	cpsid	i
}
 8000afc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000afe:	e7fe      	b.n	8000afe <Error_Handler+0x8>

08000b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b06:	4b0e      	ldr	r3, [pc, #56]	; (8000b40 <HAL_MspInit+0x40>)
 8000b08:	699b      	ldr	r3, [r3, #24]
 8000b0a:	4a0d      	ldr	r2, [pc, #52]	; (8000b40 <HAL_MspInit+0x40>)
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	6193      	str	r3, [r2, #24]
 8000b12:	4b0b      	ldr	r3, [pc, #44]	; (8000b40 <HAL_MspInit+0x40>)
 8000b14:	699b      	ldr	r3, [r3, #24]
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1e:	4b08      	ldr	r3, [pc, #32]	; (8000b40 <HAL_MspInit+0x40>)
 8000b20:	69db      	ldr	r3, [r3, #28]
 8000b22:	4a07      	ldr	r2, [pc, #28]	; (8000b40 <HAL_MspInit+0x40>)
 8000b24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b28:	61d3      	str	r3, [r2, #28]
 8000b2a:	4b05      	ldr	r3, [pc, #20]	; (8000b40 <HAL_MspInit+0x40>)
 8000b2c:	69db      	ldr	r3, [r3, #28]
 8000b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b32:	603b      	str	r3, [r7, #0]
 8000b34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b36:	bf00      	nop
 8000b38:	370c      	adds	r7, #12
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bc80      	pop	{r7}
 8000b3e:	4770      	bx	lr
 8000b40:	40021000 	.word	0x40021000

08000b44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b48:	e7fe      	b.n	8000b48 <NMI_Handler+0x4>

08000b4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b4e:	e7fe      	b.n	8000b4e <HardFault_Handler+0x4>

08000b50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b54:	e7fe      	b.n	8000b54 <MemManage_Handler+0x4>

08000b56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b5a:	e7fe      	b.n	8000b5a <BusFault_Handler+0x4>

08000b5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b60:	e7fe      	b.n	8000b60 <UsageFault_Handler+0x4>

08000b62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b66:	bf00      	nop
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bc80      	pop	{r7}
 8000b6c:	4770      	bx	lr

08000b6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bc80      	pop	{r7}
 8000b78:	4770      	bx	lr

08000b7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b7e:	bf00      	nop
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bc80      	pop	{r7}
 8000b84:	4770      	bx	lr

08000b86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b86:	b580      	push	{r7, lr}
 8000b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b8a:	f000 f8e9 	bl	8000d60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b96:	bf00      	nop
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bc80      	pop	{r7}
 8000b9c:	4770      	bx	lr
	...

08000ba0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ba4:	4b11      	ldr	r3, [pc, #68]	; (8000bec <MX_USART2_UART_Init+0x4c>)
 8000ba6:	4a12      	ldr	r2, [pc, #72]	; (8000bf0 <MX_USART2_UART_Init+0x50>)
 8000ba8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000baa:	4b10      	ldr	r3, [pc, #64]	; (8000bec <MX_USART2_UART_Init+0x4c>)
 8000bac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bb0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <MX_USART2_UART_Init+0x4c>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bb8:	4b0c      	ldr	r3, [pc, #48]	; (8000bec <MX_USART2_UART_Init+0x4c>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bbe:	4b0b      	ldr	r3, [pc, #44]	; (8000bec <MX_USART2_UART_Init+0x4c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bc4:	4b09      	ldr	r3, [pc, #36]	; (8000bec <MX_USART2_UART_Init+0x4c>)
 8000bc6:	220c      	movs	r2, #12
 8000bc8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bca:	4b08      	ldr	r3, [pc, #32]	; (8000bec <MX_USART2_UART_Init+0x4c>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bd0:	4b06      	ldr	r3, [pc, #24]	; (8000bec <MX_USART2_UART_Init+0x4c>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bd6:	4805      	ldr	r0, [pc, #20]	; (8000bec <MX_USART2_UART_Init+0x4c>)
 8000bd8:	f001 fd90 	bl	80026fc <HAL_UART_Init>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000be2:	f7ff ff88 	bl	8000af6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	2000012c 	.word	0x2000012c
 8000bf0:	40004400 	.word	0x40004400

08000bf4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b088      	sub	sp, #32
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfc:	f107 0310 	add.w	r3, r7, #16
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a1b      	ldr	r2, [pc, #108]	; (8000c7c <HAL_UART_MspInit+0x88>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d12f      	bne.n	8000c74 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c14:	4b1a      	ldr	r3, [pc, #104]	; (8000c80 <HAL_UART_MspInit+0x8c>)
 8000c16:	69db      	ldr	r3, [r3, #28]
 8000c18:	4a19      	ldr	r2, [pc, #100]	; (8000c80 <HAL_UART_MspInit+0x8c>)
 8000c1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c1e:	61d3      	str	r3, [r2, #28]
 8000c20:	4b17      	ldr	r3, [pc, #92]	; (8000c80 <HAL_UART_MspInit+0x8c>)
 8000c22:	69db      	ldr	r3, [r3, #28]
 8000c24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2c:	4b14      	ldr	r3, [pc, #80]	; (8000c80 <HAL_UART_MspInit+0x8c>)
 8000c2e:	699b      	ldr	r3, [r3, #24]
 8000c30:	4a13      	ldr	r2, [pc, #76]	; (8000c80 <HAL_UART_MspInit+0x8c>)
 8000c32:	f043 0304 	orr.w	r3, r3, #4
 8000c36:	6193      	str	r3, [r2, #24]
 8000c38:	4b11      	ldr	r3, [pc, #68]	; (8000c80 <HAL_UART_MspInit+0x8c>)
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	f003 0304 	and.w	r3, r3, #4
 8000c40:	60bb      	str	r3, [r7, #8]
 8000c42:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c44:	2304      	movs	r3, #4
 8000c46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c48:	2302      	movs	r3, #2
 8000c4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c4c:	2303      	movs	r3, #3
 8000c4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c50:	f107 0310 	add.w	r3, r7, #16
 8000c54:	4619      	mov	r1, r3
 8000c56:	480b      	ldr	r0, [pc, #44]	; (8000c84 <HAL_UART_MspInit+0x90>)
 8000c58:	f000 ff22 	bl	8001aa0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c5c:	2308      	movs	r3, #8
 8000c5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c68:	f107 0310 	add.w	r3, r7, #16
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4805      	ldr	r0, [pc, #20]	; (8000c84 <HAL_UART_MspInit+0x90>)
 8000c70:	f000 ff16 	bl	8001aa0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000c74:	bf00      	nop
 8000c76:	3720      	adds	r7, #32
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	40004400 	.word	0x40004400
 8000c80:	40021000 	.word	0x40021000
 8000c84:	40010800 	.word	0x40010800

08000c88 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c88:	f7ff ff83 	bl	8000b92 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c8c:	480b      	ldr	r0, [pc, #44]	; (8000cbc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c8e:	490c      	ldr	r1, [pc, #48]	; (8000cc0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c90:	4a0c      	ldr	r2, [pc, #48]	; (8000cc4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c94:	e002      	b.n	8000c9c <LoopCopyDataInit>

08000c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9a:	3304      	adds	r3, #4

08000c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca0:	d3f9      	bcc.n	8000c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca2:	4a09      	ldr	r2, [pc, #36]	; (8000cc8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ca4:	4c09      	ldr	r4, [pc, #36]	; (8000ccc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca8:	e001      	b.n	8000cae <LoopFillZerobss>

08000caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cac:	3204      	adds	r2, #4

08000cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb0:	d3fb      	bcc.n	8000caa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cb2:	f001 ff8d 	bl	8002bd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cb6:	f7ff fecf 	bl	8000a58 <main>
  bx lr
 8000cba:	4770      	bx	lr
  ldr r0, =_sdata
 8000cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc0:	20000040 	.word	0x20000040
  ldr r2, =_sidata
 8000cc4:	08002c64 	.word	0x08002c64
  ldr r2, =_sbss
 8000cc8:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 8000ccc:	20000198 	.word	0x20000198

08000cd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cd0:	e7fe      	b.n	8000cd0 <ADC1_2_IRQHandler>
	...

08000cd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd8:	4b08      	ldr	r3, [pc, #32]	; (8000cfc <HAL_Init+0x28>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a07      	ldr	r2, [pc, #28]	; (8000cfc <HAL_Init+0x28>)
 8000cde:	f043 0310 	orr.w	r3, r3, #16
 8000ce2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce4:	2003      	movs	r0, #3
 8000ce6:	f000 f91d 	bl	8000f24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cea:	200f      	movs	r0, #15
 8000cec:	f000 f808 	bl	8000d00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf0:	f7ff ff06 	bl	8000b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40022000 	.word	0x40022000

08000d00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d08:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <HAL_InitTick+0x54>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4b12      	ldr	r3, [pc, #72]	; (8000d58 <HAL_InitTick+0x58>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f000 f92b 	bl	8000f7a <HAL_SYSTICK_Config>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e00e      	b.n	8000d4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2b0f      	cmp	r3, #15
 8000d32:	d80a      	bhi.n	8000d4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d34:	2200      	movs	r2, #0
 8000d36:	6879      	ldr	r1, [r7, #4]
 8000d38:	f04f 30ff 	mov.w	r0, #4294967295
 8000d3c:	f000 f8fd 	bl	8000f3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d40:	4a06      	ldr	r2, [pc, #24]	; (8000d5c <HAL_InitTick+0x5c>)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d46:	2300      	movs	r3, #0
 8000d48:	e000      	b.n	8000d4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20000034 	.word	0x20000034
 8000d58:	2000003c 	.word	0x2000003c
 8000d5c:	20000038 	.word	0x20000038

08000d60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d64:	4b05      	ldr	r3, [pc, #20]	; (8000d7c <HAL_IncTick+0x1c>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	461a      	mov	r2, r3
 8000d6a:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <HAL_IncTick+0x20>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4413      	add	r3, r2
 8000d70:	4a03      	ldr	r2, [pc, #12]	; (8000d80 <HAL_IncTick+0x20>)
 8000d72:	6013      	str	r3, [r2, #0]
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	2000003c 	.word	0x2000003c
 8000d80:	20000174 	.word	0x20000174

08000d84 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  return uwTick;
 8000d88:	4b02      	ldr	r3, [pc, #8]	; (8000d94 <HAL_GetTick+0x10>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc80      	pop	{r7}
 8000d92:	4770      	bx	lr
 8000d94:	20000174 	.word	0x20000174

08000d98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	f003 0307 	and.w	r3, r3, #7
 8000da6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000da8:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <__NVIC_SetPriorityGrouping+0x44>)
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dae:	68ba      	ldr	r2, [r7, #8]
 8000db0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000db4:	4013      	ands	r3, r2
 8000db6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dca:	4a04      	ldr	r2, [pc, #16]	; (8000ddc <__NVIC_SetPriorityGrouping+0x44>)
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	60d3      	str	r3, [r2, #12]
}
 8000dd0:	bf00      	nop
 8000dd2:	3714      	adds	r7, #20
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bc80      	pop	{r7}
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	e000ed00 	.word	0xe000ed00

08000de0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000de4:	4b04      	ldr	r3, [pc, #16]	; (8000df8 <__NVIC_GetPriorityGrouping+0x18>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	0a1b      	lsrs	r3, r3, #8
 8000dea:	f003 0307 	and.w	r3, r3, #7
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bc80      	pop	{r7}
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	e000ed00 	.word	0xe000ed00

08000dfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	6039      	str	r1, [r7, #0]
 8000e06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	db0a      	blt.n	8000e26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	b2da      	uxtb	r2, r3
 8000e14:	490c      	ldr	r1, [pc, #48]	; (8000e48 <__NVIC_SetPriority+0x4c>)
 8000e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1a:	0112      	lsls	r2, r2, #4
 8000e1c:	b2d2      	uxtb	r2, r2
 8000e1e:	440b      	add	r3, r1
 8000e20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e24:	e00a      	b.n	8000e3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	b2da      	uxtb	r2, r3
 8000e2a:	4908      	ldr	r1, [pc, #32]	; (8000e4c <__NVIC_SetPriority+0x50>)
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	f003 030f 	and.w	r3, r3, #15
 8000e32:	3b04      	subs	r3, #4
 8000e34:	0112      	lsls	r2, r2, #4
 8000e36:	b2d2      	uxtb	r2, r2
 8000e38:	440b      	add	r3, r1
 8000e3a:	761a      	strb	r2, [r3, #24]
}
 8000e3c:	bf00      	nop
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bc80      	pop	{r7}
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	e000e100 	.word	0xe000e100
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b089      	sub	sp, #36	; 0x24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f003 0307 	and.w	r3, r3, #7
 8000e62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	f1c3 0307 	rsb	r3, r3, #7
 8000e6a:	2b04      	cmp	r3, #4
 8000e6c:	bf28      	it	cs
 8000e6e:	2304      	movcs	r3, #4
 8000e70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	3304      	adds	r3, #4
 8000e76:	2b06      	cmp	r3, #6
 8000e78:	d902      	bls.n	8000e80 <NVIC_EncodePriority+0x30>
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	3b03      	subs	r3, #3
 8000e7e:	e000      	b.n	8000e82 <NVIC_EncodePriority+0x32>
 8000e80:	2300      	movs	r3, #0
 8000e82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e84:	f04f 32ff 	mov.w	r2, #4294967295
 8000e88:	69bb      	ldr	r3, [r7, #24]
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	43da      	mvns	r2, r3
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	401a      	ands	r2, r3
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e98:	f04f 31ff 	mov.w	r1, #4294967295
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea2:	43d9      	mvns	r1, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea8:	4313      	orrs	r3, r2
         );
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3724      	adds	r7, #36	; 0x24
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bc80      	pop	{r7}
 8000eb2:	4770      	bx	lr

08000eb4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000eb8:	f3bf 8f4f 	dsb	sy
}
 8000ebc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000ebe:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <__NVIC_SystemReset+0x24>)
 8000ec0:	68db      	ldr	r3, [r3, #12]
 8000ec2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000ec6:	4904      	ldr	r1, [pc, #16]	; (8000ed8 <__NVIC_SystemReset+0x24>)
 8000ec8:	4b04      	ldr	r3, [pc, #16]	; (8000edc <__NVIC_SystemReset+0x28>)
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000ece:	f3bf 8f4f 	dsb	sy
}
 8000ed2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000ed4:	bf00      	nop
 8000ed6:	e7fd      	b.n	8000ed4 <__NVIC_SystemReset+0x20>
 8000ed8:	e000ed00 	.word	0xe000ed00
 8000edc:	05fa0004 	.word	0x05fa0004

08000ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ef0:	d301      	bcc.n	8000ef6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e00f      	b.n	8000f16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ef6:	4a0a      	ldr	r2, [pc, #40]	; (8000f20 <SysTick_Config+0x40>)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	3b01      	subs	r3, #1
 8000efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000efe:	210f      	movs	r1, #15
 8000f00:	f04f 30ff 	mov.w	r0, #4294967295
 8000f04:	f7ff ff7a 	bl	8000dfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f08:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <SysTick_Config+0x40>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f0e:	4b04      	ldr	r3, [pc, #16]	; (8000f20 <SysTick_Config+0x40>)
 8000f10:	2207      	movs	r2, #7
 8000f12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f14:	2300      	movs	r3, #0
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	e000e010 	.word	0xe000e010

08000f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff ff33 	bl	8000d98 <__NVIC_SetPriorityGrouping>
}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b086      	sub	sp, #24
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	4603      	mov	r3, r0
 8000f42:	60b9      	str	r1, [r7, #8]
 8000f44:	607a      	str	r2, [r7, #4]
 8000f46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f4c:	f7ff ff48 	bl	8000de0 <__NVIC_GetPriorityGrouping>
 8000f50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	68b9      	ldr	r1, [r7, #8]
 8000f56:	6978      	ldr	r0, [r7, #20]
 8000f58:	f7ff ff7a 	bl	8000e50 <NVIC_EncodePriority>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f62:	4611      	mov	r1, r2
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff ff49 	bl	8000dfc <__NVIC_SetPriority>
}
 8000f6a:	bf00      	nop
 8000f6c:	3718      	adds	r7, #24
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8000f76:	f7ff ff9d 	bl	8000eb4 <__NVIC_SystemReset>

08000f7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b082      	sub	sp, #8
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f7ff ffac 	bl	8000ee0 <SysTick_Config>
 8000f88:	4603      	mov	r3, r0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3708      	adds	r7, #8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b082      	sub	sp, #8
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d101      	bne.n	8000fa4 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e00e      	b.n	8000fc2 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	795b      	ldrb	r3, [r3, #5]
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d105      	bne.n	8000fba <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f7ff fd0f 	bl	80009d8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	b087      	sub	sp, #28
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	60f8      	str	r0, [r7, #12]
 8000fd2:	60b9      	str	r1, [r7, #8]
 8000fd4:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	2202      	movs	r2, #2
 8000fde:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	617b      	str	r3, [r7, #20]
 8000fe4:	e00a      	b.n	8000ffc <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	68ba      	ldr	r2, [r7, #8]
 8000fec:	441a      	add	r2, r3
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	6812      	ldr	r2, [r2, #0]
 8000ff4:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	617b      	str	r3, [r7, #20]
 8000ffc:	697a      	ldr	r2, [r7, #20]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	429a      	cmp	r2, r3
 8001002:	d3f0      	bcc.n	8000fe6 <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	2201      	movs	r2, #1
 8001010:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8001012:	693b      	ldr	r3, [r7, #16]
}
 8001014:	4618      	mov	r0, r3
 8001016:	371c      	adds	r7, #28
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr
	...

08001020 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001020:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001022:	b087      	sub	sp, #28
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001032:	2300      	movs	r3, #0
 8001034:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800103a:	4b2f      	ldr	r3, [pc, #188]	; (80010f8 <HAL_FLASH_Program+0xd8>)
 800103c:	7e1b      	ldrb	r3, [r3, #24]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d101      	bne.n	8001046 <HAL_FLASH_Program+0x26>
 8001042:	2302      	movs	r3, #2
 8001044:	e054      	b.n	80010f0 <HAL_FLASH_Program+0xd0>
 8001046:	4b2c      	ldr	r3, [pc, #176]	; (80010f8 <HAL_FLASH_Program+0xd8>)
 8001048:	2201      	movs	r2, #1
 800104a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800104c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001050:	f000 f8da 	bl	8001208 <FLASH_WaitForLastOperation>
 8001054:	4603      	mov	r3, r0
 8001056:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001058:	7dfb      	ldrb	r3, [r7, #23]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d144      	bne.n	80010e8 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d102      	bne.n	800106a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001064:	2301      	movs	r3, #1
 8001066:	757b      	strb	r3, [r7, #21]
 8001068:	e007      	b.n	800107a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	2b02      	cmp	r3, #2
 800106e:	d102      	bne.n	8001076 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001070:	2302      	movs	r3, #2
 8001072:	757b      	strb	r3, [r7, #21]
 8001074:	e001      	b.n	800107a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001076:	2304      	movs	r3, #4
 8001078:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800107a:	2300      	movs	r3, #0
 800107c:	75bb      	strb	r3, [r7, #22]
 800107e:	e02d      	b.n	80010dc <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001080:	7dbb      	ldrb	r3, [r7, #22]
 8001082:	005a      	lsls	r2, r3, #1
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	eb02 0c03 	add.w	ip, r2, r3
 800108a:	7dbb      	ldrb	r3, [r7, #22]
 800108c:	0119      	lsls	r1, r3, #4
 800108e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001092:	f1c1 0620 	rsb	r6, r1, #32
 8001096:	f1a1 0020 	sub.w	r0, r1, #32
 800109a:	fa22 f401 	lsr.w	r4, r2, r1
 800109e:	fa03 f606 	lsl.w	r6, r3, r6
 80010a2:	4334      	orrs	r4, r6
 80010a4:	fa23 f000 	lsr.w	r0, r3, r0
 80010a8:	4304      	orrs	r4, r0
 80010aa:	fa23 f501 	lsr.w	r5, r3, r1
 80010ae:	b2a3      	uxth	r3, r4
 80010b0:	4619      	mov	r1, r3
 80010b2:	4660      	mov	r0, ip
 80010b4:	f000 f88c 	bl	80011d0 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80010b8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80010bc:	f000 f8a4 	bl	8001208 <FLASH_WaitForLastOperation>
 80010c0:	4603      	mov	r3, r0
 80010c2:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80010c4:	4b0d      	ldr	r3, [pc, #52]	; (80010fc <HAL_FLASH_Program+0xdc>)
 80010c6:	691b      	ldr	r3, [r3, #16]
 80010c8:	4a0c      	ldr	r2, [pc, #48]	; (80010fc <HAL_FLASH_Program+0xdc>)
 80010ca:	f023 0301 	bic.w	r3, r3, #1
 80010ce:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80010d0:	7dfb      	ldrb	r3, [r7, #23]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d107      	bne.n	80010e6 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80010d6:	7dbb      	ldrb	r3, [r7, #22]
 80010d8:	3301      	adds	r3, #1
 80010da:	75bb      	strb	r3, [r7, #22]
 80010dc:	7dba      	ldrb	r2, [r7, #22]
 80010de:	7d7b      	ldrb	r3, [r7, #21]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d3cd      	bcc.n	8001080 <HAL_FLASH_Program+0x60>
 80010e4:	e000      	b.n	80010e8 <HAL_FLASH_Program+0xc8>
      {
        break;
 80010e6:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80010e8:	4b03      	ldr	r3, [pc, #12]	; (80010f8 <HAL_FLASH_Program+0xd8>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	761a      	strb	r2, [r3, #24]

  return status;
 80010ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	371c      	adds	r7, #28
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010f8:	20000178 	.word	0x20000178
 80010fc:	40022000 	.word	0x40022000

08001100 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001106:	2300      	movs	r3, #0
 8001108:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800110a:	4b0d      	ldr	r3, [pc, #52]	; (8001140 <HAL_FLASH_Unlock+0x40>)
 800110c:	691b      	ldr	r3, [r3, #16]
 800110e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001112:	2b00      	cmp	r3, #0
 8001114:	d00d      	beq.n	8001132 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001116:	4b0a      	ldr	r3, [pc, #40]	; (8001140 <HAL_FLASH_Unlock+0x40>)
 8001118:	4a0a      	ldr	r2, [pc, #40]	; (8001144 <HAL_FLASH_Unlock+0x44>)
 800111a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800111c:	4b08      	ldr	r3, [pc, #32]	; (8001140 <HAL_FLASH_Unlock+0x40>)
 800111e:	4a0a      	ldr	r2, [pc, #40]	; (8001148 <HAL_FLASH_Unlock+0x48>)
 8001120:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001122:	4b07      	ldr	r3, [pc, #28]	; (8001140 <HAL_FLASH_Unlock+0x40>)
 8001124:	691b      	ldr	r3, [r3, #16]
 8001126:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001132:	79fb      	ldrb	r3, [r7, #7]
}
 8001134:	4618      	mov	r0, r3
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	bc80      	pop	{r7}
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	40022000 	.word	0x40022000
 8001144:	45670123 	.word	0x45670123
 8001148:	cdef89ab 	.word	0xcdef89ab

0800114c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001150:	4b05      	ldr	r3, [pc, #20]	; (8001168 <HAL_FLASH_Lock+0x1c>)
 8001152:	691b      	ldr	r3, [r3, #16]
 8001154:	4a04      	ldr	r2, [pc, #16]	; (8001168 <HAL_FLASH_Lock+0x1c>)
 8001156:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800115a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 800115c:	2300      	movs	r3, #0
}
 800115e:	4618      	mov	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	bc80      	pop	{r7}
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	40022000 	.word	0x40022000

0800116c <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 8001170:	4b09      	ldr	r3, [pc, #36]	; (8001198 <HAL_FLASH_OB_Unlock+0x2c>)
 8001172:	691b      	ldr	r3, [r3, #16]
 8001174:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001178:	2b00      	cmp	r3, #0
 800117a:	d107      	bne.n	800118c <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 800117c:	4b06      	ldr	r3, [pc, #24]	; (8001198 <HAL_FLASH_OB_Unlock+0x2c>)
 800117e:	4a07      	ldr	r2, [pc, #28]	; (800119c <HAL_FLASH_OB_Unlock+0x30>)
 8001180:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8001182:	4b05      	ldr	r3, [pc, #20]	; (8001198 <HAL_FLASH_OB_Unlock+0x2c>)
 8001184:	4a06      	ldr	r2, [pc, #24]	; (80011a0 <HAL_FLASH_OB_Unlock+0x34>)
 8001186:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 8001188:	2300      	movs	r3, #0
 800118a:	e000      	b.n	800118e <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 800118c:	2301      	movs	r3, #1
}
 800118e:	4618      	mov	r0, r3
 8001190:	46bd      	mov	sp, r7
 8001192:	bc80      	pop	{r7}
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	40022000 	.word	0x40022000
 800119c:	45670123 	.word	0x45670123
 80011a0:	cdef89ab 	.word	0xcdef89ab

080011a4 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* Clear the OPTWRE Bit to lock the FLASH Option Byte Registers access */
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 80011a8:	4b05      	ldr	r3, [pc, #20]	; (80011c0 <HAL_FLASH_OB_Lock+0x1c>)
 80011aa:	691b      	ldr	r3, [r3, #16]
 80011ac:	4a04      	ldr	r2, [pc, #16]	; (80011c0 <HAL_FLASH_OB_Lock+0x1c>)
 80011ae:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80011b2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bc80      	pop	{r7}
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	40022000 	.word	0x40022000

080011c4 <HAL_FLASH_OB_Launch>:
  * @brief  Launch the option byte loading.
  * @note   This function will reset automatically the MCU.
  * @retval None
  */
void HAL_FLASH_OB_Launch(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* Initiates a system reset request to launch the option byte loading */
  HAL_NVIC_SystemReset();
 80011c8:	f7ff fed3 	bl	8000f72 <HAL_NVIC_SystemReset>
}
 80011cc:	bf00      	nop
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	460b      	mov	r3, r1
 80011da:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80011dc:	4b08      	ldr	r3, [pc, #32]	; (8001200 <FLASH_Program_HalfWord+0x30>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80011e2:	4b08      	ldr	r3, [pc, #32]	; (8001204 <FLASH_Program_HalfWord+0x34>)
 80011e4:	691b      	ldr	r3, [r3, #16]
 80011e6:	4a07      	ldr	r2, [pc, #28]	; (8001204 <FLASH_Program_HalfWord+0x34>)
 80011e8:	f043 0301 	orr.w	r3, r3, #1
 80011ec:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	887a      	ldrh	r2, [r7, #2]
 80011f2:	801a      	strh	r2, [r3, #0]
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	20000178 	.word	0x20000178
 8001204:	40022000 	.word	0x40022000

08001208 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001210:	f7ff fdb8 	bl	8000d84 <HAL_GetTick>
 8001214:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001216:	e010      	b.n	800123a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800121e:	d00c      	beq.n	800123a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d007      	beq.n	8001236 <FLASH_WaitForLastOperation+0x2e>
 8001226:	f7ff fdad 	bl	8000d84 <HAL_GetTick>
 800122a:	4602      	mov	r2, r0
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	429a      	cmp	r2, r3
 8001234:	d201      	bcs.n	800123a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001236:	2303      	movs	r3, #3
 8001238:	e025      	b.n	8001286 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800123a:	4b15      	ldr	r3, [pc, #84]	; (8001290 <FLASH_WaitForLastOperation+0x88>)
 800123c:	68db      	ldr	r3, [r3, #12]
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	2b00      	cmp	r3, #0
 8001244:	d1e8      	bne.n	8001218 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001246:	4b12      	ldr	r3, [pc, #72]	; (8001290 <FLASH_WaitForLastOperation+0x88>)
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	f003 0320 	and.w	r3, r3, #32
 800124e:	2b00      	cmp	r3, #0
 8001250:	d002      	beq.n	8001258 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001252:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <FLASH_WaitForLastOperation+0x88>)
 8001254:	2220      	movs	r2, #32
 8001256:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001258:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <FLASH_WaitForLastOperation+0x88>)
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	f003 0310 	and.w	r3, r3, #16
 8001260:	2b00      	cmp	r3, #0
 8001262:	d10b      	bne.n	800127c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001264:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <FLASH_WaitForLastOperation+0x88>)
 8001266:	69db      	ldr	r3, [r3, #28]
 8001268:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800126c:	2b00      	cmp	r3, #0
 800126e:	d105      	bne.n	800127c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001270:	4b07      	ldr	r3, [pc, #28]	; (8001290 <FLASH_WaitForLastOperation+0x88>)
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001278:	2b00      	cmp	r3, #0
 800127a:	d003      	beq.n	8001284 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800127c:	f000 f80a 	bl	8001294 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001280:	2301      	movs	r3, #1
 8001282:	e000      	b.n	8001286 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40022000 	.word	0x40022000

08001294 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800129a:	2300      	movs	r3, #0
 800129c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800129e:	4b23      	ldr	r3, [pc, #140]	; (800132c <FLASH_SetErrorCode+0x98>)
 80012a0:	68db      	ldr	r3, [r3, #12]
 80012a2:	f003 0310 	and.w	r3, r3, #16
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d009      	beq.n	80012be <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80012aa:	4b21      	ldr	r3, [pc, #132]	; (8001330 <FLASH_SetErrorCode+0x9c>)
 80012ac:	69db      	ldr	r3, [r3, #28]
 80012ae:	f043 0302 	orr.w	r3, r3, #2
 80012b2:	4a1f      	ldr	r2, [pc, #124]	; (8001330 <FLASH_SetErrorCode+0x9c>)
 80012b4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f043 0310 	orr.w	r3, r3, #16
 80012bc:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80012be:	4b1b      	ldr	r3, [pc, #108]	; (800132c <FLASH_SetErrorCode+0x98>)
 80012c0:	68db      	ldr	r3, [r3, #12]
 80012c2:	f003 0304 	and.w	r3, r3, #4
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d009      	beq.n	80012de <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80012ca:	4b19      	ldr	r3, [pc, #100]	; (8001330 <FLASH_SetErrorCode+0x9c>)
 80012cc:	69db      	ldr	r3, [r3, #28]
 80012ce:	f043 0301 	orr.w	r3, r3, #1
 80012d2:	4a17      	ldr	r2, [pc, #92]	; (8001330 <FLASH_SetErrorCode+0x9c>)
 80012d4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f043 0304 	orr.w	r3, r3, #4
 80012dc:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80012de:	4b13      	ldr	r3, [pc, #76]	; (800132c <FLASH_SetErrorCode+0x98>)
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d00b      	beq.n	8001302 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80012ea:	4b11      	ldr	r3, [pc, #68]	; (8001330 <FLASH_SetErrorCode+0x9c>)
 80012ec:	69db      	ldr	r3, [r3, #28]
 80012ee:	f043 0304 	orr.w	r3, r3, #4
 80012f2:	4a0f      	ldr	r2, [pc, #60]	; (8001330 <FLASH_SetErrorCode+0x9c>)
 80012f4:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80012f6:	4b0d      	ldr	r3, [pc, #52]	; (800132c <FLASH_SetErrorCode+0x98>)
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	4a0c      	ldr	r2, [pc, #48]	; (800132c <FLASH_SetErrorCode+0x98>)
 80012fc:	f023 0301 	bic.w	r3, r3, #1
 8001300:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f240 1201 	movw	r2, #257	; 0x101
 8001308:	4293      	cmp	r3, r2
 800130a:	d106      	bne.n	800131a <FLASH_SetErrorCode+0x86>
 800130c:	4b07      	ldr	r3, [pc, #28]	; (800132c <FLASH_SetErrorCode+0x98>)
 800130e:	69db      	ldr	r3, [r3, #28]
 8001310:	4a06      	ldr	r2, [pc, #24]	; (800132c <FLASH_SetErrorCode+0x98>)
 8001312:	f023 0301 	bic.w	r3, r3, #1
 8001316:	61d3      	str	r3, [r2, #28]
}  
 8001318:	e002      	b.n	8001320 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800131a:	4a04      	ldr	r2, [pc, #16]	; (800132c <FLASH_SetErrorCode+0x98>)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	60d3      	str	r3, [r2, #12]
}  
 8001320:	bf00      	nop
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40022000 	.word	0x40022000
 8001330:	20000178 	.word	0x20000178

08001334 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8001342:	2300      	movs	r3, #0
 8001344:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001346:	4b2f      	ldr	r3, [pc, #188]	; (8001404 <HAL_FLASHEx_Erase+0xd0>)
 8001348:	7e1b      	ldrb	r3, [r3, #24]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d101      	bne.n	8001352 <HAL_FLASHEx_Erase+0x1e>
 800134e:	2302      	movs	r3, #2
 8001350:	e053      	b.n	80013fa <HAL_FLASHEx_Erase+0xc6>
 8001352:	4b2c      	ldr	r3, [pc, #176]	; (8001404 <HAL_FLASHEx_Erase+0xd0>)
 8001354:	2201      	movs	r2, #1
 8001356:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2b02      	cmp	r3, #2
 800135e:	d116      	bne.n	800138e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001360:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001364:	f7ff ff50 	bl	8001208 <FLASH_WaitForLastOperation>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d141      	bne.n	80013f2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800136e:	2001      	movs	r0, #1
 8001370:	f000 f926 	bl	80015c0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001374:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001378:	f7ff ff46 	bl	8001208 <FLASH_WaitForLastOperation>
 800137c:	4603      	mov	r3, r0
 800137e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001380:	4b21      	ldr	r3, [pc, #132]	; (8001408 <HAL_FLASHEx_Erase+0xd4>)
 8001382:	691b      	ldr	r3, [r3, #16]
 8001384:	4a20      	ldr	r2, [pc, #128]	; (8001408 <HAL_FLASHEx_Erase+0xd4>)
 8001386:	f023 0304 	bic.w	r3, r3, #4
 800138a:	6113      	str	r3, [r2, #16]
 800138c:	e031      	b.n	80013f2 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800138e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001392:	f7ff ff39 	bl	8001208 <FLASH_WaitForLastOperation>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d12a      	bne.n	80013f2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	f04f 32ff 	mov.w	r2, #4294967295
 80013a2:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	60bb      	str	r3, [r7, #8]
 80013aa:	e019      	b.n	80013e0 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80013ac:	68b8      	ldr	r0, [r7, #8]
 80013ae:	f000 fb57 	bl	8001a60 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80013b2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80013b6:	f7ff ff27 	bl	8001208 <FLASH_WaitForLastOperation>
 80013ba:	4603      	mov	r3, r0
 80013bc:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80013be:	4b12      	ldr	r3, [pc, #72]	; (8001408 <HAL_FLASHEx_Erase+0xd4>)
 80013c0:	691b      	ldr	r3, [r3, #16]
 80013c2:	4a11      	ldr	r2, [pc, #68]	; (8001408 <HAL_FLASHEx_Erase+0xd4>)
 80013c4:	f023 0302 	bic.w	r3, r3, #2
 80013c8:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d003      	beq.n	80013d8 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	68ba      	ldr	r2, [r7, #8]
 80013d4:	601a      	str	r2, [r3, #0]
            break;
 80013d6:	e00c      	b.n	80013f2 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80013de:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	029a      	lsls	r2, r3, #10
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	4413      	add	r3, r2
 80013ec:	68ba      	ldr	r2, [r7, #8]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d3dc      	bcc.n	80013ac <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80013f2:	4b04      	ldr	r3, [pc, #16]	; (8001404 <HAL_FLASHEx_Erase+0xd0>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	761a      	strb	r2, [r3, #24]

  return status;
 80013f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000178 	.word	0x20000178
 8001408:	40022000 	.word	0x40022000

0800140c <HAL_FLASHEx_OBErase>:
  *         (system reset will occur)
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_FLASHEx_OBErase(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
  uint8_t rdptmp = OB_RDP_LEVEL_0;
 8001412:	23a5      	movs	r3, #165	; 0xa5
 8001414:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	71fb      	strb	r3, [r7, #7]

  /* Get the actual read protection Option Byte value */
  rdptmp = FLASH_OB_GetRDP();
 800141a:	f000 faf5 	bl	8001a08 <FLASH_OB_GetRDP>
 800141e:	4603      	mov	r3, r0
 8001420:	71bb      	strb	r3, [r7, #6]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001422:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001426:	f7ff feef 	bl	8001208 <FLASH_WaitForLastOperation>
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]

  if(status == HAL_OK)
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d123      	bne.n	800147c <HAL_FLASHEx_OBErase+0x70>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001434:	4b14      	ldr	r3, [pc, #80]	; (8001488 <HAL_FLASHEx_OBErase+0x7c>)
 8001436:	2200      	movs	r2, #0
 8001438:	61da      	str	r2, [r3, #28]

    /* If the previous operation is completed, proceed to erase the option bytes */
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 800143a:	4b14      	ldr	r3, [pc, #80]	; (800148c <HAL_FLASHEx_OBErase+0x80>)
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	4a13      	ldr	r2, [pc, #76]	; (800148c <HAL_FLASHEx_OBErase+0x80>)
 8001440:	f043 0320 	orr.w	r3, r3, #32
 8001444:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001446:	4b11      	ldr	r3, [pc, #68]	; (800148c <HAL_FLASHEx_OBErase+0x80>)
 8001448:	691b      	ldr	r3, [r3, #16]
 800144a:	4a10      	ldr	r2, [pc, #64]	; (800148c <HAL_FLASHEx_OBErase+0x80>)
 800144c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001450:	6113      	str	r3, [r2, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001452:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001456:	f7ff fed7 	bl	8001208 <FLASH_WaitForLastOperation>
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]

    /* If the erase operation is completed, disable the OPTER Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 800145e:	4b0b      	ldr	r3, [pc, #44]	; (800148c <HAL_FLASHEx_OBErase+0x80>)
 8001460:	691b      	ldr	r3, [r3, #16]
 8001462:	4a0a      	ldr	r2, [pc, #40]	; (800148c <HAL_FLASHEx_OBErase+0x80>)
 8001464:	f023 0320 	bic.w	r3, r3, #32
 8001468:	6113      	str	r3, [r2, #16]

    if(status == HAL_OK)
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d105      	bne.n	800147c <HAL_FLASHEx_OBErase+0x70>
    {
      /* Restore the last read protection Option Byte value */
      status = FLASH_OB_RDP_LevelConfig(rdptmp);
 8001470:	79bb      	ldrb	r3, [r7, #6]
 8001472:	4618      	mov	r0, r3
 8001474:	f000 fa02 	bl	800187c <FLASH_OB_RDP_LevelConfig>
 8001478:	4603      	mov	r3, r0
 800147a:	71fb      	strb	r3, [r7, #7]
    }
  }

  /* Return the erase status */
  return status;
 800147c:	79fb      	ldrb	r3, [r7, #7]
}
 800147e:	4618      	mov	r0, r3
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000178 	.word	0x20000178
 800148c:	40022000 	.word	0x40022000

08001490 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800149c:	4b39      	ldr	r3, [pc, #228]	; (8001584 <HAL_FLASHEx_OBProgram+0xf4>)
 800149e:	7e1b      	ldrb	r3, [r3, #24]
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d101      	bne.n	80014a8 <HAL_FLASHEx_OBProgram+0x18>
 80014a4:	2302      	movs	r3, #2
 80014a6:	e069      	b.n	800157c <HAL_FLASHEx_OBProgram+0xec>
 80014a8:	4b36      	ldr	r3, [pc, #216]	; (8001584 <HAL_FLASHEx_OBProgram+0xf4>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Write protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d01a      	beq.n	80014f0 <HAL_FLASHEx_OBProgram+0x60>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d107      	bne.n	80014d2 <HAL_FLASHEx_OBProgram+0x42>
    {
      /* Enable of Write protection on the selected page */
      status = FLASH_OB_EnableWRP(pOBInit->WRPPage);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 f896 	bl	80015f8 <FLASH_OB_EnableWRP>
 80014cc:	4603      	mov	r3, r0
 80014ce:	73fb      	strb	r3, [r7, #15]
 80014d0:	e006      	b.n	80014e0 <HAL_FLASHEx_OBProgram+0x50>
    }
    else
    {
      /* Disable of Write protection on the selected page */
      status = FLASH_OB_DisableWRP(pOBInit->WRPPage);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f000 f930 	bl	800173c <FLASH_OB_DisableWRP>
 80014dc:	4603      	mov	r3, r0
 80014de:	73fb      	strb	r3, [r7, #15]
    }
    if (status != HAL_OK)
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d004      	beq.n	80014f0 <HAL_FLASHEx_OBProgram+0x60>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 80014e6:	4b27      	ldr	r3, [pc, #156]	; (8001584 <HAL_FLASHEx_OBProgram+0xf4>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	761a      	strb	r2, [r3, #24]
      return status;
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
 80014ee:	e045      	b.n	800157c <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* Read protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 0302 	and.w	r3, r3, #2
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d00e      	beq.n	800151a <HAL_FLASHEx_OBProgram+0x8a>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	7c1b      	ldrb	r3, [r3, #16]
 8001500:	4618      	mov	r0, r3
 8001502:	f000 f9bb 	bl	800187c <FLASH_OB_RDP_LevelConfig>
 8001506:	4603      	mov	r3, r0
 8001508:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 800150a:	7bfb      	ldrb	r3, [r7, #15]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d004      	beq.n	800151a <HAL_FLASHEx_OBProgram+0x8a>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8001510:	4b1c      	ldr	r3, [pc, #112]	; (8001584 <HAL_FLASHEx_OBProgram+0xf4>)
 8001512:	2200      	movs	r2, #0
 8001514:	761a      	strb	r2, [r3, #24]
      return status;
 8001516:	7bfb      	ldrb	r3, [r7, #15]
 8001518:	e030      	b.n	800157c <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* USER configuration */
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0304 	and.w	r3, r3, #4
 8001522:	2b00      	cmp	r3, #0
 8001524:	d00e      	beq.n	8001544 <HAL_FLASHEx_OBProgram+0xb4>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	7c5b      	ldrb	r3, [r3, #17]
 800152a:	4618      	mov	r0, r3
 800152c:	f000 f9f6 	bl	800191c <FLASH_OB_UserConfig>
 8001530:	4603      	mov	r3, r0
 8001532:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d004      	beq.n	8001544 <HAL_FLASHEx_OBProgram+0xb4>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 800153a:	4b12      	ldr	r3, [pc, #72]	; (8001584 <HAL_FLASHEx_OBProgram+0xf4>)
 800153c:	2200      	movs	r2, #0
 800153e:	761a      	strb	r2, [r3, #24]
      return status;
 8001540:	7bfb      	ldrb	r3, [r7, #15]
 8001542:	e01b      	b.n	800157c <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* DATA configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_DATA) == OPTIONBYTE_DATA)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 0308 	and.w	r3, r3, #8
 800154c:	2b00      	cmp	r3, #0
 800154e:	d011      	beq.n	8001574 <HAL_FLASHEx_OBProgram+0xe4>
  {
    status = FLASH_OB_ProgramData(pOBInit->DATAAddress, pOBInit->DATAData);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	695a      	ldr	r2, [r3, #20]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	7e1b      	ldrb	r3, [r3, #24]
 8001558:	4619      	mov	r1, r3
 800155a:	4610      	mov	r0, r2
 800155c:	f000 fa16 	bl	800198c <FLASH_OB_ProgramData>
 8001560:	4603      	mov	r3, r0
 8001562:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8001564:	7bfb      	ldrb	r3, [r7, #15]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d004      	beq.n	8001574 <HAL_FLASHEx_OBProgram+0xe4>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 800156a:	4b06      	ldr	r3, [pc, #24]	; (8001584 <HAL_FLASHEx_OBProgram+0xf4>)
 800156c:	2200      	movs	r2, #0
 800156e:	761a      	strb	r2, [r3, #24]
      return status;
 8001570:	7bfb      	ldrb	r3, [r7, #15]
 8001572:	e003      	b.n	800157c <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001574:	4b03      	ldr	r3, [pc, #12]	; (8001584 <HAL_FLASHEx_OBProgram+0xf4>)
 8001576:	2200      	movs	r2, #0
 8001578:	761a      	strb	r2, [r3, #24]

  return status;
 800157a:	7bfb      	ldrb	r3, [r7, #15]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000178 	.word	0x20000178

08001588 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2207      	movs	r2, #7
 8001594:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPPage = FLASH_OB_GetWRP();
 8001596:	f000 fa2d 	bl	80019f4 <FLASH_OB_GetWRP>
 800159a:	4602      	mov	r2, r0
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 80015a0:	f000 fa32 	bl	8001a08 <FLASH_OB_GetRDP>
 80015a4:	4603      	mov	r3, r0
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	741a      	strb	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = FLASH_OB_GetUser();
 80015ac:	f000 fa48 	bl	8001a40 <FLASH_OB_GetUser>
 80015b0:	4603      	mov	r3, r0
 80015b2:	461a      	mov	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	745a      	strb	r2, [r3, #17]
}
 80015b8:	bf00      	nop
 80015ba:	3708      	adds	r7, #8
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80015c8:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <FLASH_MassErase+0x30>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80015ce:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <FLASH_MassErase+0x34>)
 80015d0:	691b      	ldr	r3, [r3, #16]
 80015d2:	4a08      	ldr	r2, [pc, #32]	; (80015f4 <FLASH_MassErase+0x34>)
 80015d4:	f043 0304 	orr.w	r3, r3, #4
 80015d8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80015da:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <FLASH_MassErase+0x34>)
 80015dc:	691b      	ldr	r3, [r3, #16]
 80015de:	4a05      	ldr	r2, [pc, #20]	; (80015f4 <FLASH_MassErase+0x34>)
 80015e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015e4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bc80      	pop	{r7}
 80015ee:	4770      	bx	lr
 80015f0:	20000178 	.word	0x20000178
 80015f4:	40022000 	.word	0x40022000

080015f8 <FLASH_OB_EnableWRP>:
  * @param  WriteProtectPage specifies the page(s) to be write protected.
  *         The value of this parameter depend on device used within the same series 
  * @retval HAL status 
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WriteProtectPage)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001600:	2300      	movs	r3, #0
 8001602:	75fb      	strb	r3, [r7, #23]
  uint16_t WRP0_Data = 0xFFFF;
 8001604:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001608:	82bb      	strh	r3, [r7, #20]
#if defined(FLASH_WRP1_WRP1)
  uint16_t WRP1_Data = 0xFFFF;
 800160a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800160e:	827b      	strh	r3, [r7, #18]
#endif /* FLASH_WRP1_WRP1 */
#if defined(FLASH_WRP2_WRP2)
  uint16_t WRP2_Data = 0xFFFF;
 8001610:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001614:	823b      	strh	r3, [r7, #16]
#endif /* FLASH_WRP2_WRP2 */
#if defined(FLASH_WRP3_WRP3)
  uint16_t WRP3_Data = 0xFFFF;
 8001616:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800161a:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP(WriteProtectPage));
    
  /* Get current write protected pages and the new pages to be protected ******/
  WriteProtectPage = (uint32_t)(~((~FLASH_OB_GetWRP()) | WriteProtectPage));
 800161c:	f000 f9ea 	bl	80019f4 <FLASH_OB_GetWRP>
 8001620:	4602      	mov	r2, r0
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	43db      	mvns	r3, r3
 8001626:	4013      	ands	r3, r2
 8001628:	607b      	str	r3, [r7, #4]
  
#if defined(OB_WRP_PAGES0TO15MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
#elif defined(OB_WRP_PAGES0TO31MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO31MASK);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	b29b      	uxth	r3, r3
 800162e:	b2db      	uxtb	r3, r3
 8001630:	82bb      	strh	r3, [r7, #20]
#endif /* OB_WRP_PAGES0TO31MASK */
  
#if defined(OB_WRP_PAGES16TO31MASK)
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES16TO31MASK) >> 8U);
#elif defined(OB_WRP_PAGES32TO63MASK)
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO63MASK) >> 8U);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	0a1b      	lsrs	r3, r3, #8
 8001636:	b29b      	uxth	r3, r3
 8001638:	b2db      	uxtb	r3, r3
 800163a:	827b      	strh	r3, [r7, #18]
#endif /* OB_WRP_PAGES32TO63MASK */
 
#if defined(OB_WRP_PAGES64TO95MASK)
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES64TO95MASK) >> 16U);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	0c1b      	lsrs	r3, r3, #16
 8001640:	b29b      	uxth	r3, r3
 8001642:	b2db      	uxtb	r3, r3
 8001644:	823b      	strh	r3, [r7, #16]
#if defined(OB_WRP_PAGES32TO47MASK)
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO47MASK) >> 16U);
#endif /* OB_WRP_PAGES32TO47MASK */

#if defined(OB_WRP_PAGES96TO127MASK)
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES96TO127MASK) >> 24U); 
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	0e1b      	lsrs	r3, r3, #24
 800164a:	81fb      	strh	r3, [r7, #14]
#elif defined(OB_WRP_PAGES48TO127MASK)
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO127MASK) >> 24U); 
#endif /* OB_WRP_PAGES96TO127MASK */
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800164c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001650:	f7ff fdda 	bl	8001208 <FLASH_WaitForLastOperation>
 8001654:	4603      	mov	r3, r0
 8001656:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8001658:	7dfb      	ldrb	r3, [r7, #23]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d162      	bne.n	8001724 <FLASH_OB_EnableWRP+0x12c>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800165e:	4b34      	ldr	r3, [pc, #208]	; (8001730 <FLASH_OB_EnableWRP+0x138>)
 8001660:	2200      	movs	r2, #0
 8001662:	61da      	str	r2, [r3, #28]

    /* To be able to write again option byte, need to perform a option byte erase */
    status = HAL_FLASHEx_OBErase();
 8001664:	f7ff fed2 	bl	800140c <HAL_FLASHEx_OBErase>
 8001668:	4603      	mov	r3, r0
 800166a:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)  
 800166c:	7dfb      	ldrb	r3, [r7, #23]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d158      	bne.n	8001724 <FLASH_OB_EnableWRP+0x12c>
    {
      /* Enable write protection */
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001672:	4b30      	ldr	r3, [pc, #192]	; (8001734 <FLASH_OB_EnableWRP+0x13c>)
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	4a2f      	ldr	r2, [pc, #188]	; (8001734 <FLASH_OB_EnableWRP+0x13c>)
 8001678:	f043 0310 	orr.w	r3, r3, #16
 800167c:	6113      	str	r3, [r2, #16]

#if defined(FLASH_WRP0_WRP0)
      if(WRP0_Data != 0xFFU)
 800167e:	8abb      	ldrh	r3, [r7, #20]
 8001680:	2bff      	cmp	r3, #255	; 0xff
 8001682:	d00d      	beq.n	80016a0 <FLASH_OB_EnableWRP+0xa8>
      {
        OB->WRP0 &= WRP0_Data;
 8001684:	4b2c      	ldr	r3, [pc, #176]	; (8001738 <FLASH_OB_EnableWRP+0x140>)
 8001686:	891b      	ldrh	r3, [r3, #8]
 8001688:	b29a      	uxth	r2, r3
 800168a:	492b      	ldr	r1, [pc, #172]	; (8001738 <FLASH_OB_EnableWRP+0x140>)
 800168c:	8abb      	ldrh	r3, [r7, #20]
 800168e:	4013      	ands	r3, r2
 8001690:	b29b      	uxth	r3, r3
 8001692:	810b      	strh	r3, [r1, #8]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001694:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001698:	f7ff fdb6 	bl	8001208 <FLASH_WaitForLastOperation>
 800169c:	4603      	mov	r3, r0
 800169e:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP0_WRP0 */

#if defined(FLASH_WRP1_WRP1)
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 80016a0:	7dfb      	ldrb	r3, [r7, #23]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d110      	bne.n	80016c8 <FLASH_OB_EnableWRP+0xd0>
 80016a6:	8a7b      	ldrh	r3, [r7, #18]
 80016a8:	2bff      	cmp	r3, #255	; 0xff
 80016aa:	d00d      	beq.n	80016c8 <FLASH_OB_EnableWRP+0xd0>
      {
        OB->WRP1 &= WRP1_Data;
 80016ac:	4b22      	ldr	r3, [pc, #136]	; (8001738 <FLASH_OB_EnableWRP+0x140>)
 80016ae:	895b      	ldrh	r3, [r3, #10]
 80016b0:	b29a      	uxth	r2, r3
 80016b2:	4921      	ldr	r1, [pc, #132]	; (8001738 <FLASH_OB_EnableWRP+0x140>)
 80016b4:	8a7b      	ldrh	r3, [r7, #18]
 80016b6:	4013      	ands	r3, r2
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	814b      	strh	r3, [r1, #10]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80016bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80016c0:	f7ff fda2 	bl	8001208 <FLASH_WaitForLastOperation>
 80016c4:	4603      	mov	r3, r0
 80016c6:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP1_WRP1 */

#if defined(FLASH_WRP2_WRP2)
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 80016c8:	7dfb      	ldrb	r3, [r7, #23]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d110      	bne.n	80016f0 <FLASH_OB_EnableWRP+0xf8>
 80016ce:	8a3b      	ldrh	r3, [r7, #16]
 80016d0:	2bff      	cmp	r3, #255	; 0xff
 80016d2:	d00d      	beq.n	80016f0 <FLASH_OB_EnableWRP+0xf8>
      {
        OB->WRP2 &= WRP2_Data;
 80016d4:	4b18      	ldr	r3, [pc, #96]	; (8001738 <FLASH_OB_EnableWRP+0x140>)
 80016d6:	899b      	ldrh	r3, [r3, #12]
 80016d8:	b29a      	uxth	r2, r3
 80016da:	4917      	ldr	r1, [pc, #92]	; (8001738 <FLASH_OB_EnableWRP+0x140>)
 80016dc:	8a3b      	ldrh	r3, [r7, #16]
 80016de:	4013      	ands	r3, r2
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	818b      	strh	r3, [r1, #12]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80016e4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80016e8:	f7ff fd8e 	bl	8001208 <FLASH_WaitForLastOperation>
 80016ec:	4603      	mov	r3, r0
 80016ee:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP2_WRP2 */

#if defined(FLASH_WRP3_WRP3)
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 80016f0:	7dfb      	ldrb	r3, [r7, #23]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d110      	bne.n	8001718 <FLASH_OB_EnableWRP+0x120>
 80016f6:	89fb      	ldrh	r3, [r7, #14]
 80016f8:	2bff      	cmp	r3, #255	; 0xff
 80016fa:	d00d      	beq.n	8001718 <FLASH_OB_EnableWRP+0x120>
      {
        OB->WRP3 &= WRP3_Data;
 80016fc:	4b0e      	ldr	r3, [pc, #56]	; (8001738 <FLASH_OB_EnableWRP+0x140>)
 80016fe:	89db      	ldrh	r3, [r3, #14]
 8001700:	b29a      	uxth	r2, r3
 8001702:	490d      	ldr	r1, [pc, #52]	; (8001738 <FLASH_OB_EnableWRP+0x140>)
 8001704:	89fb      	ldrh	r3, [r7, #14]
 8001706:	4013      	ands	r3, r2
 8001708:	b29b      	uxth	r3, r3
 800170a:	81cb      	strh	r3, [r1, #14]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800170c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001710:	f7ff fd7a 	bl	8001208 <FLASH_WaitForLastOperation>
 8001714:	4603      	mov	r3, r0
 8001716:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP3_WRP3 */

      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001718:	4b06      	ldr	r3, [pc, #24]	; (8001734 <FLASH_OB_EnableWRP+0x13c>)
 800171a:	691b      	ldr	r3, [r3, #16]
 800171c:	4a05      	ldr	r2, [pc, #20]	; (8001734 <FLASH_OB_EnableWRP+0x13c>)
 800171e:	f023 0310 	bic.w	r3, r3, #16
 8001722:	6113      	str	r3, [r2, #16]
    }
  }
  
  return status;
 8001724:	7dfb      	ldrb	r3, [r7, #23]
}
 8001726:	4618      	mov	r0, r3
 8001728:	3718      	adds	r7, #24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	20000178 	.word	0x20000178
 8001734:	40022000 	.word	0x40022000
 8001738:	1ffff800 	.word	0x1ffff800

0800173c <FLASH_OB_DisableWRP>:
  * @param  WriteProtectPage specifies the page(s) to be write unprotected.
  *         The value of this parameter depend on device used within the same series 
  * @retval HAL status 
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WriteProtectPage)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001744:	2300      	movs	r3, #0
 8001746:	75fb      	strb	r3, [r7, #23]
  uint16_t WRP0_Data = 0xFFFF;
 8001748:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800174c:	82bb      	strh	r3, [r7, #20]
#if defined(FLASH_WRP1_WRP1)
  uint16_t WRP1_Data = 0xFFFF;
 800174e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001752:	827b      	strh	r3, [r7, #18]
#endif /* FLASH_WRP1_WRP1 */
#if defined(FLASH_WRP2_WRP2)
  uint16_t WRP2_Data = 0xFFFF;
 8001754:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001758:	823b      	strh	r3, [r7, #16]
#endif /* FLASH_WRP2_WRP2 */
#if defined(FLASH_WRP3_WRP3)
  uint16_t WRP3_Data = 0xFFFF;
 800175a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800175e:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP(WriteProtectPage));

  /* Get current write protected pages and the new pages to be unprotected ******/
  WriteProtectPage = (FLASH_OB_GetWRP() | WriteProtectPage);
 8001760:	f000 f948 	bl	80019f4 <FLASH_OB_GetWRP>
 8001764:	4602      	mov	r2, r0
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4313      	orrs	r3, r2
 800176a:	607b      	str	r3, [r7, #4]

#if defined(OB_WRP_PAGES0TO15MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
#elif defined(OB_WRP_PAGES0TO31MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO31MASK);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	b29b      	uxth	r3, r3
 8001770:	b2db      	uxtb	r3, r3
 8001772:	82bb      	strh	r3, [r7, #20]
#endif /* OB_WRP_PAGES0TO31MASK */
  
#if defined(OB_WRP_PAGES16TO31MASK)
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES16TO31MASK) >> 8U);
#elif defined(OB_WRP_PAGES32TO63MASK)
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO63MASK) >> 8U);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	0a1b      	lsrs	r3, r3, #8
 8001778:	b29b      	uxth	r3, r3
 800177a:	b2db      	uxtb	r3, r3
 800177c:	827b      	strh	r3, [r7, #18]
#endif /* OB_WRP_PAGES32TO63MASK */
 
#if defined(OB_WRP_PAGES64TO95MASK)
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES64TO95MASK) >> 16U);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	0c1b      	lsrs	r3, r3, #16
 8001782:	b29b      	uxth	r3, r3
 8001784:	b2db      	uxtb	r3, r3
 8001786:	823b      	strh	r3, [r7, #16]
#if defined(OB_WRP_PAGES32TO47MASK)
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO47MASK) >> 16U);
#endif /* OB_WRP_PAGES32TO47MASK */

#if defined(OB_WRP_PAGES96TO127MASK)
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES96TO127MASK) >> 24U); 
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	0e1b      	lsrs	r3, r3, #24
 800178c:	81fb      	strh	r3, [r7, #14]
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO127MASK) >> 24U); 
#endif /* OB_WRP_PAGES96TO127MASK */

    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800178e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001792:	f7ff fd39 	bl	8001208 <FLASH_WaitForLastOperation>
 8001796:	4603      	mov	r3, r0
 8001798:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800179a:	7dfb      	ldrb	r3, [r7, #23]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d162      	bne.n	8001866 <FLASH_OB_DisableWRP+0x12a>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80017a0:	4b33      	ldr	r3, [pc, #204]	; (8001870 <FLASH_OB_DisableWRP+0x134>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	61da      	str	r2, [r3, #28]

    /* To be able to write again option byte, need to perform a option byte erase */
    status = HAL_FLASHEx_OBErase();
 80017a6:	f7ff fe31 	bl	800140c <HAL_FLASHEx_OBErase>
 80017aa:	4603      	mov	r3, r0
 80017ac:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)  
 80017ae:	7dfb      	ldrb	r3, [r7, #23]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d158      	bne.n	8001866 <FLASH_OB_DisableWRP+0x12a>
    {
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80017b4:	4b2f      	ldr	r3, [pc, #188]	; (8001874 <FLASH_OB_DisableWRP+0x138>)
 80017b6:	691b      	ldr	r3, [r3, #16]
 80017b8:	4a2e      	ldr	r2, [pc, #184]	; (8001874 <FLASH_OB_DisableWRP+0x138>)
 80017ba:	f043 0310 	orr.w	r3, r3, #16
 80017be:	6113      	str	r3, [r2, #16]

#if defined(FLASH_WRP0_WRP0)
      if(WRP0_Data != 0xFFU)
 80017c0:	8abb      	ldrh	r3, [r7, #20]
 80017c2:	2bff      	cmp	r3, #255	; 0xff
 80017c4:	d00d      	beq.n	80017e2 <FLASH_OB_DisableWRP+0xa6>
      {
        OB->WRP0 |= WRP0_Data;
 80017c6:	4b2c      	ldr	r3, [pc, #176]	; (8001878 <FLASH_OB_DisableWRP+0x13c>)
 80017c8:	891b      	ldrh	r3, [r3, #8]
 80017ca:	b29a      	uxth	r2, r3
 80017cc:	492a      	ldr	r1, [pc, #168]	; (8001878 <FLASH_OB_DisableWRP+0x13c>)
 80017ce:	8abb      	ldrh	r3, [r7, #20]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	810b      	strh	r3, [r1, #8]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017d6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017da:	f7ff fd15 	bl	8001208 <FLASH_WaitForLastOperation>
 80017de:	4603      	mov	r3, r0
 80017e0:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP0_WRP0 */

#if defined(FLASH_WRP1_WRP1)
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 80017e2:	7dfb      	ldrb	r3, [r7, #23]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d110      	bne.n	800180a <FLASH_OB_DisableWRP+0xce>
 80017e8:	8a7b      	ldrh	r3, [r7, #18]
 80017ea:	2bff      	cmp	r3, #255	; 0xff
 80017ec:	d00d      	beq.n	800180a <FLASH_OB_DisableWRP+0xce>
      {
        OB->WRP1 |= WRP1_Data;
 80017ee:	4b22      	ldr	r3, [pc, #136]	; (8001878 <FLASH_OB_DisableWRP+0x13c>)
 80017f0:	895b      	ldrh	r3, [r3, #10]
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	4920      	ldr	r1, [pc, #128]	; (8001878 <FLASH_OB_DisableWRP+0x13c>)
 80017f6:	8a7b      	ldrh	r3, [r7, #18]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	814b      	strh	r3, [r1, #10]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017fe:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001802:	f7ff fd01 	bl	8001208 <FLASH_WaitForLastOperation>
 8001806:	4603      	mov	r3, r0
 8001808:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP1_WRP1 */

#if defined(FLASH_WRP2_WRP2)
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 800180a:	7dfb      	ldrb	r3, [r7, #23]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d110      	bne.n	8001832 <FLASH_OB_DisableWRP+0xf6>
 8001810:	8a3b      	ldrh	r3, [r7, #16]
 8001812:	2bff      	cmp	r3, #255	; 0xff
 8001814:	d00d      	beq.n	8001832 <FLASH_OB_DisableWRP+0xf6>
      {
        OB->WRP2 |= WRP2_Data;
 8001816:	4b18      	ldr	r3, [pc, #96]	; (8001878 <FLASH_OB_DisableWRP+0x13c>)
 8001818:	899b      	ldrh	r3, [r3, #12]
 800181a:	b29a      	uxth	r2, r3
 800181c:	4916      	ldr	r1, [pc, #88]	; (8001878 <FLASH_OB_DisableWRP+0x13c>)
 800181e:	8a3b      	ldrh	r3, [r7, #16]
 8001820:	4313      	orrs	r3, r2
 8001822:	b29b      	uxth	r3, r3
 8001824:	818b      	strh	r3, [r1, #12]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001826:	f24c 3050 	movw	r0, #50000	; 0xc350
 800182a:	f7ff fced 	bl	8001208 <FLASH_WaitForLastOperation>
 800182e:	4603      	mov	r3, r0
 8001830:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP2_WRP2 */

#if defined(FLASH_WRP3_WRP3)
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 8001832:	7dfb      	ldrb	r3, [r7, #23]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d110      	bne.n	800185a <FLASH_OB_DisableWRP+0x11e>
 8001838:	89fb      	ldrh	r3, [r7, #14]
 800183a:	2bff      	cmp	r3, #255	; 0xff
 800183c:	d00d      	beq.n	800185a <FLASH_OB_DisableWRP+0x11e>
      {
        OB->WRP3 |= WRP3_Data;
 800183e:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <FLASH_OB_DisableWRP+0x13c>)
 8001840:	89db      	ldrh	r3, [r3, #14]
 8001842:	b29a      	uxth	r2, r3
 8001844:	490c      	ldr	r1, [pc, #48]	; (8001878 <FLASH_OB_DisableWRP+0x13c>)
 8001846:	89fb      	ldrh	r3, [r7, #14]
 8001848:	4313      	orrs	r3, r2
 800184a:	b29b      	uxth	r3, r3
 800184c:	81cb      	strh	r3, [r1, #14]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800184e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001852:	f7ff fcd9 	bl	8001208 <FLASH_WaitForLastOperation>
 8001856:	4603      	mov	r3, r0
 8001858:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP3_WRP3 */

      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 800185a:	4b06      	ldr	r3, [pc, #24]	; (8001874 <FLASH_OB_DisableWRP+0x138>)
 800185c:	691b      	ldr	r3, [r3, #16]
 800185e:	4a05      	ldr	r2, [pc, #20]	; (8001874 <FLASH_OB_DisableWRP+0x138>)
 8001860:	f023 0310 	bic.w	r3, r3, #16
 8001864:	6113      	str	r3, [r2, #16]
    }
  }
  return status;
 8001866:	7dfb      	ldrb	r3, [r7, #23]
}
 8001868:	4618      	mov	r0, r3
 800186a:	3718      	adds	r7, #24
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000178 	.word	0x20000178
 8001874:	40022000 	.word	0x40022000
 8001878:	1ffff800 	.word	0x1ffff800

0800187c <FLASH_OB_RDP_LevelConfig>:
  *            @arg @ref OB_RDP_LEVEL_0 No protection
  *            @arg @ref OB_RDP_LEVEL_1 Read protection of the memory
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t ReadProtectLevel)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001886:	2300      	movs	r3, #0
 8001888:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(ReadProtectLevel));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800188a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800188e:	f7ff fcbb 	bl	8001208 <FLASH_WaitForLastOperation>
 8001892:	4603      	mov	r3, r0
 8001894:	73fb      	strb	r3, [r7, #15]
  
  if(status == HAL_OK)
 8001896:	7bfb      	ldrb	r3, [r7, #15]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d133      	bne.n	8001904 <FLASH_OB_RDP_LevelConfig+0x88>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800189c:	4b1c      	ldr	r3, [pc, #112]	; (8001910 <FLASH_OB_RDP_LevelConfig+0x94>)
 800189e:	2200      	movs	r2, #0
 80018a0:	61da      	str	r2, [r3, #28]
    
    /* If the previous operation is completed, proceed to erase the option bytes */
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 80018a2:	4b1c      	ldr	r3, [pc, #112]	; (8001914 <FLASH_OB_RDP_LevelConfig+0x98>)
 80018a4:	691b      	ldr	r3, [r3, #16]
 80018a6:	4a1b      	ldr	r2, [pc, #108]	; (8001914 <FLASH_OB_RDP_LevelConfig+0x98>)
 80018a8:	f043 0320 	orr.w	r3, r3, #32
 80018ac:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80018ae:	4b19      	ldr	r3, [pc, #100]	; (8001914 <FLASH_OB_RDP_LevelConfig+0x98>)
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	4a18      	ldr	r2, [pc, #96]	; (8001914 <FLASH_OB_RDP_LevelConfig+0x98>)
 80018b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018b8:	6113      	str	r3, [r2, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018ba:	f24c 3050 	movw	r0, #50000	; 0xc350
 80018be:	f7ff fca3 	bl	8001208 <FLASH_WaitForLastOperation>
 80018c2:	4603      	mov	r3, r0
 80018c4:	73fb      	strb	r3, [r7, #15]

    /* If the erase operation is completed, disable the OPTER Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 80018c6:	4b13      	ldr	r3, [pc, #76]	; (8001914 <FLASH_OB_RDP_LevelConfig+0x98>)
 80018c8:	691b      	ldr	r3, [r3, #16]
 80018ca:	4a12      	ldr	r2, [pc, #72]	; (8001914 <FLASH_OB_RDP_LevelConfig+0x98>)
 80018cc:	f023 0320 	bic.w	r3, r3, #32
 80018d0:	6113      	str	r3, [r2, #16]

    if(status == HAL_OK)
 80018d2:	7bfb      	ldrb	r3, [r7, #15]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d115      	bne.n	8001904 <FLASH_OB_RDP_LevelConfig+0x88>
    {
      /* Enable the Option Bytes Programming operation */
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80018d8:	4b0e      	ldr	r3, [pc, #56]	; (8001914 <FLASH_OB_RDP_LevelConfig+0x98>)
 80018da:	691b      	ldr	r3, [r3, #16]
 80018dc:	4a0d      	ldr	r2, [pc, #52]	; (8001914 <FLASH_OB_RDP_LevelConfig+0x98>)
 80018de:	f043 0310 	orr.w	r3, r3, #16
 80018e2:	6113      	str	r3, [r2, #16]
      
      WRITE_REG(OB->RDP, ReadProtectLevel);
 80018e4:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <FLASH_OB_RDP_LevelConfig+0x9c>)
 80018e6:	79fa      	ldrb	r2, [r7, #7]
 80018e8:	b292      	uxth	r2, r2
 80018ea:	801a      	strh	r2, [r3, #0]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); 
 80018ec:	f24c 3050 	movw	r0, #50000	; 0xc350
 80018f0:	f7ff fc8a 	bl	8001208 <FLASH_WaitForLastOperation>
 80018f4:	4603      	mov	r3, r0
 80018f6:	73fb      	strb	r3, [r7, #15]
      
      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80018f8:	4b06      	ldr	r3, [pc, #24]	; (8001914 <FLASH_OB_RDP_LevelConfig+0x98>)
 80018fa:	691b      	ldr	r3, [r3, #16]
 80018fc:	4a05      	ldr	r2, [pc, #20]	; (8001914 <FLASH_OB_RDP_LevelConfig+0x98>)
 80018fe:	f023 0310 	bic.w	r3, r3, #16
 8001902:	6113      	str	r3, [r2, #16]
    }
  }
  
  return status;
 8001904:	7bfb      	ldrb	r3, [r7, #15]
}
 8001906:	4618      	mov	r0, r3
 8001908:	3710      	adds	r7, #16
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	20000178 	.word	0x20000178
 8001914:	40022000 	.word	0x40022000
 8001918:	1ffff800 	.word	0x1ffff800

0800191c <FLASH_OB_UserConfig>:
  *         FLASH_OBR_nRST_STOP(Bit3),FLASH_OBR_nRST_STDBY(Bit4).
  *         And BFBF2(Bit5) for STM32F101xG and STM32F103xG . 
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t UserConfig)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001926:	2300      	movs	r3, #0
 8001928:	73fb      	strb	r3, [r7, #15]
#if defined(FLASH_BANK2_END)
  assert_param(IS_OB_BOOT1((UserConfig&OB_BOOT1_SET)));
#endif /* FLASH_BANK2_END */

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800192a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800192e:	f7ff fc6b 	bl	8001208 <FLASH_WaitForLastOperation>
 8001932:	4603      	mov	r3, r0
 8001934:	73fb      	strb	r3, [r7, #15]
  
  if(status == HAL_OK)
 8001936:	7bfb      	ldrb	r3, [r7, #15]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d11b      	bne.n	8001974 <FLASH_OB_UserConfig+0x58>
  {     
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800193c:	4b10      	ldr	r3, [pc, #64]	; (8001980 <FLASH_OB_UserConfig+0x64>)
 800193e:	2200      	movs	r2, #0
 8001940:	61da      	str	r2, [r3, #28]

    /* Enable the Option Bytes Programming operation */
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8001942:	4b10      	ldr	r3, [pc, #64]	; (8001984 <FLASH_OB_UserConfig+0x68>)
 8001944:	691b      	ldr	r3, [r3, #16]
 8001946:	4a0f      	ldr	r2, [pc, #60]	; (8001984 <FLASH_OB_UserConfig+0x68>)
 8001948:	f043 0310 	orr.w	r3, r3, #16
 800194c:	6113      	str	r3, [r2, #16]
 
#if defined(FLASH_BANK2_END)
    OB->USER = (UserConfig | 0xF0U);
#else
    OB->USER = (UserConfig | 0x88U);
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	f063 0377 	orn	r3, r3, #119	; 0x77
 8001954:	b2da      	uxtb	r2, r3
 8001956:	4b0c      	ldr	r3, [pc, #48]	; (8001988 <FLASH_OB_UserConfig+0x6c>)
 8001958:	b292      	uxth	r2, r2
 800195a:	805a      	strh	r2, [r3, #2]
#endif /* FLASH_BANK2_END */

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800195c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001960:	f7ff fc52 	bl	8001208 <FLASH_WaitForLastOperation>
 8001964:	4603      	mov	r3, r0
 8001966:	73fb      	strb	r3, [r7, #15]

    /* if the program operation is completed, disable the OPTPG Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001968:	4b06      	ldr	r3, [pc, #24]	; (8001984 <FLASH_OB_UserConfig+0x68>)
 800196a:	691b      	ldr	r3, [r3, #16]
 800196c:	4a05      	ldr	r2, [pc, #20]	; (8001984 <FLASH_OB_UserConfig+0x68>)
 800196e:	f023 0310 	bic.w	r3, r3, #16
 8001972:	6113      	str	r3, [r2, #16]
  }
  
  return status; 
 8001974:	7bfb      	ldrb	r3, [r7, #15]
}
 8001976:	4618      	mov	r0, r3
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	20000178 	.word	0x20000178
 8001984:	40022000 	.word	0x40022000
 8001988:	1ffff800 	.word	0x1ffff800

0800198c <FLASH_OB_ProgramData>:
  *         This parameter can be 0x1FFFF804 or 0x1FFFF806. 
  * @param  Data specifies the data to be programmed.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_ProgramData(uint32_t Address, uint8_t Data)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	460b      	mov	r3, r1
 8001996:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800199c:	f24c 3050 	movw	r0, #50000	; 0xc350
 80019a0:	f7ff fc32 	bl	8001208 <FLASH_WaitForLastOperation>
 80019a4:	4603      	mov	r3, r0
 80019a6:	73fb      	strb	r3, [r7, #15]
  
  if(status == HAL_OK)
 80019a8:	7bfb      	ldrb	r3, [r7, #15]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d118      	bne.n	80019e0 <FLASH_OB_ProgramData+0x54>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80019ae:	4b0f      	ldr	r3, [pc, #60]	; (80019ec <FLASH_OB_ProgramData+0x60>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	61da      	str	r2, [r3, #28]

    /* Enables the Option Bytes Programming operation */
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 80019b4:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <FLASH_OB_ProgramData+0x64>)
 80019b6:	691b      	ldr	r3, [r3, #16]
 80019b8:	4a0d      	ldr	r2, [pc, #52]	; (80019f0 <FLASH_OB_ProgramData+0x64>)
 80019ba:	f043 0310 	orr.w	r3, r3, #16
 80019be:	6113      	str	r3, [r2, #16]
    *(__IO uint16_t*)Address = Data;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	78fa      	ldrb	r2, [r7, #3]
 80019c4:	b292      	uxth	r2, r2
 80019c6:	801a      	strh	r2, [r3, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80019cc:	f7ff fc1c 	bl	8001208 <FLASH_WaitForLastOperation>
 80019d0:	4603      	mov	r3, r0
 80019d2:	73fb      	strb	r3, [r7, #15]
    
    /* If the program operation is completed, disable the OPTPG Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80019d4:	4b06      	ldr	r3, [pc, #24]	; (80019f0 <FLASH_OB_ProgramData+0x64>)
 80019d6:	691b      	ldr	r3, [r3, #16]
 80019d8:	4a05      	ldr	r2, [pc, #20]	; (80019f0 <FLASH_OB_ProgramData+0x64>)
 80019da:	f023 0310 	bic.w	r3, r3, #16
 80019de:	6113      	str	r3, [r2, #16]
  }
  /* Return the Option Byte Data Program Status */
  return status;
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000178 	.word	0x20000178
 80019f0:	40022000 	.word	0x40022000

080019f4 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval The FLASH Write Protection Option Bytes value
  */
static uint32_t FLASH_OB_GetWRP(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (uint32_t)(READ_REG(FLASH->WRPR));
 80019f8:	4b02      	ldr	r3, [pc, #8]	; (8001a04 <FLASH_OB_GetWRP+0x10>)
 80019fa:	6a1b      	ldr	r3, [r3, #32]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr
 8001a04:	40022000 	.word	0x40022000

08001a08 <FLASH_OB_GetRDP>:
  *         This parameter can be one of the following values:
  *            @arg @ref OB_RDP_LEVEL_0 No protection
  *            @arg @ref OB_RDP_LEVEL_1 Read protection of the memory
  */
static uint32_t FLASH_OB_GetRDP(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
  uint32_t readstatus = OB_RDP_LEVEL_0;
 8001a0e:	23a5      	movs	r3, #165	; 0xa5
 8001a10:	607b      	str	r3, [r7, #4]
  uint32_t tmp_reg = 0U;
 8001a12:	2300      	movs	r3, #0
 8001a14:	603b      	str	r3, [r7, #0]
  
  /* Read RDP level bits */
  tmp_reg = READ_BIT(FLASH->OBR, FLASH_OBR_RDPRT);
 8001a16:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <FLASH_OB_GetRDP+0x34>)
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	603b      	str	r3, [r7, #0]

  if (tmp_reg == FLASH_OBR_RDPRT)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d102      	bne.n	8001a2c <FLASH_OB_GetRDP+0x24>
  {
    readstatus = OB_RDP_LEVEL_1;
 8001a26:	2300      	movs	r3, #0
 8001a28:	607b      	str	r3, [r7, #4]
 8001a2a:	e001      	b.n	8001a30 <FLASH_OB_GetRDP+0x28>
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_0;
 8001a2c:	23a5      	movs	r3, #165	; 0xa5
 8001a2e:	607b      	str	r3, [r7, #4]
  }

  return readstatus;
 8001a30:	687b      	ldr	r3, [r7, #4]
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bc80      	pop	{r7}
 8001a3a:	4770      	bx	lr
 8001a3c:	40022000 	.word	0x40022000

08001a40 <FLASH_OB_GetUser>:
  * @retval The FLASH User Option Bytes values: FLASH_OBR_IWDG_SW(Bit2), 
  *         FLASH_OBR_nRST_STOP(Bit3),FLASH_OBR_nRST_STDBY(Bit4).
  *         And FLASH_OBR_BFB2(Bit5) for STM32F101xG and STM32F103xG . 
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return (uint8_t)((READ_REG(FLASH->OBR) & FLASH_OBR_USER) >> FLASH_POSITION_IWDGSW_BIT);
 8001a44:	4b05      	ldr	r3, [pc, #20]	; (8001a5c <FLASH_OB_GetUser+0x1c>)
 8001a46:	69db      	ldr	r3, [r3, #28]
 8001a48:	089b      	lsrs	r3, r3, #2
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	f003 0307 	and.w	r3, r3, #7
 8001a50:	b2db      	uxtb	r3, r3
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bc80      	pop	{r7}
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	40022000 	.word	0x40022000

08001a60 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001a68:	4b0b      	ldr	r3, [pc, #44]	; (8001a98 <FLASH_PageErase+0x38>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001a6e:	4b0b      	ldr	r3, [pc, #44]	; (8001a9c <FLASH_PageErase+0x3c>)
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	4a0a      	ldr	r2, [pc, #40]	; (8001a9c <FLASH_PageErase+0x3c>)
 8001a74:	f043 0302 	orr.w	r3, r3, #2
 8001a78:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001a7a:	4a08      	ldr	r2, [pc, #32]	; (8001a9c <FLASH_PageErase+0x3c>)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001a80:	4b06      	ldr	r3, [pc, #24]	; (8001a9c <FLASH_PageErase+0x3c>)
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	4a05      	ldr	r2, [pc, #20]	; (8001a9c <FLASH_PageErase+0x3c>)
 8001a86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a8a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc80      	pop	{r7}
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	20000178 	.word	0x20000178
 8001a9c:	40022000 	.word	0x40022000

08001aa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b08b      	sub	sp, #44	; 0x2c
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ab2:	e169      	b.n	8001d88 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	69fa      	ldr	r2, [r7, #28]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	f040 8158 	bne.w	8001d82 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	4a9a      	ldr	r2, [pc, #616]	; (8001d40 <HAL_GPIO_Init+0x2a0>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d05e      	beq.n	8001b9a <HAL_GPIO_Init+0xfa>
 8001adc:	4a98      	ldr	r2, [pc, #608]	; (8001d40 <HAL_GPIO_Init+0x2a0>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d875      	bhi.n	8001bce <HAL_GPIO_Init+0x12e>
 8001ae2:	4a98      	ldr	r2, [pc, #608]	; (8001d44 <HAL_GPIO_Init+0x2a4>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d058      	beq.n	8001b9a <HAL_GPIO_Init+0xfa>
 8001ae8:	4a96      	ldr	r2, [pc, #600]	; (8001d44 <HAL_GPIO_Init+0x2a4>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d86f      	bhi.n	8001bce <HAL_GPIO_Init+0x12e>
 8001aee:	4a96      	ldr	r2, [pc, #600]	; (8001d48 <HAL_GPIO_Init+0x2a8>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d052      	beq.n	8001b9a <HAL_GPIO_Init+0xfa>
 8001af4:	4a94      	ldr	r2, [pc, #592]	; (8001d48 <HAL_GPIO_Init+0x2a8>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d869      	bhi.n	8001bce <HAL_GPIO_Init+0x12e>
 8001afa:	4a94      	ldr	r2, [pc, #592]	; (8001d4c <HAL_GPIO_Init+0x2ac>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d04c      	beq.n	8001b9a <HAL_GPIO_Init+0xfa>
 8001b00:	4a92      	ldr	r2, [pc, #584]	; (8001d4c <HAL_GPIO_Init+0x2ac>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d863      	bhi.n	8001bce <HAL_GPIO_Init+0x12e>
 8001b06:	4a92      	ldr	r2, [pc, #584]	; (8001d50 <HAL_GPIO_Init+0x2b0>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d046      	beq.n	8001b9a <HAL_GPIO_Init+0xfa>
 8001b0c:	4a90      	ldr	r2, [pc, #576]	; (8001d50 <HAL_GPIO_Init+0x2b0>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d85d      	bhi.n	8001bce <HAL_GPIO_Init+0x12e>
 8001b12:	2b12      	cmp	r3, #18
 8001b14:	d82a      	bhi.n	8001b6c <HAL_GPIO_Init+0xcc>
 8001b16:	2b12      	cmp	r3, #18
 8001b18:	d859      	bhi.n	8001bce <HAL_GPIO_Init+0x12e>
 8001b1a:	a201      	add	r2, pc, #4	; (adr r2, 8001b20 <HAL_GPIO_Init+0x80>)
 8001b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b20:	08001b9b 	.word	0x08001b9b
 8001b24:	08001b75 	.word	0x08001b75
 8001b28:	08001b87 	.word	0x08001b87
 8001b2c:	08001bc9 	.word	0x08001bc9
 8001b30:	08001bcf 	.word	0x08001bcf
 8001b34:	08001bcf 	.word	0x08001bcf
 8001b38:	08001bcf 	.word	0x08001bcf
 8001b3c:	08001bcf 	.word	0x08001bcf
 8001b40:	08001bcf 	.word	0x08001bcf
 8001b44:	08001bcf 	.word	0x08001bcf
 8001b48:	08001bcf 	.word	0x08001bcf
 8001b4c:	08001bcf 	.word	0x08001bcf
 8001b50:	08001bcf 	.word	0x08001bcf
 8001b54:	08001bcf 	.word	0x08001bcf
 8001b58:	08001bcf 	.word	0x08001bcf
 8001b5c:	08001bcf 	.word	0x08001bcf
 8001b60:	08001bcf 	.word	0x08001bcf
 8001b64:	08001b7d 	.word	0x08001b7d
 8001b68:	08001b91 	.word	0x08001b91
 8001b6c:	4a79      	ldr	r2, [pc, #484]	; (8001d54 <HAL_GPIO_Init+0x2b4>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d013      	beq.n	8001b9a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b72:	e02c      	b.n	8001bce <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	623b      	str	r3, [r7, #32]
          break;
 8001b7a:	e029      	b.n	8001bd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	3304      	adds	r3, #4
 8001b82:	623b      	str	r3, [r7, #32]
          break;
 8001b84:	e024      	b.n	8001bd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	68db      	ldr	r3, [r3, #12]
 8001b8a:	3308      	adds	r3, #8
 8001b8c:	623b      	str	r3, [r7, #32]
          break;
 8001b8e:	e01f      	b.n	8001bd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	330c      	adds	r3, #12
 8001b96:	623b      	str	r3, [r7, #32]
          break;
 8001b98:	e01a      	b.n	8001bd0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d102      	bne.n	8001ba8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ba2:	2304      	movs	r3, #4
 8001ba4:	623b      	str	r3, [r7, #32]
          break;
 8001ba6:	e013      	b.n	8001bd0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d105      	bne.n	8001bbc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bb0:	2308      	movs	r3, #8
 8001bb2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	69fa      	ldr	r2, [r7, #28]
 8001bb8:	611a      	str	r2, [r3, #16]
          break;
 8001bba:	e009      	b.n	8001bd0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bbc:	2308      	movs	r3, #8
 8001bbe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	69fa      	ldr	r2, [r7, #28]
 8001bc4:	615a      	str	r2, [r3, #20]
          break;
 8001bc6:	e003      	b.n	8001bd0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	623b      	str	r3, [r7, #32]
          break;
 8001bcc:	e000      	b.n	8001bd0 <HAL_GPIO_Init+0x130>
          break;
 8001bce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	2bff      	cmp	r3, #255	; 0xff
 8001bd4:	d801      	bhi.n	8001bda <HAL_GPIO_Init+0x13a>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	e001      	b.n	8001bde <HAL_GPIO_Init+0x13e>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	3304      	adds	r3, #4
 8001bde:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	2bff      	cmp	r3, #255	; 0xff
 8001be4:	d802      	bhi.n	8001bec <HAL_GPIO_Init+0x14c>
 8001be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	e002      	b.n	8001bf2 <HAL_GPIO_Init+0x152>
 8001bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bee:	3b08      	subs	r3, #8
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	210f      	movs	r1, #15
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8001c00:	43db      	mvns	r3, r3
 8001c02:	401a      	ands	r2, r3
 8001c04:	6a39      	ldr	r1, [r7, #32]
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0c:	431a      	orrs	r2, r3
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	f000 80b1 	beq.w	8001d82 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c20:	4b4d      	ldr	r3, [pc, #308]	; (8001d58 <HAL_GPIO_Init+0x2b8>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	4a4c      	ldr	r2, [pc, #304]	; (8001d58 <HAL_GPIO_Init+0x2b8>)
 8001c26:	f043 0301 	orr.w	r3, r3, #1
 8001c2a:	6193      	str	r3, [r2, #24]
 8001c2c:	4b4a      	ldr	r3, [pc, #296]	; (8001d58 <HAL_GPIO_Init+0x2b8>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	f003 0301 	and.w	r3, r3, #1
 8001c34:	60bb      	str	r3, [r7, #8]
 8001c36:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c38:	4a48      	ldr	r2, [pc, #288]	; (8001d5c <HAL_GPIO_Init+0x2bc>)
 8001c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3c:	089b      	lsrs	r3, r3, #2
 8001c3e:	3302      	adds	r3, #2
 8001c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c44:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c48:	f003 0303 	and.w	r3, r3, #3
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	220f      	movs	r2, #15
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	43db      	mvns	r3, r3
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a40      	ldr	r2, [pc, #256]	; (8001d60 <HAL_GPIO_Init+0x2c0>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d013      	beq.n	8001c8c <HAL_GPIO_Init+0x1ec>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4a3f      	ldr	r2, [pc, #252]	; (8001d64 <HAL_GPIO_Init+0x2c4>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d00d      	beq.n	8001c88 <HAL_GPIO_Init+0x1e8>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4a3e      	ldr	r2, [pc, #248]	; (8001d68 <HAL_GPIO_Init+0x2c8>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d007      	beq.n	8001c84 <HAL_GPIO_Init+0x1e4>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	4a3d      	ldr	r2, [pc, #244]	; (8001d6c <HAL_GPIO_Init+0x2cc>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d101      	bne.n	8001c80 <HAL_GPIO_Init+0x1e0>
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e006      	b.n	8001c8e <HAL_GPIO_Init+0x1ee>
 8001c80:	2304      	movs	r3, #4
 8001c82:	e004      	b.n	8001c8e <HAL_GPIO_Init+0x1ee>
 8001c84:	2302      	movs	r3, #2
 8001c86:	e002      	b.n	8001c8e <HAL_GPIO_Init+0x1ee>
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e000      	b.n	8001c8e <HAL_GPIO_Init+0x1ee>
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c90:	f002 0203 	and.w	r2, r2, #3
 8001c94:	0092      	lsls	r2, r2, #2
 8001c96:	4093      	lsls	r3, r2
 8001c98:	68fa      	ldr	r2, [r7, #12]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c9e:	492f      	ldr	r1, [pc, #188]	; (8001d5c <HAL_GPIO_Init+0x2bc>)
 8001ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca2:	089b      	lsrs	r3, r3, #2
 8001ca4:	3302      	adds	r3, #2
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d006      	beq.n	8001cc6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cb8:	4b2d      	ldr	r3, [pc, #180]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001cba:	689a      	ldr	r2, [r3, #8]
 8001cbc:	492c      	ldr	r1, [pc, #176]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	608b      	str	r3, [r1, #8]
 8001cc4:	e006      	b.n	8001cd4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001cc6:	4b2a      	ldr	r3, [pc, #168]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001cc8:	689a      	ldr	r2, [r3, #8]
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	4928      	ldr	r1, [pc, #160]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d006      	beq.n	8001cee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ce0:	4b23      	ldr	r3, [pc, #140]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001ce2:	68da      	ldr	r2, [r3, #12]
 8001ce4:	4922      	ldr	r1, [pc, #136]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	60cb      	str	r3, [r1, #12]
 8001cec:	e006      	b.n	8001cfc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cee:	4b20      	ldr	r3, [pc, #128]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001cf0:	68da      	ldr	r2, [r3, #12]
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	491e      	ldr	r1, [pc, #120]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d006      	beq.n	8001d16 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d08:	4b19      	ldr	r3, [pc, #100]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001d0a:	685a      	ldr	r2, [r3, #4]
 8001d0c:	4918      	ldr	r1, [pc, #96]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	604b      	str	r3, [r1, #4]
 8001d14:	e006      	b.n	8001d24 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d16:	4b16      	ldr	r3, [pc, #88]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	4914      	ldr	r1, [pc, #80]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001d20:	4013      	ands	r3, r2
 8001d22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d021      	beq.n	8001d74 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d30:	4b0f      	ldr	r3, [pc, #60]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	490e      	ldr	r1, [pc, #56]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	600b      	str	r3, [r1, #0]
 8001d3c:	e021      	b.n	8001d82 <HAL_GPIO_Init+0x2e2>
 8001d3e:	bf00      	nop
 8001d40:	10320000 	.word	0x10320000
 8001d44:	10310000 	.word	0x10310000
 8001d48:	10220000 	.word	0x10220000
 8001d4c:	10210000 	.word	0x10210000
 8001d50:	10120000 	.word	0x10120000
 8001d54:	10110000 	.word	0x10110000
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	40010000 	.word	0x40010000
 8001d60:	40010800 	.word	0x40010800
 8001d64:	40010c00 	.word	0x40010c00
 8001d68:	40011000 	.word	0x40011000
 8001d6c:	40011400 	.word	0x40011400
 8001d70:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d74:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <HAL_GPIO_Init+0x304>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	4909      	ldr	r1, [pc, #36]	; (8001da4 <HAL_GPIO_Init+0x304>)
 8001d7e:	4013      	ands	r3, r2
 8001d80:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	3301      	adds	r3, #1
 8001d86:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	f47f ae8e 	bne.w	8001ab4 <HAL_GPIO_Init+0x14>
  }
}
 8001d98:	bf00      	nop
 8001d9a:	bf00      	nop
 8001d9c:	372c      	adds	r7, #44	; 0x2c
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr
 8001da4:	40010400 	.word	0x40010400

08001da8 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001dae:	f7fe ffe9 	bl	8000d84 <HAL_GetTick>
 8001db2:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001db4:	4b45      	ldr	r3, [pc, #276]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a44      	ldr	r2, [pc, #272]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001dba:	f043 0301 	orr.w	r3, r3, #1
 8001dbe:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001dc0:	e008      	b.n	8001dd4 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dc2:	f7fe ffdf 	bl	8000d84 <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e077      	b.n	8001ec4 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001dd4:	4b3d      	ldr	r3, [pc, #244]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0302 	and.w	r3, r3, #2
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d0f0      	beq.n	8001dc2 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 8001de0:	4b3a      	ldr	r3, [pc, #232]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001de8:	4a38      	ldr	r2, [pc, #224]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001dea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dee:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001df0:	f7fe ffc8 	bl	8000d84 <HAL_GetTick>
 8001df4:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8001df6:	4b35      	ldr	r3, [pc, #212]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	605a      	str	r2, [r3, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8001dfc:	e00a      	b.n	8001e14 <HAL_RCC_DeInit+0x6c>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dfe:	f7fe ffc1 	bl	8000d84 <HAL_GetTick>
 8001e02:	4602      	mov	r2, r0
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_DeInit+0x6c>
    {
      return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e057      	b.n	8001ec4 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8001e14:	4b2d      	ldr	r3, [pc, #180]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f003 030c 	and.w	r3, r3, #12
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d1ee      	bne.n	8001dfe <HAL_RCC_DeInit+0x56>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8001e20:	4b2b      	ldr	r3, [pc, #172]	; (8001ed0 <HAL_RCC_DeInit+0x128>)
 8001e22:	4a2c      	ldr	r2, [pc, #176]	; (8001ed4 <HAL_RCC_DeInit+0x12c>)
 8001e24:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e26:	4b2c      	ldr	r3, [pc, #176]	; (8001ed8 <HAL_RCC_DeInit+0x130>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7fe ff68 	bl	8000d00 <HAL_InitTick>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <HAL_RCC_DeInit+0x92>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e044      	b.n	8001ec4 <HAL_RCC_DeInit+0x11c>
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001e3a:	f7fe ffa3 	bl	8000d84 <HAL_GetTick>
 8001e3e:	6078      	str	r0, [r7, #4]

  /* Second step is to clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001e40:	4b22      	ldr	r3, [pc, #136]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a21      	ldr	r2, [pc, #132]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001e46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e4a:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_DeInit+0xb8>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e4e:	f7fe ff99 	bl	8000d84 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e031      	b.n	8001ec4 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001e60:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d1f0      	bne.n	8001e4e <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Ensure to reset PLLSRC and PLLMUL bits */
  CLEAR_REG(RCC->CFGR);
 8001e6c:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	605a      	str	r2, [r3, #4]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001e72:	f7fe ff87 	bl	8000d84 <HAL_GetTick>
 8001e76:	6078      	str	r0, [r7, #4]

  /* Reset HSEON & CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 8001e78:	4b14      	ldr	r3, [pc, #80]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a13      	ldr	r2, [pc, #76]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001e7e:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001e82:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001e84:	e008      	b.n	8001e98 <HAL_RCC_DeInit+0xf0>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e86:	f7fe ff7d 	bl	8000d84 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b64      	cmp	r3, #100	; 0x64
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_DeInit+0xf0>
    {
      return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e015      	b.n	8001ec4 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001e98:	4b0c      	ldr	r3, [pc, #48]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d1f0      	bne.n	8001e86 <HAL_RCC_DeInit+0xde>
    }
  }

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001ea4:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a08      	ldr	r2, [pc, #32]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001eaa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eae:	6013      	str	r3, [r2, #0]
  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
#endif /* RCC_CFGR2_PREDIV1 */

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8001eb0:	4b06      	ldr	r3, [pc, #24]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb4:	4a05      	ldr	r2, [pc, #20]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001eb6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001eba:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 8001ebc:	4b03      	ldr	r3, [pc, #12]	; (8001ecc <HAL_RCC_DeInit+0x124>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8001ec2:	2300      	movs	r3, #0
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	20000034 	.word	0x20000034
 8001ed4:	007a1200 	.word	0x007a1200
 8001ed8:	20000038 	.word	0x20000038

08001edc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e272      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f000 8087 	beq.w	800200a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001efc:	4b92      	ldr	r3, [pc, #584]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f003 030c 	and.w	r3, r3, #12
 8001f04:	2b04      	cmp	r3, #4
 8001f06:	d00c      	beq.n	8001f22 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f08:	4b8f      	ldr	r3, [pc, #572]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f003 030c 	and.w	r3, r3, #12
 8001f10:	2b08      	cmp	r3, #8
 8001f12:	d112      	bne.n	8001f3a <HAL_RCC_OscConfig+0x5e>
 8001f14:	4b8c      	ldr	r3, [pc, #560]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f20:	d10b      	bne.n	8001f3a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f22:	4b89      	ldr	r3, [pc, #548]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d06c      	beq.n	8002008 <HAL_RCC_OscConfig+0x12c>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d168      	bne.n	8002008 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e24c      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f42:	d106      	bne.n	8001f52 <HAL_RCC_OscConfig+0x76>
 8001f44:	4b80      	ldr	r3, [pc, #512]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a7f      	ldr	r2, [pc, #508]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f4e:	6013      	str	r3, [r2, #0]
 8001f50:	e02e      	b.n	8001fb0 <HAL_RCC_OscConfig+0xd4>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d10c      	bne.n	8001f74 <HAL_RCC_OscConfig+0x98>
 8001f5a:	4b7b      	ldr	r3, [pc, #492]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a7a      	ldr	r2, [pc, #488]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f64:	6013      	str	r3, [r2, #0]
 8001f66:	4b78      	ldr	r3, [pc, #480]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a77      	ldr	r2, [pc, #476]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f70:	6013      	str	r3, [r2, #0]
 8001f72:	e01d      	b.n	8001fb0 <HAL_RCC_OscConfig+0xd4>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f7c:	d10c      	bne.n	8001f98 <HAL_RCC_OscConfig+0xbc>
 8001f7e:	4b72      	ldr	r3, [pc, #456]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a71      	ldr	r2, [pc, #452]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f88:	6013      	str	r3, [r2, #0]
 8001f8a:	4b6f      	ldr	r3, [pc, #444]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a6e      	ldr	r2, [pc, #440]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f94:	6013      	str	r3, [r2, #0]
 8001f96:	e00b      	b.n	8001fb0 <HAL_RCC_OscConfig+0xd4>
 8001f98:	4b6b      	ldr	r3, [pc, #428]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a6a      	ldr	r2, [pc, #424]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001f9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fa2:	6013      	str	r3, [r2, #0]
 8001fa4:	4b68      	ldr	r3, [pc, #416]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a67      	ldr	r2, [pc, #412]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001faa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d013      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb8:	f7fe fee4 	bl	8000d84 <HAL_GetTick>
 8001fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fc0:	f7fe fee0 	bl	8000d84 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b64      	cmp	r3, #100	; 0x64
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e200      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fd2:	4b5d      	ldr	r3, [pc, #372]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d0f0      	beq.n	8001fc0 <HAL_RCC_OscConfig+0xe4>
 8001fde:	e014      	b.n	800200a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe0:	f7fe fed0 	bl	8000d84 <HAL_GetTick>
 8001fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fe6:	e008      	b.n	8001ffa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fe8:	f7fe fecc 	bl	8000d84 <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	2b64      	cmp	r3, #100	; 0x64
 8001ff4:	d901      	bls.n	8001ffa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e1ec      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ffa:	4b53      	ldr	r3, [pc, #332]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d1f0      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x10c>
 8002006:	e000      	b.n	800200a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002008:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d063      	beq.n	80020de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002016:	4b4c      	ldr	r3, [pc, #304]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	f003 030c 	and.w	r3, r3, #12
 800201e:	2b00      	cmp	r3, #0
 8002020:	d00b      	beq.n	800203a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002022:	4b49      	ldr	r3, [pc, #292]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f003 030c 	and.w	r3, r3, #12
 800202a:	2b08      	cmp	r3, #8
 800202c:	d11c      	bne.n	8002068 <HAL_RCC_OscConfig+0x18c>
 800202e:	4b46      	ldr	r3, [pc, #280]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d116      	bne.n	8002068 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800203a:	4b43      	ldr	r3, [pc, #268]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d005      	beq.n	8002052 <HAL_RCC_OscConfig+0x176>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	2b01      	cmp	r3, #1
 800204c:	d001      	beq.n	8002052 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e1c0      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002052:	4b3d      	ldr	r3, [pc, #244]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	695b      	ldr	r3, [r3, #20]
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	4939      	ldr	r1, [pc, #228]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8002062:	4313      	orrs	r3, r2
 8002064:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002066:	e03a      	b.n	80020de <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d020      	beq.n	80020b2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002070:	4b36      	ldr	r3, [pc, #216]	; (800214c <HAL_RCC_OscConfig+0x270>)
 8002072:	2201      	movs	r2, #1
 8002074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002076:	f7fe fe85 	bl	8000d84 <HAL_GetTick>
 800207a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800207c:	e008      	b.n	8002090 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800207e:	f7fe fe81 	bl	8000d84 <HAL_GetTick>
 8002082:	4602      	mov	r2, r0
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	2b02      	cmp	r3, #2
 800208a:	d901      	bls.n	8002090 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e1a1      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002090:	4b2d      	ldr	r3, [pc, #180]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d0f0      	beq.n	800207e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800209c:	4b2a      	ldr	r3, [pc, #168]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	695b      	ldr	r3, [r3, #20]
 80020a8:	00db      	lsls	r3, r3, #3
 80020aa:	4927      	ldr	r1, [pc, #156]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 80020ac:	4313      	orrs	r3, r2
 80020ae:	600b      	str	r3, [r1, #0]
 80020b0:	e015      	b.n	80020de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020b2:	4b26      	ldr	r3, [pc, #152]	; (800214c <HAL_RCC_OscConfig+0x270>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b8:	f7fe fe64 	bl	8000d84 <HAL_GetTick>
 80020bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020be:	e008      	b.n	80020d2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020c0:	f7fe fe60 	bl	8000d84 <HAL_GetTick>
 80020c4:	4602      	mov	r2, r0
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d901      	bls.n	80020d2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e180      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020d2:	4b1d      	ldr	r3, [pc, #116]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d1f0      	bne.n	80020c0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0308 	and.w	r3, r3, #8
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d03a      	beq.n	8002160 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	699b      	ldr	r3, [r3, #24]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d019      	beq.n	8002126 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020f2:	4b17      	ldr	r3, [pc, #92]	; (8002150 <HAL_RCC_OscConfig+0x274>)
 80020f4:	2201      	movs	r2, #1
 80020f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020f8:	f7fe fe44 	bl	8000d84 <HAL_GetTick>
 80020fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020fe:	e008      	b.n	8002112 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002100:	f7fe fe40 	bl	8000d84 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	2b02      	cmp	r3, #2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e160      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002112:	4b0d      	ldr	r3, [pc, #52]	; (8002148 <HAL_RCC_OscConfig+0x26c>)
 8002114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d0f0      	beq.n	8002100 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800211e:	2001      	movs	r0, #1
 8002120:	f000 face 	bl	80026c0 <RCC_Delay>
 8002124:	e01c      	b.n	8002160 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002126:	4b0a      	ldr	r3, [pc, #40]	; (8002150 <HAL_RCC_OscConfig+0x274>)
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800212c:	f7fe fe2a 	bl	8000d84 <HAL_GetTick>
 8002130:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002132:	e00f      	b.n	8002154 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002134:	f7fe fe26 	bl	8000d84 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b02      	cmp	r3, #2
 8002140:	d908      	bls.n	8002154 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e146      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
 8002146:	bf00      	nop
 8002148:	40021000 	.word	0x40021000
 800214c:	42420000 	.word	0x42420000
 8002150:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002154:	4b92      	ldr	r3, [pc, #584]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002158:	f003 0302 	and.w	r3, r3, #2
 800215c:	2b00      	cmp	r3, #0
 800215e:	d1e9      	bne.n	8002134 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 0304 	and.w	r3, r3, #4
 8002168:	2b00      	cmp	r3, #0
 800216a:	f000 80a6 	beq.w	80022ba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800216e:	2300      	movs	r3, #0
 8002170:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002172:	4b8b      	ldr	r3, [pc, #556]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d10d      	bne.n	800219a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800217e:	4b88      	ldr	r3, [pc, #544]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002180:	69db      	ldr	r3, [r3, #28]
 8002182:	4a87      	ldr	r2, [pc, #540]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002184:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002188:	61d3      	str	r3, [r2, #28]
 800218a:	4b85      	ldr	r3, [pc, #532]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 800218c:	69db      	ldr	r3, [r3, #28]
 800218e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002192:	60bb      	str	r3, [r7, #8]
 8002194:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002196:	2301      	movs	r3, #1
 8002198:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800219a:	4b82      	ldr	r3, [pc, #520]	; (80023a4 <HAL_RCC_OscConfig+0x4c8>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d118      	bne.n	80021d8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021a6:	4b7f      	ldr	r3, [pc, #508]	; (80023a4 <HAL_RCC_OscConfig+0x4c8>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a7e      	ldr	r2, [pc, #504]	; (80023a4 <HAL_RCC_OscConfig+0x4c8>)
 80021ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021b2:	f7fe fde7 	bl	8000d84 <HAL_GetTick>
 80021b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b8:	e008      	b.n	80021cc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ba:	f7fe fde3 	bl	8000d84 <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	2b64      	cmp	r3, #100	; 0x64
 80021c6:	d901      	bls.n	80021cc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021c8:	2303      	movs	r3, #3
 80021ca:	e103      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021cc:	4b75      	ldr	r3, [pc, #468]	; (80023a4 <HAL_RCC_OscConfig+0x4c8>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d0f0      	beq.n	80021ba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d106      	bne.n	80021ee <HAL_RCC_OscConfig+0x312>
 80021e0:	4b6f      	ldr	r3, [pc, #444]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 80021e2:	6a1b      	ldr	r3, [r3, #32]
 80021e4:	4a6e      	ldr	r2, [pc, #440]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 80021e6:	f043 0301 	orr.w	r3, r3, #1
 80021ea:	6213      	str	r3, [r2, #32]
 80021ec:	e02d      	b.n	800224a <HAL_RCC_OscConfig+0x36e>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d10c      	bne.n	8002210 <HAL_RCC_OscConfig+0x334>
 80021f6:	4b6a      	ldr	r3, [pc, #424]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 80021f8:	6a1b      	ldr	r3, [r3, #32]
 80021fa:	4a69      	ldr	r2, [pc, #420]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 80021fc:	f023 0301 	bic.w	r3, r3, #1
 8002200:	6213      	str	r3, [r2, #32]
 8002202:	4b67      	ldr	r3, [pc, #412]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002204:	6a1b      	ldr	r3, [r3, #32]
 8002206:	4a66      	ldr	r2, [pc, #408]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002208:	f023 0304 	bic.w	r3, r3, #4
 800220c:	6213      	str	r3, [r2, #32]
 800220e:	e01c      	b.n	800224a <HAL_RCC_OscConfig+0x36e>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	2b05      	cmp	r3, #5
 8002216:	d10c      	bne.n	8002232 <HAL_RCC_OscConfig+0x356>
 8002218:	4b61      	ldr	r3, [pc, #388]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 800221a:	6a1b      	ldr	r3, [r3, #32]
 800221c:	4a60      	ldr	r2, [pc, #384]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 800221e:	f043 0304 	orr.w	r3, r3, #4
 8002222:	6213      	str	r3, [r2, #32]
 8002224:	4b5e      	ldr	r3, [pc, #376]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	4a5d      	ldr	r2, [pc, #372]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 800222a:	f043 0301 	orr.w	r3, r3, #1
 800222e:	6213      	str	r3, [r2, #32]
 8002230:	e00b      	b.n	800224a <HAL_RCC_OscConfig+0x36e>
 8002232:	4b5b      	ldr	r3, [pc, #364]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002234:	6a1b      	ldr	r3, [r3, #32]
 8002236:	4a5a      	ldr	r2, [pc, #360]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002238:	f023 0301 	bic.w	r3, r3, #1
 800223c:	6213      	str	r3, [r2, #32]
 800223e:	4b58      	ldr	r3, [pc, #352]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002240:	6a1b      	ldr	r3, [r3, #32]
 8002242:	4a57      	ldr	r2, [pc, #348]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002244:	f023 0304 	bic.w	r3, r3, #4
 8002248:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	68db      	ldr	r3, [r3, #12]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d015      	beq.n	800227e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002252:	f7fe fd97 	bl	8000d84 <HAL_GetTick>
 8002256:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002258:	e00a      	b.n	8002270 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800225a:	f7fe fd93 	bl	8000d84 <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	f241 3288 	movw	r2, #5000	; 0x1388
 8002268:	4293      	cmp	r3, r2
 800226a:	d901      	bls.n	8002270 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e0b1      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002270:	4b4b      	ldr	r3, [pc, #300]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002272:	6a1b      	ldr	r3, [r3, #32]
 8002274:	f003 0302 	and.w	r3, r3, #2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0ee      	beq.n	800225a <HAL_RCC_OscConfig+0x37e>
 800227c:	e014      	b.n	80022a8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800227e:	f7fe fd81 	bl	8000d84 <HAL_GetTick>
 8002282:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002284:	e00a      	b.n	800229c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002286:	f7fe fd7d 	bl	8000d84 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	f241 3288 	movw	r2, #5000	; 0x1388
 8002294:	4293      	cmp	r3, r2
 8002296:	d901      	bls.n	800229c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e09b      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800229c:	4b40      	ldr	r3, [pc, #256]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	f003 0302 	and.w	r3, r3, #2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d1ee      	bne.n	8002286 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022a8:	7dfb      	ldrb	r3, [r7, #23]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d105      	bne.n	80022ba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022ae:	4b3c      	ldr	r3, [pc, #240]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 80022b0:	69db      	ldr	r3, [r3, #28]
 80022b2:	4a3b      	ldr	r2, [pc, #236]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 80022b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 8087 	beq.w	80023d2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022c4:	4b36      	ldr	r3, [pc, #216]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f003 030c 	and.w	r3, r3, #12
 80022cc:	2b08      	cmp	r3, #8
 80022ce:	d061      	beq.n	8002394 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	69db      	ldr	r3, [r3, #28]
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d146      	bne.n	8002366 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022d8:	4b33      	ldr	r3, [pc, #204]	; (80023a8 <HAL_RCC_OscConfig+0x4cc>)
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022de:	f7fe fd51 	bl	8000d84 <HAL_GetTick>
 80022e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022e4:	e008      	b.n	80022f8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022e6:	f7fe fd4d 	bl	8000d84 <HAL_GetTick>
 80022ea:	4602      	mov	r2, r0
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d901      	bls.n	80022f8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022f4:	2303      	movs	r3, #3
 80022f6:	e06d      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022f8:	4b29      	ldr	r3, [pc, #164]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d1f0      	bne.n	80022e6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a1b      	ldr	r3, [r3, #32]
 8002308:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800230c:	d108      	bne.n	8002320 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800230e:	4b24      	ldr	r3, [pc, #144]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	4921      	ldr	r1, [pc, #132]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 800231c:	4313      	orrs	r3, r2
 800231e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002320:	4b1f      	ldr	r3, [pc, #124]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a19      	ldr	r1, [r3, #32]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002330:	430b      	orrs	r3, r1
 8002332:	491b      	ldr	r1, [pc, #108]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002334:	4313      	orrs	r3, r2
 8002336:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002338:	4b1b      	ldr	r3, [pc, #108]	; (80023a8 <HAL_RCC_OscConfig+0x4cc>)
 800233a:	2201      	movs	r2, #1
 800233c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800233e:	f7fe fd21 	bl	8000d84 <HAL_GetTick>
 8002342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002344:	e008      	b.n	8002358 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002346:	f7fe fd1d 	bl	8000d84 <HAL_GetTick>
 800234a:	4602      	mov	r2, r0
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d901      	bls.n	8002358 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e03d      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002358:	4b11      	ldr	r3, [pc, #68]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d0f0      	beq.n	8002346 <HAL_RCC_OscConfig+0x46a>
 8002364:	e035      	b.n	80023d2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002366:	4b10      	ldr	r3, [pc, #64]	; (80023a8 <HAL_RCC_OscConfig+0x4cc>)
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800236c:	f7fe fd0a 	bl	8000d84 <HAL_GetTick>
 8002370:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002372:	e008      	b.n	8002386 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002374:	f7fe fd06 	bl	8000d84 <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	2b02      	cmp	r3, #2
 8002380:	d901      	bls.n	8002386 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e026      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002386:	4b06      	ldr	r3, [pc, #24]	; (80023a0 <HAL_RCC_OscConfig+0x4c4>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1f0      	bne.n	8002374 <HAL_RCC_OscConfig+0x498>
 8002392:	e01e      	b.n	80023d2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	69db      	ldr	r3, [r3, #28]
 8002398:	2b01      	cmp	r3, #1
 800239a:	d107      	bne.n	80023ac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e019      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
 80023a0:	40021000 	.word	0x40021000
 80023a4:	40007000 	.word	0x40007000
 80023a8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023ac:	4b0b      	ldr	r3, [pc, #44]	; (80023dc <HAL_RCC_OscConfig+0x500>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a1b      	ldr	r3, [r3, #32]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d106      	bne.n	80023ce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d001      	beq.n	80023d2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e000      	b.n	80023d4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40021000 	.word	0x40021000

080023e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d101      	bne.n	80023f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e0d0      	b.n	8002596 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023f4:	4b6a      	ldr	r3, [pc, #424]	; (80025a0 <HAL_RCC_ClockConfig+0x1c0>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0307 	and.w	r3, r3, #7
 80023fc:	683a      	ldr	r2, [r7, #0]
 80023fe:	429a      	cmp	r2, r3
 8002400:	d910      	bls.n	8002424 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002402:	4b67      	ldr	r3, [pc, #412]	; (80025a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f023 0207 	bic.w	r2, r3, #7
 800240a:	4965      	ldr	r1, [pc, #404]	; (80025a0 <HAL_RCC_ClockConfig+0x1c0>)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	4313      	orrs	r3, r2
 8002410:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002412:	4b63      	ldr	r3, [pc, #396]	; (80025a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0307 	and.w	r3, r3, #7
 800241a:	683a      	ldr	r2, [r7, #0]
 800241c:	429a      	cmp	r2, r3
 800241e:	d001      	beq.n	8002424 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e0b8      	b.n	8002596 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	2b00      	cmp	r3, #0
 800242e:	d020      	beq.n	8002472 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b00      	cmp	r3, #0
 800243a:	d005      	beq.n	8002448 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800243c:	4b59      	ldr	r3, [pc, #356]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	4a58      	ldr	r2, [pc, #352]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002442:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002446:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0308 	and.w	r3, r3, #8
 8002450:	2b00      	cmp	r3, #0
 8002452:	d005      	beq.n	8002460 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002454:	4b53      	ldr	r3, [pc, #332]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	4a52      	ldr	r2, [pc, #328]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 800245a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800245e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002460:	4b50      	ldr	r3, [pc, #320]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	494d      	ldr	r1, [pc, #308]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 800246e:	4313      	orrs	r3, r2
 8002470:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	2b00      	cmp	r3, #0
 800247c:	d040      	beq.n	8002500 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d107      	bne.n	8002496 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002486:	4b47      	ldr	r3, [pc, #284]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d115      	bne.n	80024be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e07f      	b.n	8002596 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	2b02      	cmp	r3, #2
 800249c:	d107      	bne.n	80024ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800249e:	4b41      	ldr	r3, [pc, #260]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d109      	bne.n	80024be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e073      	b.n	8002596 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ae:	4b3d      	ldr	r3, [pc, #244]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e06b      	b.n	8002596 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024be:	4b39      	ldr	r3, [pc, #228]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f023 0203 	bic.w	r2, r3, #3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	4936      	ldr	r1, [pc, #216]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024d0:	f7fe fc58 	bl	8000d84 <HAL_GetTick>
 80024d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024d6:	e00a      	b.n	80024ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024d8:	f7fe fc54 	bl	8000d84 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e053      	b.n	8002596 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ee:	4b2d      	ldr	r3, [pc, #180]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f003 020c 	and.w	r2, r3, #12
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d1eb      	bne.n	80024d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002500:	4b27      	ldr	r3, [pc, #156]	; (80025a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0307 	and.w	r3, r3, #7
 8002508:	683a      	ldr	r2, [r7, #0]
 800250a:	429a      	cmp	r2, r3
 800250c:	d210      	bcs.n	8002530 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800250e:	4b24      	ldr	r3, [pc, #144]	; (80025a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f023 0207 	bic.w	r2, r3, #7
 8002516:	4922      	ldr	r1, [pc, #136]	; (80025a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	4313      	orrs	r3, r2
 800251c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800251e:	4b20      	ldr	r3, [pc, #128]	; (80025a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0307 	and.w	r3, r3, #7
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	429a      	cmp	r2, r3
 800252a:	d001      	beq.n	8002530 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e032      	b.n	8002596 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0304 	and.w	r3, r3, #4
 8002538:	2b00      	cmp	r3, #0
 800253a:	d008      	beq.n	800254e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800253c:	4b19      	ldr	r3, [pc, #100]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	4916      	ldr	r1, [pc, #88]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 800254a:	4313      	orrs	r3, r2
 800254c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0308 	and.w	r3, r3, #8
 8002556:	2b00      	cmp	r3, #0
 8002558:	d009      	beq.n	800256e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800255a:	4b12      	ldr	r3, [pc, #72]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	691b      	ldr	r3, [r3, #16]
 8002566:	00db      	lsls	r3, r3, #3
 8002568:	490e      	ldr	r1, [pc, #56]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 800256a:	4313      	orrs	r3, r2
 800256c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800256e:	f000 f821 	bl	80025b4 <HAL_RCC_GetSysClockFreq>
 8002572:	4602      	mov	r2, r0
 8002574:	4b0b      	ldr	r3, [pc, #44]	; (80025a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	091b      	lsrs	r3, r3, #4
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	490a      	ldr	r1, [pc, #40]	; (80025a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002580:	5ccb      	ldrb	r3, [r1, r3]
 8002582:	fa22 f303 	lsr.w	r3, r2, r3
 8002586:	4a09      	ldr	r2, [pc, #36]	; (80025ac <HAL_RCC_ClockConfig+0x1cc>)
 8002588:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800258a:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <HAL_RCC_ClockConfig+0x1d0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4618      	mov	r0, r3
 8002590:	f7fe fbb6 	bl	8000d00 <HAL_InitTick>

  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	40022000 	.word	0x40022000
 80025a4:	40021000 	.word	0x40021000
 80025a8:	08002c30 	.word	0x08002c30
 80025ac:	20000034 	.word	0x20000034
 80025b0:	20000038 	.word	0x20000038

080025b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b087      	sub	sp, #28
 80025b8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025ba:	2300      	movs	r3, #0
 80025bc:	60fb      	str	r3, [r7, #12]
 80025be:	2300      	movs	r3, #0
 80025c0:	60bb      	str	r3, [r7, #8]
 80025c2:	2300      	movs	r3, #0
 80025c4:	617b      	str	r3, [r7, #20]
 80025c6:	2300      	movs	r3, #0
 80025c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025ca:	2300      	movs	r3, #0
 80025cc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025ce:	4b1e      	ldr	r3, [pc, #120]	; (8002648 <HAL_RCC_GetSysClockFreq+0x94>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f003 030c 	and.w	r3, r3, #12
 80025da:	2b04      	cmp	r3, #4
 80025dc:	d002      	beq.n	80025e4 <HAL_RCC_GetSysClockFreq+0x30>
 80025de:	2b08      	cmp	r3, #8
 80025e0:	d003      	beq.n	80025ea <HAL_RCC_GetSysClockFreq+0x36>
 80025e2:	e027      	b.n	8002634 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025e4:	4b19      	ldr	r3, [pc, #100]	; (800264c <HAL_RCC_GetSysClockFreq+0x98>)
 80025e6:	613b      	str	r3, [r7, #16]
      break;
 80025e8:	e027      	b.n	800263a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	0c9b      	lsrs	r3, r3, #18
 80025ee:	f003 030f 	and.w	r3, r3, #15
 80025f2:	4a17      	ldr	r2, [pc, #92]	; (8002650 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025f4:	5cd3      	ldrb	r3, [r2, r3]
 80025f6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d010      	beq.n	8002624 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002602:	4b11      	ldr	r3, [pc, #68]	; (8002648 <HAL_RCC_GetSysClockFreq+0x94>)
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	0c5b      	lsrs	r3, r3, #17
 8002608:	f003 0301 	and.w	r3, r3, #1
 800260c:	4a11      	ldr	r2, [pc, #68]	; (8002654 <HAL_RCC_GetSysClockFreq+0xa0>)
 800260e:	5cd3      	ldrb	r3, [r2, r3]
 8002610:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a0d      	ldr	r2, [pc, #52]	; (800264c <HAL_RCC_GetSysClockFreq+0x98>)
 8002616:	fb03 f202 	mul.w	r2, r3, r2
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002620:	617b      	str	r3, [r7, #20]
 8002622:	e004      	b.n	800262e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a0c      	ldr	r2, [pc, #48]	; (8002658 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002628:	fb02 f303 	mul.w	r3, r2, r3
 800262c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	613b      	str	r3, [r7, #16]
      break;
 8002632:	e002      	b.n	800263a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002634:	4b05      	ldr	r3, [pc, #20]	; (800264c <HAL_RCC_GetSysClockFreq+0x98>)
 8002636:	613b      	str	r3, [r7, #16]
      break;
 8002638:	bf00      	nop
    }
  }
  return sysclockfreq;
 800263a:	693b      	ldr	r3, [r7, #16]
}
 800263c:	4618      	mov	r0, r3
 800263e:	371c      	adds	r7, #28
 8002640:	46bd      	mov	sp, r7
 8002642:	bc80      	pop	{r7}
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	40021000 	.word	0x40021000
 800264c:	007a1200 	.word	0x007a1200
 8002650:	08002c48 	.word	0x08002c48
 8002654:	08002c58 	.word	0x08002c58
 8002658:	003d0900 	.word	0x003d0900

0800265c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002660:	4b02      	ldr	r3, [pc, #8]	; (800266c <HAL_RCC_GetHCLKFreq+0x10>)
 8002662:	681b      	ldr	r3, [r3, #0]
}
 8002664:	4618      	mov	r0, r3
 8002666:	46bd      	mov	sp, r7
 8002668:	bc80      	pop	{r7}
 800266a:	4770      	bx	lr
 800266c:	20000034 	.word	0x20000034

08002670 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002674:	f7ff fff2 	bl	800265c <HAL_RCC_GetHCLKFreq>
 8002678:	4602      	mov	r2, r0
 800267a:	4b05      	ldr	r3, [pc, #20]	; (8002690 <HAL_RCC_GetPCLK1Freq+0x20>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	0a1b      	lsrs	r3, r3, #8
 8002680:	f003 0307 	and.w	r3, r3, #7
 8002684:	4903      	ldr	r1, [pc, #12]	; (8002694 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002686:	5ccb      	ldrb	r3, [r1, r3]
 8002688:	fa22 f303 	lsr.w	r3, r2, r3
}
 800268c:	4618      	mov	r0, r3
 800268e:	bd80      	pop	{r7, pc}
 8002690:	40021000 	.word	0x40021000
 8002694:	08002c40 	.word	0x08002c40

08002698 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800269c:	f7ff ffde 	bl	800265c <HAL_RCC_GetHCLKFreq>
 80026a0:	4602      	mov	r2, r0
 80026a2:	4b05      	ldr	r3, [pc, #20]	; (80026b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	0adb      	lsrs	r3, r3, #11
 80026a8:	f003 0307 	and.w	r3, r3, #7
 80026ac:	4903      	ldr	r1, [pc, #12]	; (80026bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80026ae:	5ccb      	ldrb	r3, [r1, r3]
 80026b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	40021000 	.word	0x40021000
 80026bc:	08002c40 	.word	0x08002c40

080026c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b085      	sub	sp, #20
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80026c8:	4b0a      	ldr	r3, [pc, #40]	; (80026f4 <RCC_Delay+0x34>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a0a      	ldr	r2, [pc, #40]	; (80026f8 <RCC_Delay+0x38>)
 80026ce:	fba2 2303 	umull	r2, r3, r2, r3
 80026d2:	0a5b      	lsrs	r3, r3, #9
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	fb02 f303 	mul.w	r3, r2, r3
 80026da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80026dc:	bf00      	nop
  }
  while (Delay --);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	1e5a      	subs	r2, r3, #1
 80026e2:	60fa      	str	r2, [r7, #12]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d1f9      	bne.n	80026dc <RCC_Delay+0x1c>
}
 80026e8:	bf00      	nop
 80026ea:	bf00      	nop
 80026ec:	3714      	adds	r7, #20
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bc80      	pop	{r7}
 80026f2:	4770      	bx	lr
 80026f4:	20000034 	.word	0x20000034
 80026f8:	10624dd3 	.word	0x10624dd3

080026fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e042      	b.n	8002794 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d106      	bne.n	8002728 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f7fe fa66 	bl	8000bf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2224      	movs	r2, #36	; 0x24
 800272c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68da      	ldr	r2, [r3, #12]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800273e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f000 f9af 	bl	8002aa4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	691a      	ldr	r2, [r3, #16]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002754:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	695a      	ldr	r2, [r3, #20]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002764:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68da      	ldr	r2, [r3, #12]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002774:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2220      	movs	r2, #32
 8002780:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2220      	movs	r2, #32
 8002788:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b08a      	sub	sp, #40	; 0x28
 80027a0:	af02      	add	r7, sp, #8
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	603b      	str	r3, [r7, #0]
 80027a8:	4613      	mov	r3, r2
 80027aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b20      	cmp	r3, #32
 80027ba:	d16d      	bne.n	8002898 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d002      	beq.n	80027c8 <HAL_UART_Transmit+0x2c>
 80027c2:	88fb      	ldrh	r3, [r7, #6]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d101      	bne.n	80027cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e066      	b.n	800289a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2200      	movs	r2, #0
 80027d0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2221      	movs	r2, #33	; 0x21
 80027d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027da:	f7fe fad3 	bl	8000d84 <HAL_GetTick>
 80027de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	88fa      	ldrh	r2, [r7, #6]
 80027e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	88fa      	ldrh	r2, [r7, #6]
 80027ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027f4:	d108      	bne.n	8002808 <HAL_UART_Transmit+0x6c>
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d104      	bne.n	8002808 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	61bb      	str	r3, [r7, #24]
 8002806:	e003      	b.n	8002810 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800280c:	2300      	movs	r3, #0
 800280e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002810:	e02a      	b.n	8002868 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	2200      	movs	r2, #0
 800281a:	2180      	movs	r1, #128	; 0x80
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 f8d2 	bl	80029c6 <UART_WaitOnFlagUntilTimeout>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e036      	b.n	800289a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d10b      	bne.n	800284a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	881b      	ldrh	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002840:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	3302      	adds	r3, #2
 8002846:	61bb      	str	r3, [r7, #24]
 8002848:	e007      	b.n	800285a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	781a      	ldrb	r2, [r3, #0]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	3301      	adds	r3, #1
 8002858:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800285e:	b29b      	uxth	r3, r3
 8002860:	3b01      	subs	r3, #1
 8002862:	b29a      	uxth	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800286c:	b29b      	uxth	r3, r3
 800286e:	2b00      	cmp	r3, #0
 8002870:	d1cf      	bne.n	8002812 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	9300      	str	r3, [sp, #0]
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	2200      	movs	r2, #0
 800287a:	2140      	movs	r1, #64	; 0x40
 800287c:	68f8      	ldr	r0, [r7, #12]
 800287e:	f000 f8a2 	bl	80029c6 <UART_WaitOnFlagUntilTimeout>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e006      	b.n	800289a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2220      	movs	r2, #32
 8002890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002894:	2300      	movs	r3, #0
 8002896:	e000      	b.n	800289a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002898:	2302      	movs	r3, #2
  }
}
 800289a:	4618      	mov	r0, r3
 800289c:	3720      	adds	r7, #32
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b08a      	sub	sp, #40	; 0x28
 80028a6:	af02      	add	r7, sp, #8
 80028a8:	60f8      	str	r0, [r7, #12]
 80028aa:	60b9      	str	r1, [r7, #8]
 80028ac:	603b      	str	r3, [r7, #0]
 80028ae:	4613      	mov	r3, r2
 80028b0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028b2:	2300      	movs	r3, #0
 80028b4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b20      	cmp	r3, #32
 80028c0:	d17c      	bne.n	80029bc <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d002      	beq.n	80028ce <HAL_UART_Receive+0x2c>
 80028c8:	88fb      	ldrh	r3, [r7, #6]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e075      	b.n	80029be <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2222      	movs	r2, #34	; 0x22
 80028dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028e6:	f7fe fa4d 	bl	8000d84 <HAL_GetTick>
 80028ea:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	88fa      	ldrh	r2, [r7, #6]
 80028f0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	88fa      	ldrh	r2, [r7, #6]
 80028f6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002900:	d108      	bne.n	8002914 <HAL_UART_Receive+0x72>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d104      	bne.n	8002914 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 800290a:	2300      	movs	r3, #0
 800290c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	61bb      	str	r3, [r7, #24]
 8002912:	e003      	b.n	800291c <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002918:	2300      	movs	r3, #0
 800291a:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800291c:	e043      	b.n	80029a6 <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2200      	movs	r2, #0
 8002926:	2120      	movs	r1, #32
 8002928:	68f8      	ldr	r0, [r7, #12]
 800292a:	f000 f84c 	bl	80029c6 <UART_WaitOnFlagUntilTimeout>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d001      	beq.n	8002938 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e042      	b.n	80029be <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d10c      	bne.n	8002958 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	b29b      	uxth	r3, r3
 8002946:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800294a:	b29a      	uxth	r2, r3
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	3302      	adds	r3, #2
 8002954:	61bb      	str	r3, [r7, #24]
 8002956:	e01f      	b.n	8002998 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002960:	d007      	beq.n	8002972 <HAL_UART_Receive+0xd0>
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d10a      	bne.n	8002980 <HAL_UART_Receive+0xde>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d106      	bne.n	8002980 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	b2da      	uxtb	r2, r3
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	701a      	strb	r2, [r3, #0]
 800297e:	e008      	b.n	8002992 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	b2db      	uxtb	r3, r3
 8002988:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800298c:	b2da      	uxtb	r2, r3
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	3301      	adds	r3, #1
 8002996:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800299c:	b29b      	uxth	r3, r3
 800299e:	3b01      	subs	r3, #1
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d1b6      	bne.n	800291e <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2220      	movs	r2, #32
 80029b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80029b8:	2300      	movs	r3, #0
 80029ba:	e000      	b.n	80029be <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80029bc:	2302      	movs	r3, #2
  }
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3720      	adds	r7, #32
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b090      	sub	sp, #64	; 0x40
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	60f8      	str	r0, [r7, #12]
 80029ce:	60b9      	str	r1, [r7, #8]
 80029d0:	603b      	str	r3, [r7, #0]
 80029d2:	4613      	mov	r3, r2
 80029d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029d6:	e050      	b.n	8002a7a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029de:	d04c      	beq.n	8002a7a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80029e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d007      	beq.n	80029f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80029e6:	f7fe f9cd 	bl	8000d84 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d241      	bcs.n	8002a7a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	330c      	adds	r3, #12
 80029fc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a00:	e853 3f00 	ldrex	r3, [r3]
 8002a04:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a08:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002a0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	330c      	adds	r3, #12
 8002a14:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a16:	637a      	str	r2, [r7, #52]	; 0x34
 8002a18:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a1a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a1e:	e841 2300 	strex	r3, r2, [r1]
 8002a22:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d1e5      	bne.n	80029f6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	3314      	adds	r3, #20
 8002a30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	e853 3f00 	ldrex	r3, [r3]
 8002a38:	613b      	str	r3, [r7, #16]
   return(result);
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	f023 0301 	bic.w	r3, r3, #1
 8002a40:	63bb      	str	r3, [r7, #56]	; 0x38
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	3314      	adds	r3, #20
 8002a48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a4a:	623a      	str	r2, [r7, #32]
 8002a4c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a4e:	69f9      	ldr	r1, [r7, #28]
 8002a50:	6a3a      	ldr	r2, [r7, #32]
 8002a52:	e841 2300 	strex	r3, r2, [r1]
 8002a56:	61bb      	str	r3, [r7, #24]
   return(result);
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1e5      	bne.n	8002a2a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2220      	movs	r2, #32
 8002a62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2220      	movs	r2, #32
 8002a6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e00f      	b.n	8002a9a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	4013      	ands	r3, r2
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	bf0c      	ite	eq
 8002a8a:	2301      	moveq	r3, #1
 8002a8c:	2300      	movne	r3, #0
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	461a      	mov	r2, r3
 8002a92:	79fb      	ldrb	r3, [r7, #7]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d09f      	beq.n	80029d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3740      	adds	r7, #64	; 0x40
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
	...

08002aa4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	68da      	ldr	r2, [r3, #12]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	430a      	orrs	r2, r1
 8002ac0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	689a      	ldr	r2, [r3, #8]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	431a      	orrs	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	695b      	ldr	r3, [r3, #20]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002ade:	f023 030c 	bic.w	r3, r3, #12
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	6812      	ldr	r2, [r2, #0]
 8002ae6:	68b9      	ldr	r1, [r7, #8]
 8002ae8:	430b      	orrs	r3, r1
 8002aea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	699a      	ldr	r2, [r3, #24]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	430a      	orrs	r2, r1
 8002b00:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a2c      	ldr	r2, [pc, #176]	; (8002bb8 <UART_SetConfig+0x114>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d103      	bne.n	8002b14 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002b0c:	f7ff fdc4 	bl	8002698 <HAL_RCC_GetPCLK2Freq>
 8002b10:	60f8      	str	r0, [r7, #12]
 8002b12:	e002      	b.n	8002b1a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002b14:	f7ff fdac 	bl	8002670 <HAL_RCC_GetPCLK1Freq>
 8002b18:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b1a:	68fa      	ldr	r2, [r7, #12]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	4413      	add	r3, r2
 8002b22:	009a      	lsls	r2, r3, #2
 8002b24:	441a      	add	r2, r3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b30:	4a22      	ldr	r2, [pc, #136]	; (8002bbc <UART_SetConfig+0x118>)
 8002b32:	fba2 2303 	umull	r2, r3, r2, r3
 8002b36:	095b      	lsrs	r3, r3, #5
 8002b38:	0119      	lsls	r1, r3, #4
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	009a      	lsls	r2, r3, #2
 8002b44:	441a      	add	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b50:	4b1a      	ldr	r3, [pc, #104]	; (8002bbc <UART_SetConfig+0x118>)
 8002b52:	fba3 0302 	umull	r0, r3, r3, r2
 8002b56:	095b      	lsrs	r3, r3, #5
 8002b58:	2064      	movs	r0, #100	; 0x64
 8002b5a:	fb00 f303 	mul.w	r3, r0, r3
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	011b      	lsls	r3, r3, #4
 8002b62:	3332      	adds	r3, #50	; 0x32
 8002b64:	4a15      	ldr	r2, [pc, #84]	; (8002bbc <UART_SetConfig+0x118>)
 8002b66:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6a:	095b      	lsrs	r3, r3, #5
 8002b6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b70:	4419      	add	r1, r3
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	4613      	mov	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	4413      	add	r3, r2
 8002b7a:	009a      	lsls	r2, r3, #2
 8002b7c:	441a      	add	r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b88:	4b0c      	ldr	r3, [pc, #48]	; (8002bbc <UART_SetConfig+0x118>)
 8002b8a:	fba3 0302 	umull	r0, r3, r3, r2
 8002b8e:	095b      	lsrs	r3, r3, #5
 8002b90:	2064      	movs	r0, #100	; 0x64
 8002b92:	fb00 f303 	mul.w	r3, r0, r3
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	011b      	lsls	r3, r3, #4
 8002b9a:	3332      	adds	r3, #50	; 0x32
 8002b9c:	4a07      	ldr	r2, [pc, #28]	; (8002bbc <UART_SetConfig+0x118>)
 8002b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba2:	095b      	lsrs	r3, r3, #5
 8002ba4:	f003 020f 	and.w	r2, r3, #15
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	440a      	add	r2, r1
 8002bae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002bb0:	bf00      	nop
 8002bb2:	3710      	adds	r7, #16
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	40013800 	.word	0x40013800
 8002bbc:	51eb851f 	.word	0x51eb851f

08002bc0 <memset>:
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	4402      	add	r2, r0
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d100      	bne.n	8002bca <memset+0xa>
 8002bc8:	4770      	bx	lr
 8002bca:	f803 1b01 	strb.w	r1, [r3], #1
 8002bce:	e7f9      	b.n	8002bc4 <memset+0x4>

08002bd0 <__libc_init_array>:
 8002bd0:	b570      	push	{r4, r5, r6, lr}
 8002bd2:	2600      	movs	r6, #0
 8002bd4:	4d0c      	ldr	r5, [pc, #48]	; (8002c08 <__libc_init_array+0x38>)
 8002bd6:	4c0d      	ldr	r4, [pc, #52]	; (8002c0c <__libc_init_array+0x3c>)
 8002bd8:	1b64      	subs	r4, r4, r5
 8002bda:	10a4      	asrs	r4, r4, #2
 8002bdc:	42a6      	cmp	r6, r4
 8002bde:	d109      	bne.n	8002bf4 <__libc_init_array+0x24>
 8002be0:	f000 f81a 	bl	8002c18 <_init>
 8002be4:	2600      	movs	r6, #0
 8002be6:	4d0a      	ldr	r5, [pc, #40]	; (8002c10 <__libc_init_array+0x40>)
 8002be8:	4c0a      	ldr	r4, [pc, #40]	; (8002c14 <__libc_init_array+0x44>)
 8002bea:	1b64      	subs	r4, r4, r5
 8002bec:	10a4      	asrs	r4, r4, #2
 8002bee:	42a6      	cmp	r6, r4
 8002bf0:	d105      	bne.n	8002bfe <__libc_init_array+0x2e>
 8002bf2:	bd70      	pop	{r4, r5, r6, pc}
 8002bf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002bf8:	4798      	blx	r3
 8002bfa:	3601      	adds	r6, #1
 8002bfc:	e7ee      	b.n	8002bdc <__libc_init_array+0xc>
 8002bfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c02:	4798      	blx	r3
 8002c04:	3601      	adds	r6, #1
 8002c06:	e7f2      	b.n	8002bee <__libc_init_array+0x1e>
 8002c08:	08002c5c 	.word	0x08002c5c
 8002c0c:	08002c5c 	.word	0x08002c5c
 8002c10:	08002c5c 	.word	0x08002c5c
 8002c14:	08002c60 	.word	0x08002c60

08002c18 <_init>:
 8002c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c1a:	bf00      	nop
 8002c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c1e:	bc08      	pop	{r3}
 8002c20:	469e      	mov	lr, r3
 8002c22:	4770      	bx	lr

08002c24 <_fini>:
 8002c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c26:	bf00      	nop
 8002c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c2a:	bc08      	pop	{r3}
 8002c2c:	469e      	mov	lr, r3
 8002c2e:	4770      	bx	lr
