Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1_AR76726 (lin64) Build 4044071 Fri Nov  3 11:45:33 MDT 2023
| Date         : Tue May 13 18:42:21 2025
| Host         : us01zebu-4587-002 running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command      : report_control_sets -file ./fpga_reports/vivado/report_control_sets_pre_opt.rpt
| Design       : fx_top
| Device       : xcvu19p
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution

1. Summary
----------

+---------------------------------------------------+-------+
|                       Status                      | Count |
+---------------------------------------------------+-------+
| Total control sets                                |  7889 |
|    Minimum number of control sets                 |  7889 |
|    Addition due to synthesis replication          |     0 |
|    Addition due to physical synthesis replication |     0 |
+---------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  7889 |
| >= 0 to < 4        |  4872 |
| >= 4 to < 6        |   668 |
| >= 6 to < 8        |   132 |
| >= 8 to < 10       |   115 |
| >= 10 to < 12      |    69 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |    14 |
| >= 16              |  2007 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           33367 |            0 |
| No           | No                    | Yes                    |            1165 |            0 |
| No           | Yes                   | No                     |            4305 |            0 |
| Yes          | No                    | No                     |           67686 |            0 |
| Yes          | No                    | Yes                    |            1497 |            0 |
| Yes          | Yes                   | No                     |           13944 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


