module (
    input clk;
    input ff;
    output out_ff;
)
reg ff_out;

always @(posedge clk) begin
    ff_out <= ff;
    out_ff <= ff_out;
    
end

endmodule
