

================================================================
== Vivado HLS Report for 'processChunk'
================================================================
* Date:           Mon Aug 16 14:12:40 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        voicerec
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     8.658|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  39048|  3324624|  39048|  3324624|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+-------+---------+-------+---------+---------+
        |                |       |     Latency     |     Interval    | Pipeline|
        |    Instance    | Module|  min  |   max   |  min  |   max   |   Type  |
        +----------------+-------+-------+---------+-------+---------+---------+
        |grp_FFT_fu_418  |FFT    |  22530|  3301122|  22530|  3301122|   none  |
        +----------------+-------+-------+---------+-------+---------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1024|  1024|         4|          -|          -|   256|    no    |
        |- Loop 2     |  5632|  5632|        22|          -|          -|   256|    no    |
        |- Loop 3     |  1792|  7424|  7 ~ 29  |          -|          -|   256|    no    |
        |- Loop 4     |   182|  1534|  7 ~ 59  |          -|          -|    26|    no    |
        |- Loop 5     |  7882|  7882|       563|          -|          -|    14|    no    |
        | + Loop 5.1  |   546|   546|        21|          -|          -|    26|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 153
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	6  / (exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond2)
	29  / (exitcond2)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	7  / true
29 --> 
	30  / (!exitcond1)
	58  / (exitcond1)
30 --> 
	31  / (tmp_17)
	41  / (!tmp_17)
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / (tmp_22)
	54  / (!tmp_22)
42 --> 
	43  / true
43 --> 
	44  / (!tmp_25)
	54  / (tmp_25)
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	29  / true
58 --> 
	59  / (!exitcond)
	117  / (exitcond)
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / (!tmp_38)
	116  / (tmp_38)
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	58  / true
117 --> 
	118  / (!exitcond1_i)
118 --> 
	119  / (!exitcond_i)
	139  / (exitcond_i)
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	118  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	117  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%ret_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %ret_offset)"   --->   Operation 154 'read' 'ret_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sp_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %sp)"   --->   Operation 155 'read' 'sp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %ret_offset_read, i4 0)"   --->   Operation 156 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ret_offset_read, i1 false)"   --->   Operation 157 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %tmp_40 to i11" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 158 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (2.12ns)   --->   "%tmp_41 = sub i11 %tmp_39, %p_shl1_cast" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 159 'sub' 'tmp_41' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i14 %sp_read to i13" [voicerec/voicerec.cpp:176]   --->   Operation 160 'trunc' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (1.66ns)   --->   "br label %1" [voicerec/voicerec.cpp:174]   --->   Operation 161 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %0 ], [ %i_4, %._crit_edge ]"   --->   Operation 162 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%i_cast7 = zext i9 %i to i13" [voicerec/voicerec.cpp:174]   --->   Operation 163 'zext' 'i_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.58ns)   --->   "%exitcond3 = icmp eq i9 %i, -256" [voicerec/voicerec.cpp:174]   --->   Operation 164 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 165 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (2.11ns)   --->   "%i_4 = add i9 %i, 1" [voicerec/voicerec.cpp:174]   --->   Operation 166 'add' 'i_4' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %4, label %2" [voicerec/voicerec.cpp:174]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (2.13ns)   --->   "%tmp = add i13 %i_cast7, %tmp_42" [voicerec/voicerec.cpp:176]   --->   Operation 168 'add' 'tmp' <Predicate = (!exitcond3)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [2/2] (0.00ns)   --->   "call fastcc void @FFT([512 x float]* @c)" [voicerec/voicerec.cpp:181]   --->   Operation 169 'call' <Predicate = (exitcond3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_s = zext i13 %tmp to i64" [voicerec/voicerec.cpp:176]   --->   Operation 170 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%inputSound_addr = getelementptr [8000 x float]* %inputSound, i64 0, i64 %tmp_s" [voicerec/voicerec.cpp:176]   --->   Operation 171 'getelementptr' 'inputSound_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [2/2] (3.25ns)   --->   "%inputSound_load = load float* %inputSound_addr, align 4" [voicerec/voicerec.cpp:176]   --->   Operation 172 'load' 'inputSound_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 173 [1/2] (3.25ns)   --->   "%inputSound_load = load float* %inputSound_addr, align 4" [voicerec/voicerec.cpp:176]   --->   Operation 173 'load' 'inputSound_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_43 = shl i9 %i, 1" [voicerec/voicerec.cpp:176]   --->   Operation 174 'shl' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_1 = zext i9 %tmp_43 to i64" [voicerec/voicerec.cpp:176]   --->   Operation 175 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%c_addr = getelementptr inbounds [512 x float]* @c, i64 0, i64 %tmp_1" [voicerec/voicerec.cpp:176]   --->   Operation 176 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (3.25ns)   --->   "store float %inputSound_load, float* %c_addr, align 8" [voicerec/voicerec.cpp:176]   --->   Operation 177 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_2 = or i9 %tmp_43, 1" [voicerec/voicerec.cpp:177]   --->   Operation 178 'or' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_3 = zext i9 %tmp_2 to i64" [voicerec/voicerec.cpp:177]   --->   Operation 179 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr inbounds [512 x float]* @c, i64 0, i64 %tmp_3" [voicerec/voicerec.cpp:177]   --->   Operation 180 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %c_addr_1, align 4" [voicerec/voicerec.cpp:177]   --->   Operation 181 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_5 : Operation 182 [1/1] (1.58ns)   --->   "%tmp_4 = icmp ult i9 %i, 26" [voicerec/voicerec.cpp:178]   --->   Operation 182 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %3, label %._crit_edge" [voicerec/voicerec.cpp:178]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_5 = zext i9 %i to i64" [voicerec/voicerec.cpp:178]   --->   Operation 184 'zext' 'tmp_5' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%e_addr = getelementptr inbounds [26 x float]* @e, i64 0, i64 %tmp_5" [voicerec/voicerec.cpp:178]   --->   Operation 185 'getelementptr' 'e_addr' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (2.15ns)   --->   "store float 0.000000e+00, float* %e_addr, align 4" [voicerec/voicerec.cpp:178]   --->   Operation 186 'store' <Predicate = (tmp_4)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "br label %._crit_edge" [voicerec/voicerec.cpp:178]   --->   Operation 187 'br' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "br label %1" [voicerec/voicerec.cpp:174]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.66>
ST_6 : Operation 189 [1/2] (0.00ns)   --->   "call fastcc void @FFT([512 x float]* @c)" [voicerec/voicerec.cpp:181]   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str)" [voicerec/voicerec.cpp:183]   --->   Operation 190 'specregionbegin' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (1.66ns)   --->   "br label %5" [voicerec/voicerec.cpp:185]   --->   Operation 191 'br' <Predicate = true> <Delay = 1.66>

State 7 <SV = 3> <Delay = 3.25>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ 0, %4 ], [ %i_5, %6 ]"   --->   Operation 192 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (1.58ns)   --->   "%exitcond2 = icmp eq i9 %i_1, -256" [voicerec/voicerec.cpp:185]   --->   Operation 193 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 194 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (2.11ns)   --->   "%i_5 = add i9 %i_1, 1" [voicerec/voicerec.cpp:185]   --->   Operation 195 'add' 'i_5' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader4.preheader, label %6" [voicerec/voicerec.cpp:185]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_44 = shl i9 %i_1, 1" [voicerec/voicerec.cpp:187]   --->   Operation 197 'shl' 'tmp_44' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_7 = zext i9 %tmp_44 to i64" [voicerec/voicerec.cpp:187]   --->   Operation 198 'zext' 'tmp_7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr inbounds [512 x float]* @c, i64 0, i64 %tmp_7" [voicerec/voicerec.cpp:187]   --->   Operation 199 'getelementptr' 'c_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 200 [2/2] (3.25ns)   --->   "%c_load = load float* %c_addr_2, align 8" [voicerec/voicerec.cpp:187]   --->   Operation 200 'load' 'c_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_10 = or i9 %tmp_44, 1" [voicerec/voicerec.cpp:187]   --->   Operation 201 'or' 'tmp_10' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_11 = zext i9 %tmp_10 to i64" [voicerec/voicerec.cpp:187]   --->   Operation 202 'zext' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr inbounds [512 x float]* @c, i64 0, i64 %tmp_11" [voicerec/voicerec.cpp:187]   --->   Operation 203 'getelementptr' 'c_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 204 [2/2] (3.25ns)   --->   "%c_load_1 = load float* %c_addr_3, align 4" [voicerec/voicerec.cpp:187]   --->   Operation 204 'load' 'c_load_1' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_7 : Operation 205 [1/1] (1.66ns)   --->   "br label %.preheader4" [voicerec/voicerec.cpp:191]   --->   Operation 205 'br' <Predicate = (exitcond2)> <Delay = 1.66>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 206 [1/2] (3.25ns)   --->   "%c_load = load float* %c_addr_2, align 8" [voicerec/voicerec.cpp:187]   --->   Operation 206 'load' 'c_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_8 : Operation 207 [1/2] (3.25ns)   --->   "%c_load_1 = load float* %c_addr_3, align 4" [voicerec/voicerec.cpp:187]   --->   Operation 207 'load' 'c_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>

State 9 <SV = 5> <Delay = 4.34>
ST_9 : Operation 208 [5/5] (4.34ns)   --->   "%tmp_8 = fmul float %c_load, %c_load" [voicerec/voicerec.cpp:187]   --->   Operation 208 'fmul' 'tmp_8' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [5/5] (4.34ns)   --->   "%tmp_12 = fmul float %c_load_1, %c_load_1" [voicerec/voicerec.cpp:187]   --->   Operation 209 'fmul' 'tmp_12' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 4.34>
ST_10 : Operation 210 [4/5] (4.34ns)   --->   "%tmp_8 = fmul float %c_load, %c_load" [voicerec/voicerec.cpp:187]   --->   Operation 210 'fmul' 'tmp_8' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [4/5] (4.34ns)   --->   "%tmp_12 = fmul float %c_load_1, %c_load_1" [voicerec/voicerec.cpp:187]   --->   Operation 211 'fmul' 'tmp_12' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 4.34>
ST_11 : Operation 212 [3/5] (4.34ns)   --->   "%tmp_8 = fmul float %c_load, %c_load" [voicerec/voicerec.cpp:187]   --->   Operation 212 'fmul' 'tmp_8' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [3/5] (4.34ns)   --->   "%tmp_12 = fmul float %c_load_1, %c_load_1" [voicerec/voicerec.cpp:187]   --->   Operation 213 'fmul' 'tmp_12' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 4.34>
ST_12 : Operation 214 [2/5] (4.34ns)   --->   "%tmp_8 = fmul float %c_load, %c_load" [voicerec/voicerec.cpp:187]   --->   Operation 214 'fmul' 'tmp_8' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [2/5] (4.34ns)   --->   "%tmp_12 = fmul float %c_load_1, %c_load_1" [voicerec/voicerec.cpp:187]   --->   Operation 215 'fmul' 'tmp_12' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 4.34>
ST_13 : Operation 216 [1/5] (4.34ns)   --->   "%tmp_8 = fmul float %c_load, %c_load" [voicerec/voicerec.cpp:187]   --->   Operation 216 'fmul' 'tmp_8' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/5] (4.34ns)   --->   "%tmp_12 = fmul float %c_load_1, %c_load_1" [voicerec/voicerec.cpp:187]   --->   Operation 217 'fmul' 'tmp_12' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 4.31>
ST_14 : Operation 218 [9/9] (4.31ns)   --->   "%tmp_13 = fadd float %tmp_8, %tmp_12" [voicerec/voicerec.cpp:187]   --->   Operation 218 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 4.31>
ST_15 : Operation 219 [8/9] (4.31ns)   --->   "%tmp_13 = fadd float %tmp_8, %tmp_12" [voicerec/voicerec.cpp:187]   --->   Operation 219 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 4.31>
ST_16 : Operation 220 [7/9] (4.31ns)   --->   "%tmp_13 = fadd float %tmp_8, %tmp_12" [voicerec/voicerec.cpp:187]   --->   Operation 220 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 4.31>
ST_17 : Operation 221 [6/9] (4.31ns)   --->   "%tmp_13 = fadd float %tmp_8, %tmp_12" [voicerec/voicerec.cpp:187]   --->   Operation 221 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 4.31>
ST_18 : Operation 222 [5/9] (4.31ns)   --->   "%tmp_13 = fadd float %tmp_8, %tmp_12" [voicerec/voicerec.cpp:187]   --->   Operation 222 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 4.31>
ST_19 : Operation 223 [4/9] (4.31ns)   --->   "%tmp_13 = fadd float %tmp_8, %tmp_12" [voicerec/voicerec.cpp:187]   --->   Operation 223 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 4.31>
ST_20 : Operation 224 [3/9] (4.31ns)   --->   "%tmp_13 = fadd float %tmp_8, %tmp_12" [voicerec/voicerec.cpp:187]   --->   Operation 224 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 4.31>
ST_21 : Operation 225 [2/9] (4.31ns)   --->   "%tmp_13 = fadd float %tmp_8, %tmp_12" [voicerec/voicerec.cpp:187]   --->   Operation 225 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 4.31>
ST_22 : Operation 226 [1/9] (4.31ns)   --->   "%tmp_13 = fadd float %tmp_8, %tmp_12" [voicerec/voicerec.cpp:187]   --->   Operation 226 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 4.34>
ST_23 : Operation 227 [5/5] (4.34ns)   --->   "%tmp_14 = fmul float %tmp_13, 3.906250e-03" [voicerec/voicerec.cpp:187]   --->   Operation 227 'fmul' 'tmp_14' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 4.34>
ST_24 : Operation 228 [4/5] (4.34ns)   --->   "%tmp_14 = fmul float %tmp_13, 3.906250e-03" [voicerec/voicerec.cpp:187]   --->   Operation 228 'fmul' 'tmp_14' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 4.34>
ST_25 : Operation 229 [3/5] (4.34ns)   --->   "%tmp_14 = fmul float %tmp_13, 3.906250e-03" [voicerec/voicerec.cpp:187]   --->   Operation 229 'fmul' 'tmp_14' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 4.34>
ST_26 : Operation 230 [2/5] (4.34ns)   --->   "%tmp_14 = fmul float %tmp_13, 3.906250e-03" [voicerec/voicerec.cpp:187]   --->   Operation 230 'fmul' 'tmp_14' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 4.34>
ST_27 : Operation 231 [1/5] (4.34ns)   --->   "%tmp_14 = fmul float %tmp_13, 3.906250e-03" [voicerec/voicerec.cpp:187]   --->   Operation 231 'fmul' 'tmp_14' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 3.25>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_15 = zext i9 %i_1 to i64" [voicerec/voicerec.cpp:187]   --->   Operation 232 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%spec_addr = getelementptr inbounds [256 x float]* @spec, i64 0, i64 %tmp_15" [voicerec/voicerec.cpp:187]   --->   Operation 233 'getelementptr' 'spec_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (3.25ns)   --->   "store float %tmp_14, float* %spec_addr, align 4" [voicerec/voicerec.cpp:187]   --->   Operation 234 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_28 : Operation 235 [1/1] (0.00ns)   --->   "br label %5" [voicerec/voicerec.cpp:185]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 4> <Delay = 3.25>
ST_29 : Operation 236 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ %i_7, %._crit_edge6 ], [ 0, %.preheader4.preheader ]"   --->   Operation 236 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "%mellIdx = phi i32 [ %p_mellIdx, %._crit_edge6 ], [ 0, %.preheader4.preheader ]" [voicerec/voicerec.cpp:201]   --->   Operation 237 'phi' 'mellIdx' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 238 [1/1] (0.00ns)   --->   "%i_2_cast = zext i9 %i_2 to i10" [voicerec/voicerec.cpp:191]   --->   Operation 238 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 239 [1/1] (1.58ns)   --->   "%exitcond1 = icmp eq i9 %i_2, -256" [voicerec/voicerec.cpp:191]   --->   Operation 239 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 240 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 240 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 241 [1/1] (2.11ns)   --->   "%i_7 = add i9 %i_2, 1" [voicerec/voicerec.cpp:191]   --->   Operation 241 'add' 'i_7' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %7" [voicerec/voicerec.cpp:191]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_16 = sext i32 %mellIdx to i64" [voicerec/voicerec.cpp:193]   --->   Operation 243 'sext' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_29 : Operation 244 [1/1] (0.00ns)   --->   "%mell_addr = getelementptr [27 x i8]* @mell, i64 0, i64 %tmp_16" [voicerec/voicerec.cpp:193]   --->   Operation 244 'getelementptr' 'mell_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_29 : Operation 245 [2/2] (3.25ns)   --->   "%mell_load = load i8* %mell_addr, align 1" [voicerec/voicerec.cpp:193]   --->   Operation 245 'load' 'mell_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 676> <ROM>
ST_29 : Operation 246 [1/1] (1.66ns)   --->   "br label %.preheader" [voicerec/voicerec.cpp:206]   --->   Operation 246 'br' <Predicate = (exitcond1)> <Delay = 1.66>

State 30 <SV = 5> <Delay = 4.84>
ST_30 : Operation 247 [1/2] (3.25ns)   --->   "%mell_load = load i8* %mell_addr, align 1" [voicerec/voicerec.cpp:193]   --->   Operation 247 'load' 'mell_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 676> <ROM>
ST_30 : Operation 248 [1/1] (0.00ns)   --->   "%mell_load_cast = zext i8 %mell_load to i10" [voicerec/voicerec.cpp:193]   --->   Operation 248 'zext' 'mell_load_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 249 [1/1] (0.00ns)   --->   "%mell_load_cast_cast = zext i8 %mell_load to i9" [voicerec/voicerec.cpp:193]   --->   Operation 249 'zext' 'mell_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 250 [1/1] (1.58ns)   --->   "%tmp_17 = icmp eq i10 %i_2_cast, %mell_load_cast" [voicerec/voicerec.cpp:193]   --->   Operation 250 'icmp' 'tmp_17' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 251 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %8, label %._crit_edge5" [voicerec/voicerec.cpp:193]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_20 = zext i9 %i_2 to i64" [voicerec/voicerec.cpp:194]   --->   Operation 252 'zext' 'tmp_20' <Predicate = (tmp_17)> <Delay = 0.00>
ST_30 : Operation 253 [1/1] (0.00ns)   --->   "%spec_addr_1 = getelementptr inbounds [256 x float]* @spec, i64 0, i64 %tmp_20" [voicerec/voicerec.cpp:194]   --->   Operation 253 'getelementptr' 'spec_addr_1' <Predicate = (tmp_17)> <Delay = 0.00>
ST_30 : Operation 254 [2/2] (3.25ns)   --->   "%spec_load = load float* %spec_addr_1, align 4" [voicerec/voicerec.cpp:194]   --->   Operation 254 'load' 'spec_load' <Predicate = (tmp_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_30 : Operation 255 [2/2] (2.15ns)   --->   "%e_load = load float* getelementptr inbounds ([26 x float]* @e, i64 0, i64 0), align 16" [voicerec/voicerec.cpp:194]   --->   Operation 255 'load' 'e_load' <Predicate = (tmp_17)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>

State 31 <SV = 6> <Delay = 3.25>
ST_31 : Operation 256 [1/2] (3.25ns)   --->   "%spec_load = load float* %spec_addr_1, align 4" [voicerec/voicerec.cpp:194]   --->   Operation 256 'load' 'spec_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_31 : Operation 257 [1/2] (2.15ns)   --->   "%e_load = load float* getelementptr inbounds ([26 x float]* @e, i64 0, i64 0), align 16" [voicerec/voicerec.cpp:194]   --->   Operation 257 'load' 'e_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>

State 32 <SV = 7> <Delay = 4.31>
ST_32 : Operation 258 [9/9] (4.31ns)   --->   "%tmp_21 = fadd float %e_load, %spec_load" [voicerec/voicerec.cpp:194]   --->   Operation 258 'fadd' 'tmp_21' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 8> <Delay = 4.31>
ST_33 : Operation 259 [8/9] (4.31ns)   --->   "%tmp_21 = fadd float %e_load, %spec_load" [voicerec/voicerec.cpp:194]   --->   Operation 259 'fadd' 'tmp_21' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 9> <Delay = 4.31>
ST_34 : Operation 260 [7/9] (4.31ns)   --->   "%tmp_21 = fadd float %e_load, %spec_load" [voicerec/voicerec.cpp:194]   --->   Operation 260 'fadd' 'tmp_21' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 10> <Delay = 4.31>
ST_35 : Operation 261 [6/9] (4.31ns)   --->   "%tmp_21 = fadd float %e_load, %spec_load" [voicerec/voicerec.cpp:194]   --->   Operation 261 'fadd' 'tmp_21' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 11> <Delay = 4.31>
ST_36 : Operation 262 [5/9] (4.31ns)   --->   "%tmp_21 = fadd float %e_load, %spec_load" [voicerec/voicerec.cpp:194]   --->   Operation 262 'fadd' 'tmp_21' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 12> <Delay = 4.31>
ST_37 : Operation 263 [4/9] (4.31ns)   --->   "%tmp_21 = fadd float %e_load, %spec_load" [voicerec/voicerec.cpp:194]   --->   Operation 263 'fadd' 'tmp_21' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 13> <Delay = 4.31>
ST_38 : Operation 264 [3/9] (4.31ns)   --->   "%tmp_21 = fadd float %e_load, %spec_load" [voicerec/voicerec.cpp:194]   --->   Operation 264 'fadd' 'tmp_21' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 14> <Delay = 4.31>
ST_39 : Operation 265 [2/9] (4.31ns)   --->   "%tmp_21 = fadd float %e_load, %spec_load" [voicerec/voicerec.cpp:194]   --->   Operation 265 'fadd' 'tmp_21' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 15> <Delay = 4.31>
ST_40 : Operation 266 [1/9] (4.31ns)   --->   "%tmp_21 = fadd float %e_load, %spec_load" [voicerec/voicerec.cpp:194]   --->   Operation 266 'fadd' 'tmp_21' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 16> <Delay = 2.70>
ST_41 : Operation 267 [1/1] (2.15ns)   --->   "store float %tmp_21, float* getelementptr inbounds ([26 x float]* @e, i64 0, i64 0), align 16" [voicerec/voicerec.cpp:194]   --->   Operation 267 'store' <Predicate = (tmp_17)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_41 : Operation 268 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [voicerec/voicerec.cpp:195]   --->   Operation 268 'br' <Predicate = (tmp_17)> <Delay = 0.00>
ST_41 : Operation 269 [1/1] (1.58ns)   --->   "%tmp_22 = icmp ugt i9 %i_2, %mell_load_cast_cast" [voicerec/voicerec.cpp:197]   --->   Operation 269 'icmp' 'tmp_22' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %tmp_22, label %9, label %._crit_edge6" [voicerec/voicerec.cpp:197]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 271 [1/1] (2.70ns)   --->   "%tmp_23 = add nsw i32 %mellIdx, 1" [voicerec/voicerec.cpp:197]   --->   Operation 271 'add' 'tmp_23' <Predicate = (tmp_22)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 17> <Delay = 3.25>
ST_42 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_24 = sext i32 %tmp_23 to i64" [voicerec/voicerec.cpp:197]   --->   Operation 272 'sext' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 273 [1/1] (0.00ns)   --->   "%mell_addr_1 = getelementptr [27 x i8]* @mell, i64 0, i64 %tmp_24" [voicerec/voicerec.cpp:197]   --->   Operation 273 'getelementptr' 'mell_addr_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 274 [2/2] (3.25ns)   --->   "%mell_load_1 = load i8* %mell_addr_1, align 1" [voicerec/voicerec.cpp:197]   --->   Operation 274 'load' 'mell_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 676> <ROM>

State 43 <SV = 18> <Delay = 4.84>
ST_43 : Operation 275 [1/2] (3.25ns)   --->   "%mell_load_1 = load i8* %mell_addr_1, align 1" [voicerec/voicerec.cpp:197]   --->   Operation 275 'load' 'mell_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 676> <ROM>
ST_43 : Operation 276 [1/1] (0.00ns)   --->   "%mell_load_1_cast_cas = zext i8 %mell_load_1 to i9" [voicerec/voicerec.cpp:197]   --->   Operation 276 'zext' 'mell_load_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 277 [1/1] (1.58ns)   --->   "%tmp_25 = icmp ugt i9 %i_2, %mell_load_1_cast_cas" [voicerec/voicerec.cpp:197]   --->   Operation 277 'icmp' 'tmp_25' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %._crit_edge6, label %10" [voicerec/voicerec.cpp:197]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_26 = zext i9 %i_2 to i64" [voicerec/voicerec.cpp:198]   --->   Operation 279 'zext' 'tmp_26' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_43 : Operation 280 [1/1] (0.00ns)   --->   "%spec_addr_2 = getelementptr inbounds [256 x float]* @spec, i64 0, i64 %tmp_26" [voicerec/voicerec.cpp:198]   --->   Operation 280 'getelementptr' 'spec_addr_2' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_43 : Operation 281 [2/2] (3.25ns)   --->   "%spec_load_1 = load float* %spec_addr_2, align 4" [voicerec/voicerec.cpp:198]   --->   Operation 281 'load' 'spec_load_1' <Predicate = (!tmp_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_43 : Operation 282 [1/1] (0.00ns)   --->   "%e_addr_2 = getelementptr inbounds [26 x float]* @e, i64 0, i64 %tmp_16" [voicerec/voicerec.cpp:198]   --->   Operation 282 'getelementptr' 'e_addr_2' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_43 : Operation 283 [2/2] (2.15ns)   --->   "%e_load_2 = load float* %e_addr_2, align 4" [voicerec/voicerec.cpp:198]   --->   Operation 283 'load' 'e_load_2' <Predicate = (!tmp_25)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>

State 44 <SV = 19> <Delay = 3.25>
ST_44 : Operation 284 [1/2] (3.25ns)   --->   "%spec_load_1 = load float* %spec_addr_2, align 4" [voicerec/voicerec.cpp:198]   --->   Operation 284 'load' 'spec_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_44 : Operation 285 [1/2] (2.15ns)   --->   "%e_load_2 = load float* %e_addr_2, align 4" [voicerec/voicerec.cpp:198]   --->   Operation 285 'load' 'e_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>

State 45 <SV = 20> <Delay = 4.31>
ST_45 : Operation 286 [9/9] (4.31ns)   --->   "%tmp_27 = fadd float %e_load_2, %spec_load_1" [voicerec/voicerec.cpp:198]   --->   Operation 286 'fadd' 'tmp_27' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 21> <Delay = 4.31>
ST_46 : Operation 287 [8/9] (4.31ns)   --->   "%tmp_27 = fadd float %e_load_2, %spec_load_1" [voicerec/voicerec.cpp:198]   --->   Operation 287 'fadd' 'tmp_27' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 22> <Delay = 4.31>
ST_47 : Operation 288 [7/9] (4.31ns)   --->   "%tmp_27 = fadd float %e_load_2, %spec_load_1" [voicerec/voicerec.cpp:198]   --->   Operation 288 'fadd' 'tmp_27' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 23> <Delay = 4.31>
ST_48 : Operation 289 [6/9] (4.31ns)   --->   "%tmp_27 = fadd float %e_load_2, %spec_load_1" [voicerec/voicerec.cpp:198]   --->   Operation 289 'fadd' 'tmp_27' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 24> <Delay = 4.31>
ST_49 : Operation 290 [5/9] (4.31ns)   --->   "%tmp_27 = fadd float %e_load_2, %spec_load_1" [voicerec/voicerec.cpp:198]   --->   Operation 290 'fadd' 'tmp_27' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 25> <Delay = 4.31>
ST_50 : Operation 291 [4/9] (4.31ns)   --->   "%tmp_27 = fadd float %e_load_2, %spec_load_1" [voicerec/voicerec.cpp:198]   --->   Operation 291 'fadd' 'tmp_27' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 4.31>
ST_51 : Operation 292 [3/9] (4.31ns)   --->   "%tmp_27 = fadd float %e_load_2, %spec_load_1" [voicerec/voicerec.cpp:198]   --->   Operation 292 'fadd' 'tmp_27' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 27> <Delay = 4.31>
ST_52 : Operation 293 [2/9] (4.31ns)   --->   "%tmp_27 = fadd float %e_load_2, %spec_load_1" [voicerec/voicerec.cpp:198]   --->   Operation 293 'fadd' 'tmp_27' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 28> <Delay = 4.31>
ST_53 : Operation 294 [1/9] (4.31ns)   --->   "%tmp_27 = fadd float %e_load_2, %spec_load_1" [voicerec/voicerec.cpp:198]   --->   Operation 294 'fadd' 'tmp_27' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 29> <Delay = 2.70>
ST_54 : Operation 295 [1/1] (2.15ns)   --->   "store float %tmp_27, float* %e_addr_2, align 4" [voicerec/voicerec.cpp:198]   --->   Operation 295 'store' <Predicate = (tmp_22 & !tmp_25)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_54 : Operation 296 [1/1] (0.00ns)   --->   "br label %._crit_edge6" [voicerec/voicerec.cpp:199]   --->   Operation 296 'br' <Predicate = (tmp_22 & !tmp_25)> <Delay = 0.00>
ST_54 : Operation 297 [1/1] (2.70ns)   --->   "%mellIdx_1 = add nsw i32 %mellIdx, 1" [voicerec/voicerec.cpp:201]   --->   Operation 297 'add' 'mellIdx_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 30> <Delay = 3.25>
ST_55 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_28 = sext i32 %mellIdx_1 to i64" [voicerec/voicerec.cpp:201]   --->   Operation 298 'sext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 299 [1/1] (0.00ns)   --->   "%mell_addr_2 = getelementptr [27 x i8]* @mell, i64 0, i64 %tmp_28" [voicerec/voicerec.cpp:201]   --->   Operation 299 'getelementptr' 'mell_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 300 [2/2] (3.25ns)   --->   "%mell_load_2 = load i8* %mell_addr_2, align 1" [voicerec/voicerec.cpp:201]   --->   Operation 300 'load' 'mell_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 676> <ROM>

State 56 <SV = 31> <Delay = 4.84>
ST_56 : Operation 301 [1/2] (3.25ns)   --->   "%mell_load_2 = load i8* %mell_addr_2, align 1" [voicerec/voicerec.cpp:201]   --->   Operation 301 'load' 'mell_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 676> <ROM>
ST_56 : Operation 302 [1/1] (0.00ns)   --->   "%mell_load_2_cast = zext i8 %mell_load_2 to i10" [voicerec/voicerec.cpp:201]   --->   Operation 302 'zext' 'mell_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 303 [1/1] (1.58ns)   --->   "%tmp_29 = icmp eq i10 %i_2_cast, %mell_load_2_cast" [voicerec/voicerec.cpp:201]   --->   Operation 303 'icmp' 'tmp_29' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 32> <Delay = 0.79>
ST_57 : Operation 304 [1/1] (0.79ns)   --->   "%p_mellIdx = select i1 %tmp_29, i32 %mellIdx_1, i32 %mellIdx" [voicerec/voicerec.cpp:201]   --->   Operation 304 'select' 'p_mellIdx' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 305 [1/1] (0.00ns)   --->   "br label %.preheader4" [voicerec/voicerec.cpp:191]   --->   Operation 305 'br' <Predicate = true> <Delay = 0.00>

State 58 <SV = 5> <Delay = 2.15>
ST_58 : Operation 306 [1/1] (0.00ns)   --->   "%i_3 = phi i5 [ %i_6, %13 ], [ 0, %.preheader.preheader ]"   --->   Operation 306 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 307 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i5 %i_3, -6" [voicerec/voicerec.cpp:206]   --->   Operation 307 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 308 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 308 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 309 [1/1] (1.86ns)   --->   "%i_6 = add i5 %i_3, 1" [voicerec/voicerec.cpp:206]   --->   Operation 309 'add' 'i_6' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 310 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %14, label %11" [voicerec/voicerec.cpp:206]   --->   Operation 310 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_18 = zext i5 %i_3 to i64" [voicerec/voicerec.cpp:207]   --->   Operation 311 'zext' 'tmp_18' <Predicate = (!exitcond)> <Delay = 0.00>
ST_58 : Operation 312 [1/1] (0.00ns)   --->   "%e_addr_1 = getelementptr inbounds [26 x float]* @e, i64 0, i64 %tmp_18" [voicerec/voicerec.cpp:207]   --->   Operation 312 'getelementptr' 'e_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_58 : Operation 313 [2/2] (2.15ns)   --->   "%e_load_1 = load float* %e_addr_1, align 4" [voicerec/voicerec.cpp:207]   --->   Operation 313 'load' 'e_load_1' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_58 : Operation 314 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_19)" [voicerec/voicerec.cpp:213]   --->   Operation 314 'specregionend' 'empty_13' <Predicate = (exitcond)> <Delay = 0.00>
ST_58 : Operation 315 [1/1] (1.66ns)   --->   "br label %15" [voicerec/voicerec.cpp:55->voicerec/voicerec.cpp:215]   --->   Operation 315 'br' <Predicate = (exitcond)> <Delay = 1.66>

State 59 <SV = 6> <Delay = 2.15>
ST_59 : Operation 316 [1/2] (2.15ns)   --->   "%e_load_1 = load float* %e_addr_1, align 4" [voicerec/voicerec.cpp:207]   --->   Operation 316 'load' 'e_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>

State 60 <SV = 7> <Delay = 4.24>
ST_60 : Operation 317 [3/3] (4.24ns)   --->   "%tmp_37 = fcmp ole float %e_load_1, 0.000000e+00" [voicerec/voicerec.cpp:207]   --->   Operation 317 'fcmp' 'tmp_37' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 2> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 8> <Delay = 4.24>
ST_61 : Operation 318 [2/3] (4.24ns)   --->   "%tmp_37 = fcmp ole float %e_load_1, 0.000000e+00" [voicerec/voicerec.cpp:207]   --->   Operation 318 'fcmp' 'tmp_37' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 2> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 9> <Delay = 4.24>
ST_62 : Operation 319 [1/1] (0.00ns)   --->   "%x_assign_to_int = bitcast float %e_load_1 to i32" [voicerec/voicerec.cpp:207]   --->   Operation 319 'bitcast' 'x_assign_to_int' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_assign_to_int, i32 23, i32 30)" [voicerec/voicerec.cpp:207]   --->   Operation 320 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i32 %x_assign_to_int to i23" [voicerec/voicerec.cpp:207]   --->   Operation 321 'trunc' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 322 [1/1] (1.47ns)   --->   "%notlhs = icmp ne i8 %tmp_34, -1" [voicerec/voicerec.cpp:207]   --->   Operation 322 'icmp' 'notlhs' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 323 [1/1] (2.40ns)   --->   "%notrhs = icmp eq i23 %tmp_47, 0" [voicerec/voicerec.cpp:207]   --->   Operation 323 'icmp' 'notrhs' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 324 [1/3] (4.24ns)   --->   "%tmp_37 = fcmp ole float %e_load_1, 0.000000e+00" [voicerec/voicerec.cpp:207]   --->   Operation 324 'fcmp' 'tmp_37' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 2> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 10> <Delay = 6.46>
ST_63 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_36 = or i1 %notrhs, %notlhs" [voicerec/voicerec.cpp:207]   --->   Operation 325 'or' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 326 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_38 = and i1 %tmp_36, %tmp_37" [voicerec/voicerec.cpp:207]   --->   Operation 326 'and' 'tmp_38' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 327 [1/1] (1.66ns)   --->   "br i1 %tmp_38, label %13, label %12" [voicerec/voicerec.cpp:207]   --->   Operation 327 'br' <Predicate = true> <Delay = 1.66>
ST_63 : Operation 328 [1/1] (0.00ns)   --->   "%mx_i_i = call i30 @_ssdm_op_BitConcatenate.i30.i7.i23(i7 -2, i23 %tmp_47)" [voicerec/voicerec.cpp:35->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 328 'bitconcatenate' 'mx_i_i' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_63 : Operation 329 [1/1] (0.00ns)   --->   "%mx_i_i_cast = zext i30 %mx_i_i to i32" [voicerec/voicerec.cpp:35->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 329 'zext' 'mx_i_i_cast' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_63 : Operation 330 [8/8] (6.46ns)   --->   "%y = uitofp i32 %x_assign_to_int to float" [voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 330 'uitofp' 'y' <Predicate = (!tmp_38)> <Delay = 6.46> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 7> <II = 1> <Delay = 6.46> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_54_i_i = bitcast i32 %mx_i_i_cast to float" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 331 'bitcast' 'tmp_54_i_i' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_63 : Operation 332 [9/9] (4.31ns)   --->   "%tmp_57_i_i = fadd float %tmp_54_i_i, 0x3FD6889F20000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 332 'fadd' 'tmp_57_i_i' <Predicate = (!tmp_38)> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 11> <Delay = 6.46>
ST_64 : Operation 333 [7/8] (6.46ns)   --->   "%y = uitofp i32 %x_assign_to_int to float" [voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 333 'uitofp' 'y' <Predicate = true> <Delay = 6.46> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 7> <II = 1> <Delay = 6.46> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 334 [8/9] (4.31ns)   --->   "%tmp_57_i_i = fadd float %tmp_54_i_i, 0x3FD6889F20000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 334 'fadd' 'tmp_57_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 12> <Delay = 6.46>
ST_65 : Operation 335 [6/8] (6.46ns)   --->   "%y = uitofp i32 %x_assign_to_int to float" [voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 335 'uitofp' 'y' <Predicate = true> <Delay = 6.46> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 7> <II = 1> <Delay = 6.46> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 336 [7/9] (4.31ns)   --->   "%tmp_57_i_i = fadd float %tmp_54_i_i, 0x3FD6889F20000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 336 'fadd' 'tmp_57_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 13> <Delay = 6.46>
ST_66 : Operation 337 [5/8] (6.46ns)   --->   "%y = uitofp i32 %x_assign_to_int to float" [voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 337 'uitofp' 'y' <Predicate = true> <Delay = 6.46> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 7> <II = 1> <Delay = 6.46> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 338 [6/9] (4.31ns)   --->   "%tmp_57_i_i = fadd float %tmp_54_i_i, 0x3FD6889F20000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 338 'fadd' 'tmp_57_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 14> <Delay = 6.46>
ST_67 : Operation 339 [4/8] (6.46ns)   --->   "%y = uitofp i32 %x_assign_to_int to float" [voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 339 'uitofp' 'y' <Predicate = true> <Delay = 6.46> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 7> <II = 1> <Delay = 6.46> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 340 [5/9] (4.31ns)   --->   "%tmp_57_i_i = fadd float %tmp_54_i_i, 0x3FD6889F20000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 340 'fadd' 'tmp_57_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 15> <Delay = 6.46>
ST_68 : Operation 341 [3/8] (6.46ns)   --->   "%y = uitofp i32 %x_assign_to_int to float" [voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 341 'uitofp' 'y' <Predicate = true> <Delay = 6.46> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 7> <II = 1> <Delay = 6.46> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 342 [4/9] (4.31ns)   --->   "%tmp_57_i_i = fadd float %tmp_54_i_i, 0x3FD6889F20000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 342 'fadd' 'tmp_57_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 16> <Delay = 6.46>
ST_69 : Operation 343 [2/8] (6.46ns)   --->   "%y = uitofp i32 %x_assign_to_int to float" [voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 343 'uitofp' 'y' <Predicate = true> <Delay = 6.46> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 7> <II = 1> <Delay = 6.46> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 344 [3/9] (4.31ns)   --->   "%tmp_57_i_i = fadd float %tmp_54_i_i, 0x3FD6889F20000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 344 'fadd' 'tmp_57_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 17> <Delay = 6.46>
ST_70 : Operation 345 [1/8] (6.46ns)   --->   "%y = uitofp i32 %x_assign_to_int to float" [voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 345 'uitofp' 'y' <Predicate = true> <Delay = 6.46> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 7> <II = 1> <Delay = 6.46> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 346 [2/9] (4.31ns)   --->   "%tmp_57_i_i = fadd float %tmp_54_i_i, 0x3FD6889F20000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 346 'fadd' 'tmp_57_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 18> <Delay = 4.34>
ST_71 : Operation 347 [5/5] (4.34ns)   --->   "%y_1 = fmul float %y, 0x3E80000000000000" [voicerec/voicerec.cpp:37->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 347 'fmul' 'y_1' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 348 [1/9] (4.31ns)   --->   "%tmp_57_i_i = fadd float %tmp_54_i_i, 0x3FD6889F20000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 348 'fadd' 'tmp_57_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 19> <Delay = 4.34>
ST_72 : Operation 349 [4/5] (4.34ns)   --->   "%y_1 = fmul float %y, 0x3E80000000000000" [voicerec/voicerec.cpp:37->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 349 'fmul' 'y_1' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 350 [30/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 350 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 20> <Delay = 4.34>
ST_73 : Operation 351 [3/5] (4.34ns)   --->   "%y_1 = fmul float %y, 0x3E80000000000000" [voicerec/voicerec.cpp:37->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 351 'fmul' 'y_1' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 352 [29/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 352 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 21> <Delay = 4.34>
ST_74 : Operation 353 [2/5] (4.34ns)   --->   "%y_1 = fmul float %y, 0x3E80000000000000" [voicerec/voicerec.cpp:37->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 353 'fmul' 'y_1' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 354 [28/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 354 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 22> <Delay = 4.34>
ST_75 : Operation 355 [1/5] (4.34ns)   --->   "%y_1 = fmul float %y, 0x3E80000000000000" [voicerec/voicerec.cpp:37->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 355 'fmul' 'y_1' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 356 [27/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 356 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 23> <Delay = 4.31>
ST_76 : Operation 357 [9/9] (4.31ns)   --->   "%tmp_53_i_i = fadd float %y_1, 0xC05F0E6EE0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 357 'fadd' 'tmp_53_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 358 [26/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 358 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 24> <Delay = 4.31>
ST_77 : Operation 359 [8/9] (4.31ns)   --->   "%tmp_53_i_i = fadd float %y_1, 0xC05F0E6EE0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 359 'fadd' 'tmp_53_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 360 [25/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 360 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 25> <Delay = 4.31>
ST_78 : Operation 361 [7/9] (4.31ns)   --->   "%tmp_53_i_i = fadd float %y_1, 0xC05F0E6EE0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 361 'fadd' 'tmp_53_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 362 [24/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 362 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 26> <Delay = 4.31>
ST_79 : Operation 363 [6/9] (4.31ns)   --->   "%tmp_53_i_i = fadd float %y_1, 0xC05F0E6EE0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 363 'fadd' 'tmp_53_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 364 [23/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 364 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 27> <Delay = 4.34>
ST_80 : Operation 365 [5/9] (4.31ns)   --->   "%tmp_53_i_i = fadd float %y_1, 0xC05F0E6EE0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 365 'fadd' 'tmp_53_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 366 [5/5] (4.34ns)   --->   "%tmp_55_i_i = fmul float %tmp_54_i_i, 0x3FF7F7EEA0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 366 'fmul' 'tmp_55_i_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 367 [22/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 367 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 28> <Delay = 4.34>
ST_81 : Operation 368 [4/9] (4.31ns)   --->   "%tmp_53_i_i = fadd float %y_1, 0xC05F0E6EE0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 368 'fadd' 'tmp_53_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 369 [4/5] (4.34ns)   --->   "%tmp_55_i_i = fmul float %tmp_54_i_i, 0x3FF7F7EEA0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 369 'fmul' 'tmp_55_i_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 370 [21/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 370 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 29> <Delay = 4.34>
ST_82 : Operation 371 [3/9] (4.31ns)   --->   "%tmp_53_i_i = fadd float %y_1, 0xC05F0E6EE0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 371 'fadd' 'tmp_53_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 372 [3/5] (4.34ns)   --->   "%tmp_55_i_i = fmul float %tmp_54_i_i, 0x3FF7F7EEA0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 372 'fmul' 'tmp_55_i_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 373 [20/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 373 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 30> <Delay = 4.34>
ST_83 : Operation 374 [2/9] (4.31ns)   --->   "%tmp_53_i_i = fadd float %y_1, 0xC05F0E6EE0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 374 'fadd' 'tmp_53_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 375 [2/5] (4.34ns)   --->   "%tmp_55_i_i = fmul float %tmp_54_i_i, 0x3FF7F7EEA0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 375 'fmul' 'tmp_55_i_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 376 [19/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 376 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 31> <Delay = 4.34>
ST_84 : Operation 377 [1/9] (4.31ns)   --->   "%tmp_53_i_i = fadd float %y_1, 0xC05F0E6EE0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 377 'fadd' 'tmp_53_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 378 [1/5] (4.34ns)   --->   "%tmp_55_i_i = fmul float %tmp_54_i_i, 0x3FF7F7EEA0000000" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 378 'fmul' 'tmp_55_i_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 379 [18/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 379 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 32> <Delay = 4.31>
ST_85 : Operation 380 [9/9] (4.31ns)   --->   "%tmp_56_i_i = fsub float %tmp_53_i_i, %tmp_55_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 380 'fsub' 'tmp_56_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 381 [17/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 381 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 33> <Delay = 4.31>
ST_86 : Operation 382 [8/9] (4.31ns)   --->   "%tmp_56_i_i = fsub float %tmp_53_i_i, %tmp_55_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 382 'fsub' 'tmp_56_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 383 [16/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 383 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 34> <Delay = 4.31>
ST_87 : Operation 384 [7/9] (4.31ns)   --->   "%tmp_56_i_i = fsub float %tmp_53_i_i, %tmp_55_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 384 'fsub' 'tmp_56_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 385 [15/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 385 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 35> <Delay = 4.31>
ST_88 : Operation 386 [6/9] (4.31ns)   --->   "%tmp_56_i_i = fsub float %tmp_53_i_i, %tmp_55_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 386 'fsub' 'tmp_56_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 387 [14/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 387 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 36> <Delay = 4.31>
ST_89 : Operation 388 [5/9] (4.31ns)   --->   "%tmp_56_i_i = fsub float %tmp_53_i_i, %tmp_55_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 388 'fsub' 'tmp_56_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 389 [13/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 389 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 37> <Delay = 4.31>
ST_90 : Operation 390 [4/9] (4.31ns)   --->   "%tmp_56_i_i = fsub float %tmp_53_i_i, %tmp_55_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 390 'fsub' 'tmp_56_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 391 [12/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 391 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 38> <Delay = 4.31>
ST_91 : Operation 392 [3/9] (4.31ns)   --->   "%tmp_56_i_i = fsub float %tmp_53_i_i, %tmp_55_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 392 'fsub' 'tmp_56_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 393 [11/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 393 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 39> <Delay = 4.31>
ST_92 : Operation 394 [2/9] (4.31ns)   --->   "%tmp_56_i_i = fsub float %tmp_53_i_i, %tmp_55_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 394 'fsub' 'tmp_56_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 395 [10/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 395 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 40> <Delay = 4.31>
ST_93 : Operation 396 [1/9] (4.31ns)   --->   "%tmp_56_i_i = fsub float %tmp_53_i_i, %tmp_55_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 396 'fsub' 'tmp_56_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 397 [9/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 397 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 41> <Delay = 3.13>
ST_94 : Operation 398 [8/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 398 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 42> <Delay = 3.13>
ST_95 : Operation 399 [7/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 399 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 43> <Delay = 3.13>
ST_96 : Operation 400 [6/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 400 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 44> <Delay = 3.13>
ST_97 : Operation 401 [5/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 401 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 45> <Delay = 3.13>
ST_98 : Operation 402 [4/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 402 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 46> <Delay = 3.13>
ST_99 : Operation 403 [3/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 403 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 47> <Delay = 3.13>
ST_100 : Operation 404 [2/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 404 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 48> <Delay = 3.13>
ST_101 : Operation 405 [1/30] (3.13ns)   --->   "%tmp_58_i_i = fdiv float 0x3FFB9D3460000000, %tmp_57_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 405 'fdiv' 'tmp_58_i_i' <Predicate = true> <Delay = 3.13> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 49> <Delay = 4.31>
ST_102 : Operation 406 [9/9] (4.31ns)   --->   "%tmp_59_i_i = fsub float %tmp_56_i_i, %tmp_58_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 406 'fsub' 'tmp_59_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 50> <Delay = 4.31>
ST_103 : Operation 407 [8/9] (4.31ns)   --->   "%tmp_59_i_i = fsub float %tmp_56_i_i, %tmp_58_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 407 'fsub' 'tmp_59_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 51> <Delay = 4.31>
ST_104 : Operation 408 [7/9] (4.31ns)   --->   "%tmp_59_i_i = fsub float %tmp_56_i_i, %tmp_58_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 408 'fsub' 'tmp_59_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 52> <Delay = 4.31>
ST_105 : Operation 409 [6/9] (4.31ns)   --->   "%tmp_59_i_i = fsub float %tmp_56_i_i, %tmp_58_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 409 'fsub' 'tmp_59_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 53> <Delay = 4.31>
ST_106 : Operation 410 [5/9] (4.31ns)   --->   "%tmp_59_i_i = fsub float %tmp_56_i_i, %tmp_58_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 410 'fsub' 'tmp_59_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 54> <Delay = 4.31>
ST_107 : Operation 411 [4/9] (4.31ns)   --->   "%tmp_59_i_i = fsub float %tmp_56_i_i, %tmp_58_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 411 'fsub' 'tmp_59_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 55> <Delay = 4.31>
ST_108 : Operation 412 [3/9] (4.31ns)   --->   "%tmp_59_i_i = fsub float %tmp_56_i_i, %tmp_58_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 412 'fsub' 'tmp_59_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 56> <Delay = 4.31>
ST_109 : Operation 413 [2/9] (4.31ns)   --->   "%tmp_59_i_i = fsub float %tmp_56_i_i, %tmp_58_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 413 'fsub' 'tmp_59_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 57> <Delay = 4.31>
ST_110 : Operation 414 [1/9] (4.31ns)   --->   "%tmp_59_i_i = fsub float %tmp_56_i_i, %tmp_58_i_i" [voicerec/voicerec.cpp:38->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 414 'fsub' 'tmp_59_i_i' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 58> <Delay = 4.34>
ST_111 : Operation 415 [5/5] (4.34ns)   --->   "%tmp_i = fmul float %tmp_59_i_i, 0x3FE62E4300000000" [voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 415 'fmul' 'tmp_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 59> <Delay = 4.34>
ST_112 : Operation 416 [4/5] (4.34ns)   --->   "%tmp_i = fmul float %tmp_59_i_i, 0x3FE62E4300000000" [voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 416 'fmul' 'tmp_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 60> <Delay = 4.34>
ST_113 : Operation 417 [3/5] (4.34ns)   --->   "%tmp_i = fmul float %tmp_59_i_i, 0x3FE62E4300000000" [voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 417 'fmul' 'tmp_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 61> <Delay = 4.34>
ST_114 : Operation 418 [2/5] (4.34ns)   --->   "%tmp_i = fmul float %tmp_59_i_i, 0x3FE62E4300000000" [voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 418 'fmul' 'tmp_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 62> <Delay = 4.34>
ST_115 : Operation 419 [1/5] (4.34ns)   --->   "%tmp_i = fmul float %tmp_59_i_i, 0x3FE62E4300000000" [voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 419 'fmul' 'tmp_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 63> <Delay = 3.81>
ST_116 : Operation 420 [1/1] (1.66ns)   --->   "br label %13"   --->   Operation 420 'br' <Predicate = (!tmp_38)> <Delay = 1.66>
ST_116 : Operation 421 [1/1] (0.00ns)   --->   "%storemerge = phi float [ %tmp_i, %12 ], [ 0.000000e+00, %11 ]" [voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210]   --->   Operation 421 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 422 [1/1] (2.15ns)   --->   "store float %storemerge, float* %e_addr_1, align 4" [voicerec/voicerec.cpp:210]   --->   Operation 422 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_116 : Operation 423 [1/1] (0.00ns)   --->   "br label %.preheader" [voicerec/voicerec.cpp:206]   --->   Operation 423 'br' <Predicate = true> <Delay = 0.00>

State 117 <SV = 6> <Delay = 2.23>
ST_117 : Operation 424 [1/1] (0.00ns)   --->   "%k_i = phi i4 [ 0, %14 ], [ %k, %19 ]"   --->   Operation 424 'phi' 'k_i' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 425 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %14 ], [ %next_mul, %19 ]"   --->   Operation 425 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 426 [1/1] (2.11ns)   --->   "%next_mul = add i9 %phi_mul, 26"   --->   Operation 426 'add' 'next_mul' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 427 [1/1] (1.44ns)   --->   "%exitcond1_i = icmp eq i4 %k_i, -2" [voicerec/voicerec.cpp:55->voicerec/voicerec.cpp:215]   --->   Operation 427 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 428 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 428 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 429 [1/1] (1.77ns)   --->   "%k = add i4 %k_i, 1" [voicerec/voicerec.cpp:55->voicerec/voicerec.cpp:215]   --->   Operation 429 'add' 'k' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 430 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %dct_ii.exit, label %16" [voicerec/voicerec.cpp:55->voicerec/voicerec.cpp:215]   --->   Operation 430 'br' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 431 [1/1] (1.44ns)   --->   "%tmp_i_15 = icmp eq i4 %k_i, 0" [voicerec/voicerec.cpp:57->voicerec/voicerec.cpp:215]   --->   Operation 431 'icmp' 'tmp_i_15' <Predicate = (!exitcond1_i)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 432 [1/1] (0.79ns)   --->   "%s = select i1 %tmp_i_15, float 0x3FE6A09E60000000, float 1.000000e+00" [voicerec/voicerec.cpp:57->voicerec/voicerec.cpp:215]   --->   Operation 432 'select' 's' <Predicate = (!exitcond1_i)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_i1_cast = zext i4 %k_i to i11" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 433 'zext' 'tmp_i1_cast' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_117 : Operation 434 [1/1] (2.12ns)   --->   "%tmp_45 = add i11 %tmp_41, %tmp_i1_cast" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 434 'add' 'tmp_45' <Predicate = (!exitcond1_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_45_cast = sext i11 %tmp_45 to i64" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 435 'sext' 'tmp_45_cast' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_117 : Operation 436 [1/1] (0.00ns)   --->   "%ret_addr = getelementptr [882 x float]* %ret, i64 0, i64 %tmp_45_cast" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 436 'getelementptr' 'ret_addr' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_117 : Operation 437 [1/1] (1.66ns)   --->   "br label %17" [voicerec/voicerec.cpp:58->voicerec/voicerec.cpp:215]   --->   Operation 437 'br' <Predicate = (!exitcond1_i)> <Delay = 1.66>
ST_117 : Operation 438 [1/1] (0.00ns)   --->   "ret void" [voicerec/voicerec.cpp:217]   --->   Operation 438 'ret' <Predicate = (exitcond1_i)> <Delay = 0.00>

State 118 <SV = 7> <Delay = 4.09>
ST_118 : Operation 439 [1/1] (0.00ns)   --->   "%sum_i = phi float [ 0.000000e+00, %16 ], [ %sum, %18 ]"   --->   Operation 439 'phi' 'sum_i' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 440 [1/1] (0.00ns)   --->   "%n_i = phi i5 [ 0, %16 ], [ %n, %18 ]"   --->   Operation 440 'phi' 'n_i' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 441 [1/1] (1.44ns)   --->   "%exitcond_i = icmp eq i5 %n_i, -6" [voicerec/voicerec.cpp:58->voicerec/voicerec.cpp:215]   --->   Operation 441 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 442 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 442 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 443 [1/1] (1.86ns)   --->   "%n = add i5 %n_i, 1" [voicerec/voicerec.cpp:58->voicerec/voicerec.cpp:215]   --->   Operation 443 'add' 'n' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 444 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %19, label %18" [voicerec/voicerec.cpp:58->voicerec/voicerec.cpp:215]   --->   Operation 444 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_63_i = zext i5 %n_i to i64" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 445 'zext' 'tmp_63_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_118 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_63_i_cast = zext i5 %n_i to i9" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 446 'zext' 'tmp_63_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_118 : Operation 447 [1/1] (2.11ns)   --->   "%tmp_46 = add i9 %phi_mul, %tmp_63_i_cast" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 447 'add' 'tmp_46' <Predicate = (!exitcond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 448 [1/1] (0.00ns)   --->   "%e_addr_3 = getelementptr [26 x float]* @e, i64 0, i64 %tmp_63_i" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 448 'getelementptr' 'e_addr_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_118 : Operation 449 [2/2] (2.15ns)   --->   "%e_load_3 = load float* %e_addr_3, align 4" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 449 'load' 'e_load_3' <Predicate = (!exitcond_i)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_118 : Operation 450 [2/2] (4.09ns)   --->   "%tmp_60_i = fpext float %sum_i to double" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 450 'fpext' 'tmp_60_i' <Predicate = (exitcond_i)> <Delay = 4.09> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 119 <SV = 8> <Delay = 2.15>
ST_119 : Operation 451 [1/2] (2.15ns)   --->   "%e_load_3 = load float* %e_addr_3, align 4" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 451 'load' 'e_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>

State 120 <SV = 9> <Delay = 4.34>
ST_120 : Operation 452 [5/5] (4.34ns)   --->   "%tmp_64_i = fmul float %s, %e_load_3" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 452 'fmul' 'tmp_64_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 10> <Delay = 4.34>
ST_121 : Operation 453 [4/5] (4.34ns)   --->   "%tmp_64_i = fmul float %s, %e_load_3" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 453 'fmul' 'tmp_64_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 11> <Delay = 4.34>
ST_122 : Operation 454 [3/5] (4.34ns)   --->   "%tmp_64_i = fmul float %s, %e_load_3" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 454 'fmul' 'tmp_64_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 12> <Delay = 4.34>
ST_123 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i9 %tmp_46 to i64" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 455 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 456 [1/1] (0.00ns)   --->   "%dctMatrix_addr = getelementptr [676 x float]* @dctMatrix, i64 0, i64 %tmp_46_cast" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 456 'getelementptr' 'dctMatrix_addr' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 457 [2/5] (4.34ns)   --->   "%tmp_64_i = fmul float %s, %e_load_3" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 457 'fmul' 'tmp_64_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 458 [2/2] (3.25ns)   --->   "%dctMatrix_load = load float* %dctMatrix_addr, align 4" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 458 'load' 'dctMatrix_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 676> <ROM>

State 124 <SV = 13> <Delay = 4.34>
ST_124 : Operation 459 [1/5] (4.34ns)   --->   "%tmp_64_i = fmul float %s, %e_load_3" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 459 'fmul' 'tmp_64_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 460 [1/2] (3.25ns)   --->   "%dctMatrix_load = load float* %dctMatrix_addr, align 4" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 460 'load' 'dctMatrix_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 676> <ROM>

State 125 <SV = 14> <Delay = 4.34>
ST_125 : Operation 461 [5/5] (4.34ns)   --->   "%tmp_65_i = fmul float %tmp_64_i, %dctMatrix_load" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 461 'fmul' 'tmp_65_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 15> <Delay = 4.34>
ST_126 : Operation 462 [4/5] (4.34ns)   --->   "%tmp_65_i = fmul float %tmp_64_i, %dctMatrix_load" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 462 'fmul' 'tmp_65_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 16> <Delay = 4.34>
ST_127 : Operation 463 [3/5] (4.34ns)   --->   "%tmp_65_i = fmul float %tmp_64_i, %dctMatrix_load" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 463 'fmul' 'tmp_65_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 17> <Delay = 4.34>
ST_128 : Operation 464 [2/5] (4.34ns)   --->   "%tmp_65_i = fmul float %tmp_64_i, %dctMatrix_load" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 464 'fmul' 'tmp_65_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 18> <Delay = 4.34>
ST_129 : Operation 465 [1/5] (4.34ns)   --->   "%tmp_65_i = fmul float %tmp_64_i, %dctMatrix_load" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 465 'fmul' 'tmp_65_i' <Predicate = true> <Delay = 4.34> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 19> <Delay = 4.31>
ST_130 : Operation 466 [9/9] (4.31ns)   --->   "%sum = fadd float %sum_i, %tmp_65_i" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 466 'fadd' 'sum' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 20> <Delay = 4.31>
ST_131 : Operation 467 [8/9] (4.31ns)   --->   "%sum = fadd float %sum_i, %tmp_65_i" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 467 'fadd' 'sum' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 21> <Delay = 4.31>
ST_132 : Operation 468 [7/9] (4.31ns)   --->   "%sum = fadd float %sum_i, %tmp_65_i" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 468 'fadd' 'sum' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 22> <Delay = 4.31>
ST_133 : Operation 469 [6/9] (4.31ns)   --->   "%sum = fadd float %sum_i, %tmp_65_i" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 469 'fadd' 'sum' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 23> <Delay = 4.31>
ST_134 : Operation 470 [5/9] (4.31ns)   --->   "%sum = fadd float %sum_i, %tmp_65_i" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 470 'fadd' 'sum' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 24> <Delay = 4.31>
ST_135 : Operation 471 [4/9] (4.31ns)   --->   "%sum = fadd float %sum_i, %tmp_65_i" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 471 'fadd' 'sum' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 25> <Delay = 4.31>
ST_136 : Operation 472 [3/9] (4.31ns)   --->   "%sum = fadd float %sum_i, %tmp_65_i" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 472 'fadd' 'sum' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 26> <Delay = 4.31>
ST_137 : Operation 473 [2/9] (4.31ns)   --->   "%sum = fadd float %sum_i, %tmp_65_i" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 473 'fadd' 'sum' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 27> <Delay = 4.31>
ST_138 : Operation 474 [1/9] (4.31ns)   --->   "%sum = fadd float %sum_i, %tmp_65_i" [voicerec/voicerec.cpp:59->voicerec/voicerec.cpp:215]   --->   Operation 474 'fadd' 'sum' <Predicate = true> <Delay = 4.31> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 475 [1/1] (0.00ns)   --->   "br label %17" [voicerec/voicerec.cpp:58->voicerec/voicerec.cpp:215]   --->   Operation 475 'br' <Predicate = true> <Delay = 0.00>

State 139 <SV = 8> <Delay = 4.09>
ST_139 : Operation 476 [1/2] (4.09ns)   --->   "%tmp_60_i = fpext float %sum_i to double" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 476 'fpext' 'tmp_60_i' <Predicate = true> <Delay = 4.09> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 140 <SV = 9> <Delay = 4.35>
ST_140 : Operation 477 [10/10] (4.35ns)   --->   "%tmp_61_i = fmul double %tmp_60_i, 0x3FD1C01AA03BE89E" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 477 'dmul' 'tmp_61_i' <Predicate = true> <Delay = 4.35> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 9> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 10> <Delay = 4.35>
ST_141 : Operation 478 [9/10] (4.35ns)   --->   "%tmp_61_i = fmul double %tmp_60_i, 0x3FD1C01AA03BE89E" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 478 'dmul' 'tmp_61_i' <Predicate = true> <Delay = 4.35> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 9> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 11> <Delay = 4.35>
ST_142 : Operation 479 [8/10] (4.35ns)   --->   "%tmp_61_i = fmul double %tmp_60_i, 0x3FD1C01AA03BE89E" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 479 'dmul' 'tmp_61_i' <Predicate = true> <Delay = 4.35> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 9> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 12> <Delay = 4.35>
ST_143 : Operation 480 [7/10] (4.35ns)   --->   "%tmp_61_i = fmul double %tmp_60_i, 0x3FD1C01AA03BE89E" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 480 'dmul' 'tmp_61_i' <Predicate = true> <Delay = 4.35> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 9> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 13> <Delay = 4.35>
ST_144 : Operation 481 [6/10] (4.35ns)   --->   "%tmp_61_i = fmul double %tmp_60_i, 0x3FD1C01AA03BE89E" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 481 'dmul' 'tmp_61_i' <Predicate = true> <Delay = 4.35> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 9> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 14> <Delay = 4.35>
ST_145 : Operation 482 [5/10] (4.35ns)   --->   "%tmp_61_i = fmul double %tmp_60_i, 0x3FD1C01AA03BE89E" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 482 'dmul' 'tmp_61_i' <Predicate = true> <Delay = 4.35> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 9> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 15> <Delay = 4.35>
ST_146 : Operation 483 [4/10] (4.35ns)   --->   "%tmp_61_i = fmul double %tmp_60_i, 0x3FD1C01AA03BE89E" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 483 'dmul' 'tmp_61_i' <Predicate = true> <Delay = 4.35> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 9> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 16> <Delay = 4.35>
ST_147 : Operation 484 [3/10] (4.35ns)   --->   "%tmp_61_i = fmul double %tmp_60_i, 0x3FD1C01AA03BE89E" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 484 'dmul' 'tmp_61_i' <Predicate = true> <Delay = 4.35> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 9> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 17> <Delay = 4.35>
ST_148 : Operation 485 [2/10] (4.35ns)   --->   "%tmp_61_i = fmul double %tmp_60_i, 0x3FD1C01AA03BE89E" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 485 'dmul' 'tmp_61_i' <Predicate = true> <Delay = 4.35> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 9> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 18> <Delay = 4.35>
ST_149 : Operation 486 [1/10] (4.35ns)   --->   "%tmp_61_i = fmul double %tmp_60_i, 0x3FD1C01AA03BE89E" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 486 'dmul' 'tmp_61_i' <Predicate = true> <Delay = 4.35> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 9> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 19> <Delay = 4.30>
ST_150 : Operation 487 [3/3] (4.30ns)   --->   "%tmp_62_i = fptrunc double %tmp_61_i to float" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 487 'fptrunc' 'tmp_62_i' <Predicate = true> <Delay = 4.30> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 2> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 151 <SV = 20> <Delay = 4.30>
ST_151 : Operation 488 [2/3] (4.30ns)   --->   "%tmp_62_i = fptrunc double %tmp_61_i to float" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 488 'fptrunc' 'tmp_62_i' <Predicate = true> <Delay = 4.30> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 2> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 152 <SV = 21> <Delay = 4.30>
ST_152 : Operation 489 [1/3] (4.30ns)   --->   "%tmp_62_i = fptrunc double %tmp_61_i to float" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 489 'fptrunc' 'tmp_62_i' <Predicate = true> <Delay = 4.30> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 2> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 153 <SV = 22> <Delay = 3.25>
ST_153 : Operation 490 [1/1] (3.25ns)   --->   "store float %tmp_62_i, float* %ret_addr, align 4" [voicerec/voicerec.cpp:61->voicerec/voicerec.cpp:215]   --->   Operation 490 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 882> <RAM>
ST_153 : Operation 491 [1/1] (0.00ns)   --->   "br label %15" [voicerec/voicerec.cpp:55->voicerec/voicerec.cpp:215]   --->   Operation 491 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ret]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ret_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputSound]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ e]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cosVec]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sinVec]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ spec]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mell]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dctMatrix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ret_offset_read      (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sp_read              (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl1_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_41               (sub              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_42               (trunc            ) [ 0011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_161         (br               ) [ 0111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                    (phi              ) [ 0011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_cast7              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3            (icmp             ) [ 0011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_4                  (add              ) [ 0111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_167         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                  (add              ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputSound_addr      (getelementptr    ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputSound_load      (load             ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_43               (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_addr               (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_177         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_addr_1             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_181         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                (icmp             ) [ 0011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_183         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_addr               (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_186         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_187         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_188         (br               ) [ 0111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_189         (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19               (specregionbegin  ) [ 0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
StgValue_191         (br               ) [ 0000001111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                  (phi              ) [ 0000000111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2            (icmp             ) [ 0000000111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_10             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_5                  (add              ) [ 0000001111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_196         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_44               (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_addr_2             (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10               (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_addr_3             (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_205         (br               ) [ 0000000111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_load               (load             ) [ 0000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_load_1             (load             ) [ 0000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                (fmul             ) [ 0000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12               (fmul             ) [ 0000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13               (fadd             ) [ 0000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14               (fmul             ) [ 0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spec_addr            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_234         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_235         (br               ) [ 0000001111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_2                  (phi              ) [ 0000000000000000000000000000011111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mellIdx              (phi              ) [ 0000000000000000000000000000011111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_2_cast             (zext             ) [ 0000000000000000000000000000001111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond1            (icmp             ) [ 0000000000000000000000000000011111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_11             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_7                  (add              ) [ 0000000100000000000000000000011111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_242         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16               (sext             ) [ 0000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_addr            (getelementptr    ) [ 0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_246         (br               ) [ 0000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
mell_load            (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_load_cast       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_load_cast_cast  (zext             ) [ 0000000000000000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17               (icmp             ) [ 0000000000000000000000000000011111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_251         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spec_addr_1          (getelementptr    ) [ 0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spec_load            (load             ) [ 0000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_load               (load             ) [ 0000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21               (fadd             ) [ 0000000000000000000000000000011000000000011111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_267         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_268         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22               (icmp             ) [ 0000000000000000000000000000011111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_270         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23               (add              ) [ 0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24               (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_addr_1          (getelementptr    ) [ 0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_load_1          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_load_1_cast_cas (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25               (icmp             ) [ 0000000000000000000000000000011111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_278         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spec_addr_2          (getelementptr    ) [ 0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_addr_2             (getelementptr    ) [ 0000000000000000000000000000011111111111110011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spec_load_1          (load             ) [ 0000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_load_2             (load             ) [ 0000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27               (fadd             ) [ 0000000000000000000000000000011111111111111100000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_295         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_296         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mellIdx_1            (add              ) [ 0000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28               (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_addr_2          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_load_2          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_load_2_cast     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_mellIdx            (select           ) [ 0000000100000000000000000000011111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_305         (br               ) [ 0000000100000000000000000000011111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_3                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
empty_12             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_6                  (add              ) [ 0000000000000000000000000000010000000000000000000000000000111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
StgValue_310         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_addr_1             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
empty_13             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_315         (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
e_load_1             (load             ) [ 0000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_to_int      (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47               (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37               (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36               (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38               (and              ) [ 0000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
StgValue_327         (br               ) [ 0000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
mx_i_i               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mx_i_i_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54_i_i           (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000]
y                    (uitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57_i_i           (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111110000000000000000000000000000000000000000000000000000]
y_1                  (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000]
tmp_53_i_i           (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000]
tmp_55_i_i           (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000]
tmp_56_i_i           (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000]
tmp_58_i_i           (fdiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000]
tmp_59_i_i           (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000]
tmp_i                (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
StgValue_420         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge           (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
StgValue_422         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_423         (br               ) [ 0000000000000000000000000000010000000000000000000000000000111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
k_i                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
phi_mul              (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111000000000000000]
next_mul             (add              ) [ 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111]
exitcond1_i          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111]
empty_14             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111]
StgValue_430         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_15             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
s                    (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111000000000000000]
tmp_i1_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_45               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_45_cast          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_addr             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111]
StgValue_437         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111]
StgValue_438         (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_i                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111100000000000000]
n_i                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
exitcond_i           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111]
empty_16             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
n                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111]
StgValue_444         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_63_i             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_63_i_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_46               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
e_addr_3             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
e_load_3             (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000]
tmp_46_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dctMatrix_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
tmp_64_i             (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000]
dctMatrix_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000]
tmp_65_i             (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000]
sum                  (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111]
StgValue_475         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111]
tmp_60_i             (fpext            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000]
tmp_61_i             (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110]
tmp_62_i             (fptrunc          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
StgValue_490         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_491         (br               ) [ 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ret">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ret_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputSound">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputSound"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="e">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cosVec">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cosVec"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sinVec">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sinVec"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="spec">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spec"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mell">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mell"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dctMatrix">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dctMatrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i7.i23"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="ret_offset_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="7" slack="0"/>
<pin id="115" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ret_offset_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sp_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="14" slack="0"/>
<pin id="121" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sp_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="inputSound_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="13" slack="0"/>
<pin id="128" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputSound_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="13" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputSound_load/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="c_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="9" slack="0"/>
<pin id="141" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="157" dir="0" index="4" bw="9" slack="0"/>
<pin id="158" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="1"/>
<pin id="160" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_177/5 StgValue_181/5 c_load/7 c_load_1/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="c_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="e_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="9" slack="0"/>
<pin id="167" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_addr/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_186/5 e_load/30 StgValue_267/41 e_load_2/43 StgValue_295/54 e_load_1/58 StgValue_422/116 e_load_3/118 "/>
</bind>
</comp>

<comp id="177" class="1004" name="c_addr_2_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="9" slack="0"/>
<pin id="181" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_2/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="c_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="9" slack="0"/>
<pin id="189" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_3/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="spec_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spec_addr/28 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_234/28 spec_load/30 spec_load_1/43 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mell_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mell_addr/29 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mell_load/29 mell_load_1/42 mell_load_2/55 "/>
</bind>
</comp>

<comp id="219" class="1004" name="spec_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="9" slack="0"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spec_addr_1/30 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mell_addr_1_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mell_addr_1/42 "/>
</bind>
</comp>

<comp id="236" class="1004" name="spec_addr_2_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="9" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spec_addr_2/43 "/>
</bind>
</comp>

<comp id="244" class="1004" name="e_addr_2_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="14"/>
<pin id="248" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_addr_2/43 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mell_addr_2_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mell_addr_2/55 "/>
</bind>
</comp>

<comp id="260" class="1004" name="e_addr_1_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_addr_1/58 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ret_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="11" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ret_addr/117 "/>
</bind>
</comp>

<comp id="275" class="1004" name="e_addr_3_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_addr_3/118 "/>
</bind>
</comp>

<comp id="283" class="1004" name="dctMatrix_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="9" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dctMatrix_addr/123 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dctMatrix_load/123 "/>
</bind>
</comp>

<comp id="296" class="1004" name="StgValue_490_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="16"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_490/153 "/>
</bind>
</comp>

<comp id="301" class="1005" name="i_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="1"/>
<pin id="303" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="9" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="1"/>
<pin id="315" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_1_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="9" slack="0"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_2_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="1"/>
<pin id="327" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="i_2_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="1" slack="1"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/29 "/>
</bind>
</comp>

<comp id="337" class="1005" name="mellIdx_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mellIdx (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="mellIdx_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mellIdx/29 "/>
</bind>
</comp>

<comp id="349" class="1005" name="i_3_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="1"/>
<pin id="351" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="i_3_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/58 "/>
</bind>
</comp>

<comp id="360" class="1005" name="storemerge_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="53"/>
<pin id="362" dir="1" index="1" bw="32" slack="53"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="storemerge_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="32" slack="53"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/116 "/>
</bind>
</comp>

<comp id="372" class="1005" name="k_i_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_i (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="k_i_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="4" slack="0"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i/117 "/>
</bind>
</comp>

<comp id="383" class="1005" name="phi_mul_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="1"/>
<pin id="385" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="phi_mul_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="9" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/117 "/>
</bind>
</comp>

<comp id="395" class="1005" name="sum_i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_i (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="sum_i_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="32" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_i/118 "/>
</bind>
</comp>

<comp id="407" class="1005" name="n_i_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="1"/>
<pin id="409" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="n_i (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="n_i_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="5" slack="0"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_i/118 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_FFT_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="32" slack="0"/>
<pin id="422" dir="0" index="3" bw="32" slack="0"/>
<pin id="423" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_169/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_13/14 tmp_21/32 tmp_27/45 tmp_57_i_i/63 tmp_53_i_i/76 tmp_56_i_i/85 tmp_59_i_i/102 sum/130 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/9 tmp_14/23 y_1/71 tmp_55_i_i/80 tmp_i/111 tmp_64_i/120 tmp_65_i/125 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="0" index="1" bw="32" slack="1"/>
<pin id="442" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="1"/>
<pin id="450" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_58_i_i/72 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="y/63 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_62_i/150 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_60_i/118 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_37/60 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="1"/>
<pin id="469" dir="0" index="1" bw="64" slack="0"/>
<pin id="470" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_61_i/140 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="12"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/41 mellIdx_1/54 "/>
</bind>
</comp>

<comp id="478" class="1005" name="reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_14 y_1 tmp_55_i_i tmp_i tmp_64_i tmp_65_i "/>
</bind>
</comp>

<comp id="487" class="1005" name="reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 tmp_21 tmp_57_i_i tmp_59_i_i sum "/>
</bind>
</comp>

<comp id="495" class="1005" name="reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="spec_load spec_load_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e_load e_load_2 e_load_1 e_load_3 "/>
</bind>
</comp>

<comp id="507" class="1005" name="reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 mellIdx_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 tmp_53_i_i tmp_56_i_i "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_39_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="0"/>
<pin id="519" dir="0" index="1" bw="7" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_40_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="7" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_shl1_cast_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_41_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_41/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_42_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="14" slack="0"/>
<pin id="545" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="i_cast7_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="0"/>
<pin id="549" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast7/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="exitcond3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="0"/>
<pin id="553" dir="0" index="1" bw="9" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="i_4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="9" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="9" slack="0"/>
<pin id="565" dir="0" index="1" bw="13" slack="1"/>
<pin id="566" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_s_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="13" slack="1"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_43_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="9" slack="3"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="9" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="9" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="9" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="3"/>
<pin id="596" dir="0" index="1" bw="6" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_5_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="9" slack="3"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="exitcond2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="9" slack="0"/>
<pin id="607" dir="0" index="1" bw="9" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="i_5_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_44_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_44/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_7_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_10_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_11_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_15_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="9" slack="21"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/28 "/>
</bind>
</comp>

<comp id="644" class="1004" name="i_2_cast_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="9" slack="0"/>
<pin id="646" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/29 "/>
</bind>
</comp>

<comp id="648" class="1004" name="exitcond1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="0"/>
<pin id="650" dir="0" index="1" bw="9" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/29 "/>
</bind>
</comp>

<comp id="654" class="1004" name="i_7_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="9" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/29 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_16_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16/29 "/>
</bind>
</comp>

<comp id="665" class="1004" name="mell_load_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mell_load_cast/30 "/>
</bind>
</comp>

<comp id="669" class="1004" name="mell_load_cast_cast_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="1" index="1" bw="9" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mell_load_cast_cast/30 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_17_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="9" slack="1"/>
<pin id="675" dir="0" index="1" bw="8" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/30 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_20_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="9" slack="1"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/30 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_22_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="9" slack="12"/>
<pin id="685" dir="0" index="1" bw="8" slack="11"/>
<pin id="686" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/41 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_24_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24/42 "/>
</bind>
</comp>

<comp id="693" class="1004" name="mell_load_1_cast_cas_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mell_load_1_cast_cas/43 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_25_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="9" slack="14"/>
<pin id="699" dir="0" index="1" bw="8" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/43 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_26_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="14"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/43 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_28_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28/55 "/>
</bind>
</comp>

<comp id="713" class="1004" name="mell_load_2_cast_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mell_load_2_cast/56 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_29_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="9" slack="27"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/56 "/>
</bind>
</comp>

<comp id="722" class="1004" name="p_mellIdx_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="0" index="1" bw="32" slack="3"/>
<pin id="725" dir="0" index="2" bw="32" slack="28"/>
<pin id="726" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mellIdx/57 "/>
</bind>
</comp>

<comp id="729" class="1004" name="exitcond_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="0"/>
<pin id="731" dir="0" index="1" bw="4" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/58 "/>
</bind>
</comp>

<comp id="735" class="1004" name="i_6_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/58 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_18_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="0"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/58 "/>
</bind>
</comp>

<comp id="746" class="1004" name="x_assign_to_int_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="3"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_assign_to_int/62 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_34_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="0" index="2" bw="6" slack="0"/>
<pin id="754" dir="0" index="3" bw="6" slack="0"/>
<pin id="755" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/62 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_47_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="0"/>
<pin id="762" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_47/62 "/>
</bind>
</comp>

<comp id="764" class="1004" name="notlhs_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/62 "/>
</bind>
</comp>

<comp id="770" class="1004" name="notrhs_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="23" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/62 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_36_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="0" index="1" bw="1" slack="1"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_36/63 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_38_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="1"/>
<pin id="783" dir="1" index="2" bw="1" slack="53"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_38/63 "/>
</bind>
</comp>

<comp id="785" class="1004" name="mx_i_i_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="30" slack="0"/>
<pin id="787" dir="0" index="1" bw="2" slack="0"/>
<pin id="788" dir="0" index="2" bw="23" slack="1"/>
<pin id="789" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mx_i_i/63 "/>
</bind>
</comp>

<comp id="792" class="1004" name="mx_i_i_cast_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="30" slack="0"/>
<pin id="794" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mx_i_i_cast/63 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_54_i_i_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="30" slack="0"/>
<pin id="798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_54_i_i/63 "/>
</bind>
</comp>

<comp id="801" class="1004" name="next_mul_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="9" slack="0"/>
<pin id="803" dir="0" index="1" bw="6" slack="0"/>
<pin id="804" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/117 "/>
</bind>
</comp>

<comp id="807" class="1004" name="exitcond1_i_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="4" slack="0"/>
<pin id="809" dir="0" index="1" bw="2" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/117 "/>
</bind>
</comp>

<comp id="813" class="1004" name="k_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/117 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_i_15_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="4" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_15/117 "/>
</bind>
</comp>

<comp id="825" class="1004" name="s_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="0" index="2" bw="32" slack="0"/>
<pin id="829" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s/117 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_i1_cast_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="0"/>
<pin id="835" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1_cast/117 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_45_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="11" slack="6"/>
<pin id="839" dir="0" index="1" bw="4" slack="0"/>
<pin id="840" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/117 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_45_cast_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="11" slack="0"/>
<pin id="844" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45_cast/117 "/>
</bind>
</comp>

<comp id="847" class="1004" name="exitcond_i_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="5" slack="0"/>
<pin id="849" dir="0" index="1" bw="4" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/118 "/>
</bind>
</comp>

<comp id="853" class="1004" name="n_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/118 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_63_i_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="5" slack="0"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_i/118 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_63_i_cast_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="5" slack="0"/>
<pin id="866" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_i_cast/118 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_46_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="9" slack="1"/>
<pin id="870" dir="0" index="1" bw="5" slack="0"/>
<pin id="871" dir="1" index="2" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/118 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_46_cast_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="9" slack="5"/>
<pin id="876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/123 "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_41_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="11" slack="6"/>
<pin id="880" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_42_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="13" slack="1"/>
<pin id="885" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="891" class="1005" name="i_4_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="9" slack="0"/>
<pin id="893" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="896" class="1005" name="tmp_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="13" slack="1"/>
<pin id="898" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="901" class="1005" name="inputSound_addr_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="13" slack="1"/>
<pin id="903" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="inputSound_addr "/>
</bind>
</comp>

<comp id="906" class="1005" name="inputSound_load_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputSound_load "/>
</bind>
</comp>

<comp id="917" class="1005" name="i_5_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="9" slack="0"/>
<pin id="919" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="922" class="1005" name="c_addr_2_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="9" slack="1"/>
<pin id="924" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_2 "/>
</bind>
</comp>

<comp id="927" class="1005" name="c_addr_3_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="9" slack="1"/>
<pin id="929" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_3 "/>
</bind>
</comp>

<comp id="932" class="1005" name="c_load_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="938" class="1005" name="c_load_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load_1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_12_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="949" class="1005" name="i_2_cast_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="10" slack="1"/>
<pin id="951" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_2_cast "/>
</bind>
</comp>

<comp id="958" class="1005" name="i_7_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="9" slack="0"/>
<pin id="960" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp_16_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="64" slack="14"/>
<pin id="965" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="968" class="1005" name="mell_addr_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="5" slack="1"/>
<pin id="970" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mell_addr "/>
</bind>
</comp>

<comp id="973" class="1005" name="mell_load_cast_cast_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="9" slack="11"/>
<pin id="975" dir="1" index="1" bw="9" slack="11"/>
</pin_list>
<bind>
<opset="mell_load_cast_cast "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_17_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="11"/>
<pin id="980" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="982" class="1005" name="spec_addr_1_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="1"/>
<pin id="984" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="spec_addr_1 "/>
</bind>
</comp>

<comp id="987" class="1005" name="tmp_22_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="13"/>
<pin id="989" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="991" class="1005" name="mell_addr_1_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="5" slack="1"/>
<pin id="993" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mell_addr_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp_25_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="11"/>
<pin id="998" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="spec_addr_2_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="1"/>
<pin id="1002" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="spec_addr_2 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="e_addr_2_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="5" slack="1"/>
<pin id="1007" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="e_addr_2 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="mell_addr_2_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="1"/>
<pin id="1012" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mell_addr_2 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_29_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="1"/>
<pin id="1017" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="p_mellIdx_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_mellIdx "/>
</bind>
</comp>

<comp id="1028" class="1005" name="i_6_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="5" slack="0"/>
<pin id="1030" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="e_addr_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="5" slack="1"/>
<pin id="1035" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="e_addr_1 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="x_assign_to_int_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_to_int "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_47_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="23" slack="1"/>
<pin id="1045" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="notlhs_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="1"/>
<pin id="1050" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="1053" class="1005" name="notrhs_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="1"/>
<pin id="1055" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="1058" class="1005" name="tmp_37_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="1"/>
<pin id="1060" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="tmp_38_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="53"/>
<pin id="1065" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="tmp_54_i_i_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54_i_i "/>
</bind>
</comp>

<comp id="1073" class="1005" name="y_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="1"/>
<pin id="1075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1078" class="1005" name="tmp_58_i_i_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="1"/>
<pin id="1080" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58_i_i "/>
</bind>
</comp>

<comp id="1083" class="1005" name="next_mul_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="9" slack="0"/>
<pin id="1085" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1091" class="1005" name="k_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="4" slack="0"/>
<pin id="1093" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1096" class="1005" name="s_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="3"/>
<pin id="1098" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="1101" class="1005" name="ret_addr_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="10" slack="16"/>
<pin id="1103" dir="1" index="1" bw="10" slack="16"/>
</pin_list>
<bind>
<opset="ret_addr "/>
</bind>
</comp>

<comp id="1109" class="1005" name="n_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="5" slack="0"/>
<pin id="1111" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="1114" class="1005" name="tmp_46_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="9" slack="5"/>
<pin id="1116" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="e_addr_3_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="5" slack="1"/>
<pin id="1121" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="e_addr_3 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="dctMatrix_addr_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="10" slack="1"/>
<pin id="1126" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dctMatrix_addr "/>
</bind>
</comp>

<comp id="1129" class="1005" name="dctMatrix_load_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="1"/>
<pin id="1131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dctMatrix_load "/>
</bind>
</comp>

<comp id="1134" class="1005" name="tmp_60_i_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="64" slack="1"/>
<pin id="1136" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60_i "/>
</bind>
</comp>

<comp id="1139" class="1005" name="tmp_61_i_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="64" slack="1"/>
<pin id="1141" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_i "/>
</bind>
</comp>

<comp id="1144" class="1005" name="tmp_62_i_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="1"/>
<pin id="1146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="46" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="219" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="260" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="273"><net_src comp="2" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="10" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="288"><net_src comp="20" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="304"><net_src comp="34" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="317" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="336"><net_src comp="329" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="348"><net_src comp="341" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="352"><net_src comp="64" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="371"><net_src comp="364" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="375"><net_src comp="28" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="34" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="398"><net_src comp="48" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="399" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="410"><net_src comp="64" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="424"><net_src comp="44" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="8" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="12" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="14" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="432"><net_src comp="88" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="433"><net_src comp="94" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="395" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="443"><net_src comp="56" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="90" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="96" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="98" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="451"><net_src comp="92" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="461"><net_src comp="399" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="48" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="110" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="337" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="62" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="435" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="490"><net_src comp="428" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="494"><net_src comp="487" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="498"><net_src comp="200" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="503"><net_src comp="170" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="510"><net_src comp="472" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="428" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="522"><net_src comp="26" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="112" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="28" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="530"><net_src comp="30" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="112" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="32" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="525" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="517" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="118" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="305" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="305" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="36" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="305" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="42" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="547" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="568" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="576"><net_src comp="301" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="42" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="587"><net_src comp="572" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="42" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="598"><net_src comp="301" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="50" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="301" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="609"><net_src comp="317" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="36" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="317" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="42" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="317" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="42" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="632"><net_src comp="617" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="42" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="642"><net_src comp="313" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="647"><net_src comp="329" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="329" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="36" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="329" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="42" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="341" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="668"><net_src comp="213" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="213" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="665" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="325" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="687"><net_src comp="325" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="507" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="696"><net_src comp="213" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="325" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="693" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="325" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="711"><net_src comp="507" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="716"><net_src comp="213" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="507" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="337" pin="1"/><net_sink comp="722" pin=2"/></net>

<net id="733"><net_src comp="353" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="66" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="353" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="70" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="353" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="749"><net_src comp="500" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="756"><net_src comp="74" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="746" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="76" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="759"><net_src comp="78" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="763"><net_src comp="746" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="750" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="80" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="760" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="82" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="784"><net_src comp="776" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="790"><net_src comp="84" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="86" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="785" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="792" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="805"><net_src comp="387" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="50" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="376" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="100" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="376" pin="4"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="104" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="376" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="28" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="830"><net_src comp="819" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="106" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="108" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="836"><net_src comp="376" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="833" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="837" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="851"><net_src comp="411" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="66" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="411" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="70" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="862"><net_src comp="411" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="867"><net_src comp="411" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="383" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="864" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="874" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="881"><net_src comp="537" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="886"><net_src comp="543" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="894"><net_src comp="557" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="899"><net_src comp="563" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="904"><net_src comp="124" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="909"><net_src comp="131" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="920"><net_src comp="611" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="925"><net_src comp="177" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="930"><net_src comp="185" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="935"><net_src comp="144" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="941"><net_src comp="144" pin="7"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="947"><net_src comp="439" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="952"><net_src comp="644" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="961"><net_src comp="654" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="966"><net_src comp="660" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="971"><net_src comp="206" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="976"><net_src comp="669" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="981"><net_src comp="673" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="219" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="990"><net_src comp="683" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="228" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="999"><net_src comp="697" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="236" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1008"><net_src comp="244" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1013"><net_src comp="252" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1018"><net_src comp="717" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1023"><net_src comp="722" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1031"><net_src comp="735" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1036"><net_src comp="260" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1041"><net_src comp="746" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1046"><net_src comp="760" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="1051"><net_src comp="764" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1056"><net_src comp="770" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1061"><net_src comp="462" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1066"><net_src comp="780" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1070"><net_src comp="796" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1076"><net_src comp="452" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1081"><net_src comp="447" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="1086"><net_src comp="801" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1094"><net_src comp="813" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1099"><net_src comp="825" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1104"><net_src comp="268" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1112"><net_src comp="853" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1117"><net_src comp="868" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1122"><net_src comp="275" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1127"><net_src comp="283" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1132"><net_src comp="290" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="1137"><net_src comp="458" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1142"><net_src comp="467" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1147"><net_src comp="455" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="296" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ret | {153 }
	Port: c | {2 5 6 }
	Port: e | {5 41 54 116 }
	Port: spec | {28 }
 - Input state : 
	Port: processChunk : sp | {1 }
	Port: processChunk : ret_offset | {1 }
	Port: processChunk : inputSound | {3 4 }
	Port: processChunk : c | {2 6 7 8 }
	Port: processChunk : e | {30 31 43 44 58 59 118 119 }
	Port: processChunk : cosVec | {2 6 }
	Port: processChunk : sinVec | {2 6 }
	Port: processChunk : spec | {30 31 43 44 }
	Port: processChunk : mell | {29 30 42 43 55 56 }
	Port: processChunk : dctMatrix | {123 124 }
  - Chain level:
	State 1
		p_shl1_cast : 1
		tmp_41 : 2
	State 2
		i_cast7 : 1
		exitcond3 : 1
		i_4 : 1
		StgValue_167 : 2
		tmp : 2
	State 3
		inputSound_addr : 1
		inputSound_load : 2
	State 4
	State 5
		c_addr : 1
		StgValue_177 : 2
		c_addr_1 : 1
		StgValue_181 : 2
		StgValue_183 : 1
		e_addr : 1
		StgValue_186 : 2
	State 6
	State 7
		exitcond2 : 1
		i_5 : 1
		StgValue_196 : 2
		tmp_44 : 1
		tmp_7 : 1
		c_addr_2 : 2
		c_load : 3
		tmp_10 : 1
		tmp_11 : 1
		c_addr_3 : 2
		c_load_1 : 3
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		spec_addr : 1
		StgValue_234 : 2
	State 29
		i_2_cast : 1
		exitcond1 : 1
		i_7 : 1
		StgValue_242 : 2
		tmp_16 : 1
		mell_addr : 2
		mell_load : 3
	State 30
		mell_load_cast : 1
		mell_load_cast_cast : 1
		tmp_17 : 2
		StgValue_251 : 3
		spec_addr_1 : 1
		spec_load : 2
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		StgValue_270 : 1
	State 42
		mell_addr_1 : 1
		mell_load_1 : 2
	State 43
		mell_load_1_cast_cas : 1
		tmp_25 : 2
		StgValue_278 : 3
		spec_addr_2 : 1
		spec_load_1 : 2
		e_load_2 : 1
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
		mell_addr_2 : 1
		mell_load_2 : 2
	State 56
		mell_load_2_cast : 1
		tmp_29 : 2
	State 57
	State 58
		exitcond : 1
		i_6 : 1
		StgValue_310 : 2
		tmp_18 : 1
		e_addr_1 : 2
		e_load_1 : 3
	State 59
	State 60
	State 61
	State 62
		tmp_34 : 1
		tmp_47 : 1
		notlhs : 2
		notrhs : 2
	State 63
		mx_i_i_cast : 1
		tmp_54_i_i : 2
		tmp_57_i_i : 3
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
		storemerge : 1
		StgValue_422 : 2
	State 117
		next_mul : 1
		exitcond1_i : 1
		k : 1
		StgValue_430 : 2
		tmp_i_15 : 1
		s : 2
		tmp_i1_cast : 1
		tmp_45 : 2
		tmp_45_cast : 3
		ret_addr : 4
	State 118
		exitcond_i : 1
		n : 1
		StgValue_444 : 2
		tmp_63_i : 1
		tmp_63_i_cast : 1
		tmp_46 : 2
		e_addr_3 : 2
		e_load_3 : 3
		tmp_60_i : 1
	State 119
	State 120
	State 121
	State 122
	State 123
		dctMatrix_addr : 1
		dctMatrix_load : 2
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |        grp_FFT_fu_418       |    16   | 51.0195 |   3180  |   2386  |
|----------|-----------------------------|---------|---------|---------|---------|
|   fdiv   |          grp_fu_447         |    0    |    0    |   1438  |   845   |
|----------|-----------------------------|---------|---------|---------|---------|
|  uitofp  |          grp_fu_452         |    0    |    0    |   438   |   370   |
|----------|-----------------------------|---------|---------|---------|---------|
|   dmul   |          grp_fu_467         |    11   |    0    |   456   |   252   |
|----------|-----------------------------|---------|---------|---------|---------|
|   fmul   |          grp_fu_435         |    3    |    0    |   151   |   144   |
|          |          grp_fu_439         |    3    |    0    |   151   |   144   |
|----------|-----------------------------|---------|---------|---------|---------|
|   fadd   |          grp_fu_428         |    2    |    0    |   324   |   233   |
|----------|-----------------------------|---------|---------|---------|---------|
|  fptrunc |          grp_fu_455         |    0    |    0    |   128   |   103   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          grp_fu_472         |    0    |    0    |    0    |    39   |
|          |          i_4_fu_557         |    0    |    0    |    0    |    16   |
|          |          tmp_fu_563         |    0    |    0    |    0    |    20   |
|          |          i_5_fu_611         |    0    |    0    |    0    |    16   |
|          |          i_7_fu_654         |    0    |    0    |    0    |    16   |
|    add   |          i_6_fu_735         |    0    |    0    |    0    |    15   |
|          |       next_mul_fu_801       |    0    |    0    |    0    |    16   |
|          |           k_fu_813          |    0    |    0    |    0    |    13   |
|          |        tmp_45_fu_837        |    0    |    0    |    0    |    18   |
|          |           n_fu_853          |    0    |    0    |    0    |    15   |
|          |        tmp_46_fu_868        |    0    |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       exitcond3_fu_551      |    0    |    0    |    0    |    13   |
|          |         tmp_4_fu_594        |    0    |    0    |    0    |    13   |
|          |       exitcond2_fu_605      |    0    |    0    |    0    |    13   |
|          |       exitcond1_fu_648      |    0    |    0    |    0    |    13   |
|          |        tmp_17_fu_673        |    0    |    0    |    0    |    13   |
|          |        tmp_22_fu_683        |    0    |    0    |    0    |    13   |
|   icmp   |        tmp_25_fu_697        |    0    |    0    |    0    |    13   |
|          |        tmp_29_fu_717        |    0    |    0    |    0    |    13   |
|          |       exitcond_fu_729       |    0    |    0    |    0    |    11   |
|          |        notlhs_fu_764        |    0    |    0    |    0    |    11   |
|          |        notrhs_fu_770        |    0    |    0    |    0    |    18   |
|          |      exitcond1_i_fu_807     |    0    |    0    |    0    |    9    |
|          |       tmp_i_15_fu_819       |    0    |    0    |    0    |    9    |
|          |      exitcond_i_fu_847      |    0    |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|---------|
|   fpext  |          grp_fu_458         |    0    |    0    |   100   |    54   |
|----------|-----------------------------|---------|---------|---------|---------|
|   fcmp   |          grp_fu_462         |    0    |    0    |    66   |    70   |
|----------|-----------------------------|---------|---------|---------|---------|
|  select  |       p_mellIdx_fu_722      |    0    |    0    |    0    |    32   |
|          |           s_fu_825          |    0    |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|---------|
|    sub   |        tmp_41_fu_537        |    0    |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_2_fu_583        |    0    |    0    |    0    |    0    |
|    or    |        tmp_10_fu_628        |    0    |    0    |    0    |    0    |
|          |        tmp_36_fu_776        |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|    and   |        tmp_38_fu_780        |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|   read   | ret_offset_read_read_fu_112 |    0    |    0    |    0    |    0    |
|          |     sp_read_read_fu_118     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |        tmp_39_fu_517        |    0    |    0    |    0    |    0    |
|bitconcatenate|        tmp_40_fu_525        |    0    |    0    |    0    |    0    |
|          |        mx_i_i_fu_785        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      p_shl1_cast_fu_533     |    0    |    0    |    0    |    0    |
|          |        i_cast7_fu_547       |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_568        |    0    |    0    |    0    |    0    |
|          |         tmp_1_fu_578        |    0    |    0    |    0    |    0    |
|          |         tmp_3_fu_589        |    0    |    0    |    0    |    0    |
|          |         tmp_5_fu_600        |    0    |    0    |    0    |    0    |
|          |         tmp_7_fu_623        |    0    |    0    |    0    |    0    |
|          |        tmp_11_fu_634        |    0    |    0    |    0    |    0    |
|          |        tmp_15_fu_639        |    0    |    0    |    0    |    0    |
|          |       i_2_cast_fu_644       |    0    |    0    |    0    |    0    |
|   zext   |    mell_load_cast_fu_665    |    0    |    0    |    0    |    0    |
|          |  mell_load_cast_cast_fu_669 |    0    |    0    |    0    |    0    |
|          |        tmp_20_fu_678        |    0    |    0    |    0    |    0    |
|          | mell_load_1_cast_cas_fu_693 |    0    |    0    |    0    |    0    |
|          |        tmp_26_fu_703        |    0    |    0    |    0    |    0    |
|          |   mell_load_2_cast_fu_713   |    0    |    0    |    0    |    0    |
|          |        tmp_18_fu_741        |    0    |    0    |    0    |    0    |
|          |      mx_i_i_cast_fu_792     |    0    |    0    |    0    |    0    |
|          |      tmp_i1_cast_fu_833     |    0    |    0    |    0    |    0    |
|          |       tmp_63_i_fu_859       |    0    |    0    |    0    |    0    |
|          |     tmp_63_i_cast_fu_864    |    0    |    0    |    0    |    0    |
|          |      tmp_46_cast_fu_874     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   trunc  |        tmp_42_fu_543        |    0    |    0    |    0    |    0    |
|          |        tmp_47_fu_760        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|    shl   |        tmp_43_fu_572        |    0    |    0    |    0    |    0    |
|          |        tmp_44_fu_617        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |        tmp_16_fu_660        |    0    |    0    |    0    |    0    |
|   sext   |        tmp_24_fu_688        |    0    |    0    |    0    |    0    |
|          |        tmp_28_fu_708        |    0    |    0    |    0    |    0    |
|          |      tmp_45_cast_fu_842     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|partselect|        tmp_34_fu_750        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    35   | 51.0195 |   6432  |   5060  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      c_addr_2_reg_922     |    9   |
|      c_addr_3_reg_927     |    9   |
|      c_load_1_reg_938     |   32   |
|       c_load_reg_932      |   32   |
|  dctMatrix_addr_reg_1124  |   10   |
|  dctMatrix_load_reg_1129  |   32   |
|     e_addr_1_reg_1033     |    5   |
|     e_addr_2_reg_1005     |    5   |
|     e_addr_3_reg_1119     |    5   |
|        i_1_reg_313        |    9   |
|      i_2_cast_reg_949     |   10   |
|        i_2_reg_325        |    9   |
|        i_3_reg_349        |    5   |
|        i_4_reg_891        |    9   |
|        i_5_reg_917        |    9   |
|        i_6_reg_1028       |    5   |
|        i_7_reg_958        |    9   |
|         i_reg_301         |    9   |
|  inputSound_addr_reg_901  |   13   |
|  inputSound_load_reg_906  |   32   |
|        k_i_reg_372        |    4   |
|         k_reg_1091        |    4   |
|      mellIdx_reg_337      |   32   |
|    mell_addr_1_reg_991    |    5   |
|    mell_addr_2_reg_1010   |    5   |
|     mell_addr_reg_968     |    5   |
|mell_load_cast_cast_reg_973|    9   |
|        n_i_reg_407        |    5   |
|         n_reg_1109        |    5   |
|     next_mul_reg_1083     |    9   |
|      notlhs_reg_1048      |    1   |
|      notrhs_reg_1053      |    1   |
|     p_mellIdx_reg_1020    |   32   |
|      phi_mul_reg_383      |    9   |
|          reg_478          |   32   |
|          reg_487          |   32   |
|          reg_495          |   32   |
|          reg_500          |   32   |
|          reg_507          |   32   |
|          reg_511          |   32   |
|     ret_addr_reg_1101     |   10   |
|         s_reg_1096        |   32   |
|    spec_addr_1_reg_982    |    8   |
|    spec_addr_2_reg_1000   |    8   |
|     storemerge_reg_360    |   32   |
|       sum_i_reg_395       |   32   |
|       tmp_12_reg_944      |   32   |
|       tmp_16_reg_963      |   64   |
|       tmp_17_reg_978      |    1   |
|       tmp_22_reg_987      |    1   |
|       tmp_25_reg_996      |    1   |
|      tmp_29_reg_1015      |    1   |
|      tmp_37_reg_1058      |    1   |
|      tmp_38_reg_1063      |    1   |
|       tmp_41_reg_878      |   11   |
|       tmp_42_reg_883      |   13   |
|      tmp_46_reg_1114      |    9   |
|      tmp_47_reg_1043      |   23   |
|    tmp_54_i_i_reg_1067    |   32   |
|    tmp_58_i_i_reg_1078    |   32   |
|     tmp_60_i_reg_1134     |   64   |
|     tmp_61_i_reg_1139     |   64   |
|     tmp_62_i_reg_1144     |   32   |
|        tmp_reg_896        |   13   |
|  x_assign_to_int_reg_1038 |   32   |
|         y_reg_1073        |   32   |
+---------------------------+--------+
|           Total           |  1157  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_144 |  p0  |   3  |   9  |   27   ||    15   |
| grp_access_fu_144 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_170 |  p0  |   8  |   5  |   40   ||    41   |
| grp_access_fu_170 |  p1  |   4  |  32  |   128  ||    21   |
| grp_access_fu_200 |  p0  |   5  |   8  |   40   ||    27   |
| grp_access_fu_213 |  p0  |   6  |   5  |   30   ||    33   |
| grp_access_fu_290 |  p0  |   2  |  10  |   20   ||    9    |
|     i_reg_301     |  p0  |   2  |   9  |   18   ||    9    |
|    i_1_reg_313    |  p0  |   2  |   9  |   18   ||    9    |
|    i_2_reg_325    |  p0  |   2  |   9  |   18   ||    9    |
|  mellIdx_reg_337  |  p0  |   2  |  32  |   64   ||    9    |
|  phi_mul_reg_383  |  p0  |   2  |   9  |   18   ||    9    |
|   sum_i_reg_395   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_428    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_428    |  p1  |   6  |  32  |   192  ||    27   |
|     grp_fu_435    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_435    |  p1  |   7  |  32  |   224  ||    27   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1311  || 31.4158 ||   344   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   35   |   51   |  6432  |  5060  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   31   |    -   |   344  |
|  Register |    -   |    -   |  1157  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   35   |   82   |  7589  |  5404  |
+-----------+--------+--------+--------+--------+
