Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=F:/Qsys/DSO/ --output-directory=F:/Qsys/DSO/NIOS2/ --report-file=bsf:F:/Qsys/DSO/NIOS2.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/DSO/NIOS2.qsys
Progress: Loading DSO/NIOS2.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module epcs_flash
Progress: Adding jtag [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module sdram
Progress: Adding timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module timer
Progress: Adding LED [LED_OUT 1.0]
Progress: Parameterizing module LED
Progress: Adding SSD1298 [TFT_IP 1.0]
Progress: Parameterizing module SSD1298
Progress: Adding KEY [altera_avalon_pio 13.0.1]
Progress: Parameterizing module KEY
Progress: Adding DJD [freq_ms_djd 1.0]
Progress: Parameterizing module DJD
Progress: Adding DIV [DIV_IP 1.0]
Progress: Parameterizing module DIV
Progress: Adding RAM_READ [RAM_READ 1.0]
Progress: Parameterizing module RAM_READ
Progress: Adding RAM_WREN [altera_avalon_pio 13.0.1]
Progress: Parameterizing module RAM_WREN
Progress: Adding CNT_EN [altera_avalon_pio 13.0.1]
Progress: Parameterizing module CNT_EN
Progress: Adding CNT_IRQ [altera_avalon_pio 13.0.1]
Progress: Parameterizing module CNT_IRQ
Progress: Adding DDS [DDS_48_IP 1.0]
Progress: Parameterizing module DDS
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS2.sysid: Time stamp will be automatically updated when this component is generated.
Info: NIOS2.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:/Qsys/DSO/ --output-directory=F:/Qsys/DSO/NIOS2/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:F:/Qsys/DSO/NIOS2.sopcinfo --report-file=html:F:/Qsys/DSO/NIOS2.html --report-file=qip:F:/Qsys/DSO/NIOS2/synthesis/NIOS2.qip --report-file=cmp:F:/Qsys/DSO/NIOS2.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/DSO/NIOS2.qsys --language=VERILOG
Progress: Loading DSO/NIOS2.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module epcs_flash
Progress: Adding jtag [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module sdram
Progress: Adding timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module timer
Progress: Adding LED [LED_OUT 1.0]
Progress: Parameterizing module LED
Progress: Adding SSD1298 [TFT_IP 1.0]
Progress: Parameterizing module SSD1298
Progress: Adding KEY [altera_avalon_pio 13.0.1]
Progress: Parameterizing module KEY
Progress: Adding DJD [freq_ms_djd 1.0]
Progress: Parameterizing module DJD
Progress: Adding DIV [DIV_IP 1.0]
Progress: Parameterizing module DIV
Progress: Adding RAM_READ [RAM_READ 1.0]
Progress: Parameterizing module RAM_READ
Progress: Adding RAM_WREN [altera_avalon_pio 13.0.1]
Progress: Parameterizing module RAM_WREN
Progress: Adding CNT_EN [altera_avalon_pio 13.0.1]
Progress: Parameterizing module CNT_EN
Progress: Adding CNT_IRQ [altera_avalon_pio 13.0.1]
Progress: Parameterizing module CNT_IRQ
Progress: Adding DDS [DDS_48_IP 1.0]
Progress: Parameterizing module DDS
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS2.sysid: Time stamp will be automatically updated when this component is generated.
Info: NIOS2.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2: Generating NIOS2 "NIOS2" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 17 modules, 70 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 35 modules, 142 connections
Info: merlin_domain_transform: After transform: 71 modules, 385 connections
Info: merlin_router_transform: After transform: 89 modules, 457 connections
Info: merlin_traffic_limiter_transform: After transform: 91 modules, 467 connections
Info: merlin_burst_transform: After transform: 92 modules, 471 connections
Info: reset_adaptation_transform: After transform: 93 modules, 366 connections
Info: merlin_network_to_switch_transform: After transform: 128 modules, 440 connections
Info: merlin_width_transform: After transform: 130 modules, 446 connections
Info: limiter_update_transform: After transform: 130 modules, 448 connections
Info: merlin_mm_transform: After transform: 130 modules, 448 connections
Info: merlin_interrupt_mapper_transform: After transform: 131 modules, 451 connections
Warning: NIOS2: "No matching role found for epcs_flash:epcs_control_port:endofpacket (endofpacket)"
Warning: NIOS2: "No matching role found for epcs_flash:epcs_control_port:dataavailable (dataavailable)"
Warning: NIOS2: "No matching role found for epcs_flash:epcs_control_port:readyfordata (readyfordata)"
Info: nios2: Starting RTL generation for module 'NIOS2_nios2'
Info: nios2:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NIOS2_nios2 --dir=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0001_nios2_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0001_nios2_gen//NIOS2_nios2_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2: # 2013.10.06 17:52:22 (*) Starting Nios II generation
Info: nios2: # 2013.10.06 17:52:22 (*)   Checking for plaintext license.
Info: nios2: # 2013.10.06 17:52:23 (*)   Plaintext license not found.
Info: nios2: # 2013.10.06 17:52:23 (*)   Checking for encrypted license (non-evaluation).
Info: nios2: # 2013.10.06 17:52:24 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2: # 2013.10.06 17:52:24 (*)   Elaborating CPU configuration settings
Info: nios2: # 2013.10.06 17:52:25 (*)   Creating all objects for CPU
Info: nios2: # 2013.10.06 17:52:25 (*)     Testbench
Info: nios2: # 2013.10.06 17:52:25 (*)     Instruction decoding
Info: nios2: # 2013.10.06 17:52:25 (*)       Instruction fields
Info: nios2: # 2013.10.06 17:52:26 (*)       Instruction decodes
Info: nios2: # 2013.10.06 17:52:27 (*)       Signals for RTL simulation waveforms
Info: nios2: # 2013.10.06 17:52:28 (*)       Instruction controls
Info: nios2: # 2013.10.06 17:52:28 (*)     Pipeline frontend
Info: nios2: # 2013.10.06 17:52:28 (*)     Pipeline backend
Info: nios2: # 2013.10.06 17:52:39 (*)   Generating RTL from CPU objects
Info: nios2: # 2013.10.06 17:52:50 (*)   Creating encrypted RTL
Info: nios2: # 2013.10.06 17:52:53 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'NIOS2_nios2'
Info: nios2: "NIOS2" instantiated altera_nios2_qsys "nios2"
Info: sysid: "NIOS2" instantiated altera_avalon_sysid_qsys "sysid"
Info: epcs_flash: Starting RTL generation for module 'NIOS2_epcs_flash'
Info: epcs_flash:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=NIOS2_epcs_flash --dir=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0003_epcs_flash_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0003_epcs_flash_gen//NIOS2_epcs_flash_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash: Done RTL generation for module 'NIOS2_epcs_flash'
Info: epcs_flash: "NIOS2" instantiated altera_avalon_epcs_flash_controller "epcs_flash"
Info: jtag: Starting RTL generation for module 'NIOS2_jtag'
Info: jtag:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS2_jtag --dir=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0004_jtag_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0004_jtag_gen//NIOS2_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'NIOS2_jtag'
Info: jtag: "NIOS2" instantiated altera_avalon_jtag_uart "jtag"
Info: sdram: Starting RTL generation for module 'NIOS2_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS2_sdram --dir=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0005_sdram_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0005_sdram_gen//NIOS2_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'NIOS2_sdram'
Info: sdram: "NIOS2" instantiated altera_avalon_new_sdram_controller "sdram"
Info: timer: Starting RTL generation for module 'NIOS2_timer'
Info: timer:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS2_timer --dir=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0006_timer_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0006_timer_gen//NIOS2_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'NIOS2_timer'
Info: timer: "NIOS2" instantiated altera_avalon_timer "timer"
Info: LED: "NIOS2" instantiated LED_OUT "LED"
Info: SSD1298: "NIOS2" instantiated TFT_IP "SSD1298"
Info: KEY: Starting RTL generation for module 'NIOS2_KEY'
Info: KEY:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_KEY --dir=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0009_KEY_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0009_KEY_gen//NIOS2_KEY_component_configuration.pl  --do_build_sim=0  ]
Info: KEY: Done RTL generation for module 'NIOS2_KEY'
Info: KEY: "NIOS2" instantiated altera_avalon_pio "KEY"
Info: DJD: "NIOS2" instantiated freq_ms_djd "DJD"
Info: DIV: "NIOS2" instantiated DIV_IP "DIV"
Info: RAM_READ: "NIOS2" instantiated RAM_READ "RAM_READ"
Info: RAM_WREN: Starting RTL generation for module 'NIOS2_RAM_WREN'
Info: RAM_WREN:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_RAM_WREN --dir=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0013_RAM_WREN_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt5984_3194142105832601283.dir/0013_RAM_WREN_gen//NIOS2_RAM_WREN_component_configuration.pl  --do_build_sim=0  ]
Info: RAM_WREN: Done RTL generation for module 'NIOS2_RAM_WREN'
Info: RAM_WREN: "NIOS2" instantiated altera_avalon_pio "RAM_WREN"
Info: DDS: "NIOS2" instantiated DDS_48_IP "DDS"
Info: nios2_instruction_master_translator: "NIOS2" instantiated altera_merlin_master_translator "nios2_instruction_master_translator"
Info: nios2_jtag_debug_module_translator: "NIOS2" instantiated altera_merlin_slave_translator "nios2_jtag_debug_module_translator"
Info: nios2_instruction_master_translator_avalon_universal_master_0_agent: "NIOS2" instantiated altera_merlin_master_agent "nios2_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent: "NIOS2" instantiated altera_merlin_slave_agent "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "NIOS2" instantiated altera_avalon_sc_fifo "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "NIOS2" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "NIOS2" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "NIOS2" instantiated altera_merlin_router "id_router"
Info: id_router_001: "NIOS2" instantiated altera_merlin_router "id_router_001"
Info: id_router_003: "NIOS2" instantiated altera_merlin_router "id_router_003"
Info: limiter: "NIOS2" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "NIOS2" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "NIOS2" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "NIOS2" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "NIOS2" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "NIOS2" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "NIOS2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "NIOS2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "NIOS2" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file F:/Qsys/DSO/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "NIOS2" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file F:/Qsys/DSO/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "NIOS2" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file F:/Qsys/DSO/NIOS2/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file F:/Qsys/DSO/NIOS2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "NIOS2" instantiated altera_irq_mapper "irq_mapper"
Info: NIOS2: Done NIOS2" with 37 modules, 159 files, 3370597 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
