
Lab 7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005398  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08005528  08005528  00015528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055b4  080055b4  00020118  2**0
                  CONTENTS
  4 .ARM          00000008  080055b4  080055b4  000155b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055bc  080055bc  00020118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055bc  080055bc  000155bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055c0  080055c0  000155c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000118  20000000  080055c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  20000118  080056dc  00020118  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  080056dc  000202f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011209  00000000  00000000  00020148  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002676  00000000  00000000  00031351  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e68  00000000  00000000  000339c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d00  00000000  00000000  00034830  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027464  00000000  00000000  00035530  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000caa9  00000000  00000000  0005c994  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ed16a  00000000  00000000  0006943d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001565a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c2c  00000000  00000000  00156624  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000118 	.word	0x20000118
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005510 	.word	0x08005510

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000011c 	.word	0x2000011c
 80001cc:	08005510 	.word	0x08005510

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000586:	2300      	movs	r3, #0
 8000588:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800058a:	2003      	movs	r0, #3
 800058c:	f000 f95e 	bl	800084c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000590:	2000      	movs	r0, #0
 8000592:	f000 f80d 	bl	80005b0 <HAL_InitTick>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d002      	beq.n	80005a2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800059c:	2301      	movs	r3, #1
 800059e:	71fb      	strb	r3, [r7, #7]
 80005a0:	e001      	b.n	80005a6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005a2:	f004 f9e9 	bl	8004978 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005a6:	79fb      	ldrb	r3, [r7, #7]
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005b8:	2300      	movs	r3, #0
 80005ba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80005bc:	4b17      	ldr	r3, [pc, #92]	; (800061c <HAL_InitTick+0x6c>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d023      	beq.n	800060c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80005c4:	4b16      	ldr	r3, [pc, #88]	; (8000620 <HAL_InitTick+0x70>)
 80005c6:	681a      	ldr	r2, [r3, #0]
 80005c8:	4b14      	ldr	r3, [pc, #80]	; (800061c <HAL_InitTick+0x6c>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	4619      	mov	r1, r3
 80005ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80005d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80005da:	4618      	mov	r0, r3
 80005dc:	f000 f96b 	bl	80008b6 <HAL_SYSTICK_Config>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d10f      	bne.n	8000606 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	2b0f      	cmp	r3, #15
 80005ea:	d809      	bhi.n	8000600 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005ec:	2200      	movs	r2, #0
 80005ee:	6879      	ldr	r1, [r7, #4]
 80005f0:	f04f 30ff 	mov.w	r0, #4294967295
 80005f4:	f000 f935 	bl	8000862 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005f8:	4a0a      	ldr	r2, [pc, #40]	; (8000624 <HAL_InitTick+0x74>)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	6013      	str	r3, [r2, #0]
 80005fe:	e007      	b.n	8000610 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000600:	2301      	movs	r3, #1
 8000602:	73fb      	strb	r3, [r7, #15]
 8000604:	e004      	b.n	8000610 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000606:	2301      	movs	r3, #1
 8000608:	73fb      	strb	r3, [r7, #15]
 800060a:	e001      	b.n	8000610 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800060c:	2301      	movs	r3, #1
 800060e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000610:	7bfb      	ldrb	r3, [r7, #15]
}
 8000612:	4618      	mov	r0, r3
 8000614:	3710      	adds	r7, #16
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	20000004 	.word	0x20000004
 8000620:	200000b0 	.word	0x200000b0
 8000624:	20000000 	.word	0x20000000

08000628 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800062c:	4b06      	ldr	r3, [pc, #24]	; (8000648 <HAL_IncTick+0x20>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	461a      	mov	r2, r3
 8000632:	4b06      	ldr	r3, [pc, #24]	; (800064c <HAL_IncTick+0x24>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4413      	add	r3, r2
 8000638:	4a04      	ldr	r2, [pc, #16]	; (800064c <HAL_IncTick+0x24>)
 800063a:	6013      	str	r3, [r2, #0]
}
 800063c:	bf00      	nop
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	20000004 	.word	0x20000004
 800064c:	20000150 	.word	0x20000150

08000650 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  return uwTick;
 8000654:	4b03      	ldr	r3, [pc, #12]	; (8000664 <HAL_GetTick+0x14>)
 8000656:	681b      	ldr	r3, [r3, #0]
}
 8000658:	4618      	mov	r0, r3
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	20000150 	.word	0x20000150

08000668 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000670:	f7ff ffee 	bl	8000650 <HAL_GetTick>
 8000674:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000680:	d005      	beq.n	800068e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000682:	4b09      	ldr	r3, [pc, #36]	; (80006a8 <HAL_Delay+0x40>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	461a      	mov	r2, r3
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	4413      	add	r3, r2
 800068c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800068e:	bf00      	nop
 8000690:	f7ff ffde 	bl	8000650 <HAL_GetTick>
 8000694:	4602      	mov	r2, r0
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	1ad3      	subs	r3, r2, r3
 800069a:	68fa      	ldr	r2, [r7, #12]
 800069c:	429a      	cmp	r2, r3
 800069e:	d8f7      	bhi.n	8000690 <HAL_Delay+0x28>
  {
  }
}
 80006a0:	bf00      	nop
 80006a2:	3710      	adds	r7, #16
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000004 	.word	0x20000004

080006ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b085      	sub	sp, #20
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	f003 0307 	and.w	r3, r3, #7
 80006ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006bc:	4b0c      	ldr	r3, [pc, #48]	; (80006f0 <__NVIC_SetPriorityGrouping+0x44>)
 80006be:	68db      	ldr	r3, [r3, #12]
 80006c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006c2:	68ba      	ldr	r2, [r7, #8]
 80006c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006c8:	4013      	ands	r3, r2
 80006ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006de:	4a04      	ldr	r2, [pc, #16]	; (80006f0 <__NVIC_SetPriorityGrouping+0x44>)
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	60d3      	str	r3, [r2, #12]
}
 80006e4:	bf00      	nop
 80006e6:	3714      	adds	r7, #20
 80006e8:	46bd      	mov	sp, r7
 80006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ee:	4770      	bx	lr
 80006f0:	e000ed00 	.word	0xe000ed00

080006f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006f8:	4b04      	ldr	r3, [pc, #16]	; (800070c <__NVIC_GetPriorityGrouping+0x18>)
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	0a1b      	lsrs	r3, r3, #8
 80006fe:	f003 0307 	and.w	r3, r3, #7
}
 8000702:	4618      	mov	r0, r3
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr
 800070c:	e000ed00 	.word	0xe000ed00

08000710 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800071a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071e:	2b00      	cmp	r3, #0
 8000720:	db0b      	blt.n	800073a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000722:	79fb      	ldrb	r3, [r7, #7]
 8000724:	f003 021f 	and.w	r2, r3, #31
 8000728:	4907      	ldr	r1, [pc, #28]	; (8000748 <__NVIC_EnableIRQ+0x38>)
 800072a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072e:	095b      	lsrs	r3, r3, #5
 8000730:	2001      	movs	r0, #1
 8000732:	fa00 f202 	lsl.w	r2, r0, r2
 8000736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800073a:	bf00      	nop
 800073c:	370c      	adds	r7, #12
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	e000e100 	.word	0xe000e100

0800074c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	6039      	str	r1, [r7, #0]
 8000756:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075c:	2b00      	cmp	r3, #0
 800075e:	db0a      	blt.n	8000776 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	b2da      	uxtb	r2, r3
 8000764:	490c      	ldr	r1, [pc, #48]	; (8000798 <__NVIC_SetPriority+0x4c>)
 8000766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800076a:	0112      	lsls	r2, r2, #4
 800076c:	b2d2      	uxtb	r2, r2
 800076e:	440b      	add	r3, r1
 8000770:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000774:	e00a      	b.n	800078c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	b2da      	uxtb	r2, r3
 800077a:	4908      	ldr	r1, [pc, #32]	; (800079c <__NVIC_SetPriority+0x50>)
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	f003 030f 	and.w	r3, r3, #15
 8000782:	3b04      	subs	r3, #4
 8000784:	0112      	lsls	r2, r2, #4
 8000786:	b2d2      	uxtb	r2, r2
 8000788:	440b      	add	r3, r1
 800078a:	761a      	strb	r2, [r3, #24]
}
 800078c:	bf00      	nop
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr
 8000798:	e000e100 	.word	0xe000e100
 800079c:	e000ed00 	.word	0xe000ed00

080007a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b089      	sub	sp, #36	; 0x24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	f003 0307 	and.w	r3, r3, #7
 80007b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007b4:	69fb      	ldr	r3, [r7, #28]
 80007b6:	f1c3 0307 	rsb	r3, r3, #7
 80007ba:	2b04      	cmp	r3, #4
 80007bc:	bf28      	it	cs
 80007be:	2304      	movcs	r3, #4
 80007c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	3304      	adds	r3, #4
 80007c6:	2b06      	cmp	r3, #6
 80007c8:	d902      	bls.n	80007d0 <NVIC_EncodePriority+0x30>
 80007ca:	69fb      	ldr	r3, [r7, #28]
 80007cc:	3b03      	subs	r3, #3
 80007ce:	e000      	b.n	80007d2 <NVIC_EncodePriority+0x32>
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d4:	f04f 32ff 	mov.w	r2, #4294967295
 80007d8:	69bb      	ldr	r3, [r7, #24]
 80007da:	fa02 f303 	lsl.w	r3, r2, r3
 80007de:	43da      	mvns	r2, r3
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	401a      	ands	r2, r3
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007e8:	f04f 31ff 	mov.w	r1, #4294967295
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	fa01 f303 	lsl.w	r3, r1, r3
 80007f2:	43d9      	mvns	r1, r3
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f8:	4313      	orrs	r3, r2
         );
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3724      	adds	r7, #36	; 0x24
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
	...

08000808 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	3b01      	subs	r3, #1
 8000814:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000818:	d301      	bcc.n	800081e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800081a:	2301      	movs	r3, #1
 800081c:	e00f      	b.n	800083e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800081e:	4a0a      	ldr	r2, [pc, #40]	; (8000848 <SysTick_Config+0x40>)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3b01      	subs	r3, #1
 8000824:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000826:	210f      	movs	r1, #15
 8000828:	f04f 30ff 	mov.w	r0, #4294967295
 800082c:	f7ff ff8e 	bl	800074c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000830:	4b05      	ldr	r3, [pc, #20]	; (8000848 <SysTick_Config+0x40>)
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000836:	4b04      	ldr	r3, [pc, #16]	; (8000848 <SysTick_Config+0x40>)
 8000838:	2207      	movs	r2, #7
 800083a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800083c:	2300      	movs	r3, #0
}
 800083e:	4618      	mov	r0, r3
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	e000e010 	.word	0xe000e010

0800084c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff ff29 	bl	80006ac <__NVIC_SetPriorityGrouping>
}
 800085a:	bf00      	nop
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}

08000862 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000862:	b580      	push	{r7, lr}
 8000864:	b086      	sub	sp, #24
 8000866:	af00      	add	r7, sp, #0
 8000868:	4603      	mov	r3, r0
 800086a:	60b9      	str	r1, [r7, #8]
 800086c:	607a      	str	r2, [r7, #4]
 800086e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000874:	f7ff ff3e 	bl	80006f4 <__NVIC_GetPriorityGrouping>
 8000878:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800087a:	687a      	ldr	r2, [r7, #4]
 800087c:	68b9      	ldr	r1, [r7, #8]
 800087e:	6978      	ldr	r0, [r7, #20]
 8000880:	f7ff ff8e 	bl	80007a0 <NVIC_EncodePriority>
 8000884:	4602      	mov	r2, r0
 8000886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800088a:	4611      	mov	r1, r2
 800088c:	4618      	mov	r0, r3
 800088e:	f7ff ff5d 	bl	800074c <__NVIC_SetPriority>
}
 8000892:	bf00      	nop
 8000894:	3718      	adds	r7, #24
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800089a:	b580      	push	{r7, lr}
 800089c:	b082      	sub	sp, #8
 800089e:	af00      	add	r7, sp, #0
 80008a0:	4603      	mov	r3, r0
 80008a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a8:	4618      	mov	r0, r3
 80008aa:	f7ff ff31 	bl	8000710 <__NVIC_EnableIRQ>
}
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}

080008b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008b6:	b580      	push	{r7, lr}
 80008b8:	b082      	sub	sp, #8
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008be:	6878      	ldr	r0, [r7, #4]
 80008c0:	f7ff ffa2 	bl	8000808 <SysTick_Config>
 80008c4:	4603      	mov	r3, r0
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	3708      	adds	r7, #8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
	...

080008d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b087      	sub	sp, #28
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008da:	2300      	movs	r3, #0
 80008dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008de:	e17f      	b.n	8000be0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	681a      	ldr	r2, [r3, #0]
 80008e4:	2101      	movs	r1, #1
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	fa01 f303 	lsl.w	r3, r1, r3
 80008ec:	4013      	ands	r3, r2
 80008ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	f000 8171 	beq.w	8000bda <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	d00b      	beq.n	8000918 <HAL_GPIO_Init+0x48>
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	2b02      	cmp	r3, #2
 8000906:	d007      	beq.n	8000918 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800090c:	2b11      	cmp	r3, #17
 800090e:	d003      	beq.n	8000918 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	2b12      	cmp	r3, #18
 8000916:	d130      	bne.n	800097a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	689b      	ldr	r3, [r3, #8]
 800091c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	005b      	lsls	r3, r3, #1
 8000922:	2203      	movs	r2, #3
 8000924:	fa02 f303 	lsl.w	r3, r2, r3
 8000928:	43db      	mvns	r3, r3
 800092a:	693a      	ldr	r2, [r7, #16]
 800092c:	4013      	ands	r3, r2
 800092e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	68da      	ldr	r2, [r3, #12]
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	005b      	lsls	r3, r3, #1
 8000938:	fa02 f303 	lsl.w	r3, r2, r3
 800093c:	693a      	ldr	r2, [r7, #16]
 800093e:	4313      	orrs	r3, r2
 8000940:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	693a      	ldr	r2, [r7, #16]
 8000946:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800094e:	2201      	movs	r2, #1
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	fa02 f303 	lsl.w	r3, r2, r3
 8000956:	43db      	mvns	r3, r3
 8000958:	693a      	ldr	r2, [r7, #16]
 800095a:	4013      	ands	r3, r2
 800095c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	685b      	ldr	r3, [r3, #4]
 8000962:	091b      	lsrs	r3, r3, #4
 8000964:	f003 0201 	and.w	r2, r3, #1
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	fa02 f303 	lsl.w	r3, r2, r3
 800096e:	693a      	ldr	r2, [r7, #16]
 8000970:	4313      	orrs	r3, r2
 8000972:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	693a      	ldr	r2, [r7, #16]
 8000978:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	f003 0303 	and.w	r3, r3, #3
 8000982:	2b03      	cmp	r3, #3
 8000984:	d118      	bne.n	80009b8 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800098a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800098c:	2201      	movs	r2, #1
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	43db      	mvns	r3, r3
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	4013      	ands	r3, r2
 800099a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	08db      	lsrs	r3, r3, #3
 80009a2:	f003 0201 	and.w	r2, r3, #1
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ac:	693a      	ldr	r2, [r7, #16]
 80009ae:	4313      	orrs	r3, r2
 80009b0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	693a      	ldr	r2, [r7, #16]
 80009b6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	68db      	ldr	r3, [r3, #12]
 80009bc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	2203      	movs	r2, #3
 80009c4:	fa02 f303 	lsl.w	r3, r2, r3
 80009c8:	43db      	mvns	r3, r3
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	4013      	ands	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	689a      	ldr	r2, [r3, #8]
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	005b      	lsls	r3, r3, #1
 80009d8:	fa02 f303 	lsl.w	r3, r2, r3
 80009dc:	693a      	ldr	r2, [r7, #16]
 80009de:	4313      	orrs	r3, r2
 80009e0:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	693a      	ldr	r2, [r7, #16]
 80009e6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	2b02      	cmp	r3, #2
 80009ee:	d003      	beq.n	80009f8 <HAL_GPIO_Init+0x128>
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	2b12      	cmp	r3, #18
 80009f6:	d123      	bne.n	8000a40 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	08da      	lsrs	r2, r3, #3
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	3208      	adds	r2, #8
 8000a00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a04:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a06:	697b      	ldr	r3, [r7, #20]
 8000a08:	f003 0307 	and.w	r3, r3, #7
 8000a0c:	009b      	lsls	r3, r3, #2
 8000a0e:	220f      	movs	r2, #15
 8000a10:	fa02 f303 	lsl.w	r3, r2, r3
 8000a14:	43db      	mvns	r3, r3
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	4013      	ands	r3, r2
 8000a1a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	691a      	ldr	r2, [r3, #16]
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	f003 0307 	and.w	r3, r3, #7
 8000a26:	009b      	lsls	r3, r3, #2
 8000a28:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2c:	693a      	ldr	r2, [r7, #16]
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a32:	697b      	ldr	r3, [r7, #20]
 8000a34:	08da      	lsrs	r2, r3, #3
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	3208      	adds	r2, #8
 8000a3a:	6939      	ldr	r1, [r7, #16]
 8000a3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	2203      	movs	r2, #3
 8000a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a50:	43db      	mvns	r3, r3
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	4013      	ands	r3, r2
 8000a56:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	f003 0203 	and.w	r2, r3, #3
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	fa02 f303 	lsl.w	r3, r2, r3
 8000a68:	693a      	ldr	r2, [r7, #16]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	693a      	ldr	r2, [r7, #16]
 8000a72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	f000 80ac 	beq.w	8000bda <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a82:	4b5e      	ldr	r3, [pc, #376]	; (8000bfc <HAL_GPIO_Init+0x32c>)
 8000a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a86:	4a5d      	ldr	r2, [pc, #372]	; (8000bfc <HAL_GPIO_Init+0x32c>)
 8000a88:	f043 0301 	orr.w	r3, r3, #1
 8000a8c:	6613      	str	r3, [r2, #96]	; 0x60
 8000a8e:	4b5b      	ldr	r3, [pc, #364]	; (8000bfc <HAL_GPIO_Init+0x32c>)
 8000a90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a92:	f003 0301 	and.w	r3, r3, #1
 8000a96:	60bb      	str	r3, [r7, #8]
 8000a98:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a9a:	4a59      	ldr	r2, [pc, #356]	; (8000c00 <HAL_GPIO_Init+0x330>)
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	089b      	lsrs	r3, r3, #2
 8000aa0:	3302      	adds	r3, #2
 8000aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aa6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	f003 0303 	and.w	r3, r3, #3
 8000aae:	009b      	lsls	r3, r3, #2
 8000ab0:	220f      	movs	r2, #15
 8000ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	4013      	ands	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000ac4:	d025      	beq.n	8000b12 <HAL_GPIO_Init+0x242>
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	4a4e      	ldr	r2, [pc, #312]	; (8000c04 <HAL_GPIO_Init+0x334>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d01f      	beq.n	8000b0e <HAL_GPIO_Init+0x23e>
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	4a4d      	ldr	r2, [pc, #308]	; (8000c08 <HAL_GPIO_Init+0x338>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d019      	beq.n	8000b0a <HAL_GPIO_Init+0x23a>
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	4a4c      	ldr	r2, [pc, #304]	; (8000c0c <HAL_GPIO_Init+0x33c>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d013      	beq.n	8000b06 <HAL_GPIO_Init+0x236>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4a4b      	ldr	r2, [pc, #300]	; (8000c10 <HAL_GPIO_Init+0x340>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d00d      	beq.n	8000b02 <HAL_GPIO_Init+0x232>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4a4a      	ldr	r2, [pc, #296]	; (8000c14 <HAL_GPIO_Init+0x344>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d007      	beq.n	8000afe <HAL_GPIO_Init+0x22e>
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	4a49      	ldr	r2, [pc, #292]	; (8000c18 <HAL_GPIO_Init+0x348>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d101      	bne.n	8000afa <HAL_GPIO_Init+0x22a>
 8000af6:	2306      	movs	r3, #6
 8000af8:	e00c      	b.n	8000b14 <HAL_GPIO_Init+0x244>
 8000afa:	2307      	movs	r3, #7
 8000afc:	e00a      	b.n	8000b14 <HAL_GPIO_Init+0x244>
 8000afe:	2305      	movs	r3, #5
 8000b00:	e008      	b.n	8000b14 <HAL_GPIO_Init+0x244>
 8000b02:	2304      	movs	r3, #4
 8000b04:	e006      	b.n	8000b14 <HAL_GPIO_Init+0x244>
 8000b06:	2303      	movs	r3, #3
 8000b08:	e004      	b.n	8000b14 <HAL_GPIO_Init+0x244>
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	e002      	b.n	8000b14 <HAL_GPIO_Init+0x244>
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e000      	b.n	8000b14 <HAL_GPIO_Init+0x244>
 8000b12:	2300      	movs	r3, #0
 8000b14:	697a      	ldr	r2, [r7, #20]
 8000b16:	f002 0203 	and.w	r2, r2, #3
 8000b1a:	0092      	lsls	r2, r2, #2
 8000b1c:	4093      	lsls	r3, r2
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	4313      	orrs	r3, r2
 8000b22:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b24:	4936      	ldr	r1, [pc, #216]	; (8000c00 <HAL_GPIO_Init+0x330>)
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	089b      	lsrs	r3, r3, #2
 8000b2a:	3302      	adds	r3, #2
 8000b2c:	693a      	ldr	r2, [r7, #16]
 8000b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000b32:	4b3a      	ldr	r3, [pc, #232]	; (8000c1c <HAL_GPIO_Init+0x34c>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	43db      	mvns	r3, r3
 8000b3c:	693a      	ldr	r2, [r7, #16]
 8000b3e:	4013      	ands	r3, r2
 8000b40:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000b4e:	693a      	ldr	r2, [r7, #16]
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	4313      	orrs	r3, r2
 8000b54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000b56:	4a31      	ldr	r2, [pc, #196]	; (8000c1c <HAL_GPIO_Init+0x34c>)
 8000b58:	693b      	ldr	r3, [r7, #16]
 8000b5a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000b5c:	4b2f      	ldr	r3, [pc, #188]	; (8000c1c <HAL_GPIO_Init+0x34c>)
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	43db      	mvns	r3, r3
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	4013      	ands	r3, r2
 8000b6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d003      	beq.n	8000b80 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000b78:	693a      	ldr	r2, [r7, #16]
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b80:	4a26      	ldr	r2, [pc, #152]	; (8000c1c <HAL_GPIO_Init+0x34c>)
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b86:	4b25      	ldr	r3, [pc, #148]	; (8000c1c <HAL_GPIO_Init+0x34c>)
 8000b88:	689b      	ldr	r3, [r3, #8]
 8000b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	43db      	mvns	r3, r3
 8000b90:	693a      	ldr	r2, [r7, #16]
 8000b92:	4013      	ands	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	685b      	ldr	r3, [r3, #4]
 8000b9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d003      	beq.n	8000baa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000baa:	4a1c      	ldr	r2, [pc, #112]	; (8000c1c <HAL_GPIO_Init+0x34c>)
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000bb0:	4b1a      	ldr	r3, [pc, #104]	; (8000c1c <HAL_GPIO_Init+0x34c>)
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d003      	beq.n	8000bd4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000bcc:	693a      	ldr	r2, [r7, #16]
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000bd4:	4a11      	ldr	r2, [pc, #68]	; (8000c1c <HAL_GPIO_Init+0x34c>)
 8000bd6:	693b      	ldr	r3, [r7, #16]
 8000bd8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	fa22 f303 	lsr.w	r3, r2, r3
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	f47f ae78 	bne.w	80008e0 <HAL_GPIO_Init+0x10>
  }
}
 8000bf0:	bf00      	nop
 8000bf2:	371c      	adds	r7, #28
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr
 8000bfc:	40021000 	.word	0x40021000
 8000c00:	40010000 	.word	0x40010000
 8000c04:	48000400 	.word	0x48000400
 8000c08:	48000800 	.word	0x48000800
 8000c0c:	48000c00 	.word	0x48000c00
 8000c10:	48001000 	.word	0x48001000
 8000c14:	48001400 	.word	0x48001400
 8000c18:	48001800 	.word	0x48001800
 8000c1c:	40010400 	.word	0x40010400

08000c20 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b087      	sub	sp, #28
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8000c2e:	e0cd      	b.n	8000dcc <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8000c30:	2201      	movs	r2, #1
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	fa02 f303 	lsl.w	r3, r2, r3
 8000c38:	683a      	ldr	r2, [r7, #0]
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	f000 80c0 	beq.w	8000dc6 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8000c46:	4a68      	ldr	r2, [pc, #416]	; (8000de8 <HAL_GPIO_DeInit+0x1c8>)
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	089b      	lsrs	r3, r3, #2
 8000c4c:	3302      	adds	r3, #2
 8000c4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c52:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	f003 0303 	and.w	r3, r3, #3
 8000c5a:	009b      	lsls	r3, r3, #2
 8000c5c:	220f      	movs	r2, #15
 8000c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c62:	68fa      	ldr	r2, [r7, #12]
 8000c64:	4013      	ands	r3, r2
 8000c66:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c6e:	d025      	beq.n	8000cbc <HAL_GPIO_DeInit+0x9c>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	4a5e      	ldr	r2, [pc, #376]	; (8000dec <HAL_GPIO_DeInit+0x1cc>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d01f      	beq.n	8000cb8 <HAL_GPIO_DeInit+0x98>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	4a5d      	ldr	r2, [pc, #372]	; (8000df0 <HAL_GPIO_DeInit+0x1d0>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d019      	beq.n	8000cb4 <HAL_GPIO_DeInit+0x94>
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	4a5c      	ldr	r2, [pc, #368]	; (8000df4 <HAL_GPIO_DeInit+0x1d4>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d013      	beq.n	8000cb0 <HAL_GPIO_DeInit+0x90>
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	4a5b      	ldr	r2, [pc, #364]	; (8000df8 <HAL_GPIO_DeInit+0x1d8>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d00d      	beq.n	8000cac <HAL_GPIO_DeInit+0x8c>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4a5a      	ldr	r2, [pc, #360]	; (8000dfc <HAL_GPIO_DeInit+0x1dc>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d007      	beq.n	8000ca8 <HAL_GPIO_DeInit+0x88>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a59      	ldr	r2, [pc, #356]	; (8000e00 <HAL_GPIO_DeInit+0x1e0>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d101      	bne.n	8000ca4 <HAL_GPIO_DeInit+0x84>
 8000ca0:	2306      	movs	r3, #6
 8000ca2:	e00c      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000ca4:	2307      	movs	r3, #7
 8000ca6:	e00a      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000ca8:	2305      	movs	r3, #5
 8000caa:	e008      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000cac:	2304      	movs	r3, #4
 8000cae:	e006      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	e004      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	e002      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000cb8:	2301      	movs	r3, #1
 8000cba:	e000      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	697a      	ldr	r2, [r7, #20]
 8000cc0:	f002 0203 	and.w	r2, r2, #3
 8000cc4:	0092      	lsls	r2, r2, #2
 8000cc6:	4093      	lsls	r3, r2
 8000cc8:	68fa      	ldr	r2, [r7, #12]
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d132      	bne.n	8000d34 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8000cce:	4b4d      	ldr	r3, [pc, #308]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	494b      	ldr	r1, [pc, #300]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000cd8:	4013      	ands	r3, r2
 8000cda:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8000cdc:	4b49      	ldr	r3, [pc, #292]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	693b      	ldr	r3, [r7, #16]
 8000ce2:	43db      	mvns	r3, r3
 8000ce4:	4947      	ldr	r1, [pc, #284]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8000cea:	4b46      	ldr	r3, [pc, #280]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000cec:	689a      	ldr	r2, [r3, #8]
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	43db      	mvns	r3, r3
 8000cf2:	4944      	ldr	r1, [pc, #272]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8000cf8:	4b42      	ldr	r3, [pc, #264]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000cfa:	68da      	ldr	r2, [r3, #12]
 8000cfc:	693b      	ldr	r3, [r7, #16]
 8000cfe:	43db      	mvns	r3, r3
 8000d00:	4940      	ldr	r1, [pc, #256]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000d02:	4013      	ands	r3, r2
 8000d04:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	f003 0303 	and.w	r3, r3, #3
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	220f      	movs	r2, #15
 8000d10:	fa02 f303 	lsl.w	r3, r2, r3
 8000d14:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8000d16:	4a34      	ldr	r2, [pc, #208]	; (8000de8 <HAL_GPIO_DeInit+0x1c8>)
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	089b      	lsrs	r3, r3, #2
 8000d1c:	3302      	adds	r3, #2
 8000d1e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	43da      	mvns	r2, r3
 8000d26:	4830      	ldr	r0, [pc, #192]	; (8000de8 <HAL_GPIO_DeInit+0x1c8>)
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	089b      	lsrs	r3, r3, #2
 8000d2c:	400a      	ands	r2, r1
 8000d2e:	3302      	adds	r3, #2
 8000d30:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	2103      	movs	r1, #3
 8000d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d42:	431a      	orrs	r2, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	08da      	lsrs	r2, r3, #3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3208      	adds	r2, #8
 8000d50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	f003 0307 	and.w	r3, r3, #7
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	220f      	movs	r2, #15
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	43db      	mvns	r3, r3
 8000d64:	697a      	ldr	r2, [r7, #20]
 8000d66:	08d2      	lsrs	r2, r2, #3
 8000d68:	4019      	ands	r1, r3
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	3208      	adds	r2, #8
 8000d6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	689a      	ldr	r2, [r3, #8]
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	2103      	movs	r1, #3
 8000d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d80:	43db      	mvns	r3, r3
 8000d82:	401a      	ands	r2, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	685a      	ldr	r2, [r3, #4]
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	fa01 f303 	lsl.w	r3, r1, r3
 8000d94:	43db      	mvns	r3, r3
 8000d96:	401a      	ands	r2, r3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	68da      	ldr	r2, [r3, #12]
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	2103      	movs	r1, #3
 8000da6:	fa01 f303 	lsl.w	r3, r1, r3
 8000daa:	43db      	mvns	r3, r3
 8000dac:	401a      	ands	r2, r3
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000db6:	2101      	movs	r1, #1
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	43db      	mvns	r3, r3
 8000dc0:	401a      	ands	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8000dcc:	683a      	ldr	r2, [r7, #0]
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	fa22 f303 	lsr.w	r3, r2, r3
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	f47f af2b 	bne.w	8000c30 <HAL_GPIO_DeInit+0x10>
  }
}
 8000dda:	bf00      	nop
 8000ddc:	371c      	adds	r7, #28
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	40010000 	.word	0x40010000
 8000dec:	48000400 	.word	0x48000400
 8000df0:	48000800 	.word	0x48000800
 8000df4:	48000c00 	.word	0x48000c00
 8000df8:	48001000 	.word	0x48001000
 8000dfc:	48001400 	.word	0x48001400
 8000e00:	48001800 	.word	0x48001800
 8000e04:	40010400 	.word	0x40010400

08000e08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	460b      	mov	r3, r1
 8000e12:	807b      	strh	r3, [r7, #2]
 8000e14:	4613      	mov	r3, r2
 8000e16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e18:	787b      	ldrb	r3, [r7, #1]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d003      	beq.n	8000e26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e1e:	887a      	ldrh	r2, [r7, #2]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e24:	e002      	b.n	8000e2c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e26:	887a      	ldrh	r2, [r7, #2]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e2c:	bf00      	nop
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr

08000e38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d101      	bne.n	8000e4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
 8000e48:	e081      	b.n	8000f4e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d106      	bne.n	8000e64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f003 fdae 	bl	80049c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2224      	movs	r2, #36	; 0x24
 8000e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f022 0201 	bic.w	r2, r2, #1
 8000e7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	685a      	ldr	r2, [r3, #4]
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000e88:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	689a      	ldr	r2, [r3, #8]
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000e98:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	68db      	ldr	r3, [r3, #12]
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d107      	bne.n	8000eb2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	689a      	ldr	r2, [r3, #8]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	e006      	b.n	8000ec0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	689a      	ldr	r2, [r3, #8]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000ebe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	2b02      	cmp	r3, #2
 8000ec6:	d104      	bne.n	8000ed2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ed0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	687a      	ldr	r2, [r7, #4]
 8000eda:	6812      	ldr	r2, [r2, #0]
 8000edc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ee0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ee4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	68da      	ldr	r2, [r3, #12]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000ef4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	691a      	ldr	r2, [r3, #16]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	695b      	ldr	r3, [r3, #20]
 8000efe:	ea42 0103 	orr.w	r1, r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	699b      	ldr	r3, [r3, #24]
 8000f06:	021a      	lsls	r2, r3, #8
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	430a      	orrs	r2, r1
 8000f0e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	69d9      	ldr	r1, [r3, #28]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6a1a      	ldr	r2, [r3, #32]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f042 0201 	orr.w	r2, r2, #1
 8000f2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2200      	movs	r2, #0
 8000f34:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2220      	movs	r2, #32
 8000f3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2200      	movs	r2, #0
 8000f42:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2200      	movs	r2, #0
 8000f48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000f4c:	2300      	movs	r3, #0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b082      	sub	sp, #8
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d101      	bne.n	8000f68 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8000f64:	2301      	movs	r3, #1
 8000f66:	e021      	b.n	8000fac <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2224      	movs	r2, #36	; 0x24
 8000f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f022 0201 	bic.w	r2, r2, #1
 8000f7e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f003 fd61 	bl	8004a48 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2200      	movs	r2, #0
 8000f98:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000faa:	2300      	movs	r3, #0
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b088      	sub	sp, #32
 8000fb8:	af02      	add	r7, sp, #8
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	4608      	mov	r0, r1
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	817b      	strh	r3, [r7, #10]
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	813b      	strh	r3, [r7, #8]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	2b20      	cmp	r3, #32
 8000fd8:	f040 80f9 	bne.w	80011ce <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8000fdc:	6a3b      	ldr	r3, [r7, #32]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d002      	beq.n	8000fe8 <HAL_I2C_Mem_Write+0x34>
 8000fe2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d105      	bne.n	8000ff4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fee:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e0ed      	b.n	80011d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d101      	bne.n	8001002 <HAL_I2C_Mem_Write+0x4e>
 8000ffe:	2302      	movs	r3, #2
 8001000:	e0e6      	b.n	80011d0 <HAL_I2C_Mem_Write+0x21c>
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	2201      	movs	r2, #1
 8001006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800100a:	f7ff fb21 	bl	8000650 <HAL_GetTick>
 800100e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	9300      	str	r3, [sp, #0]
 8001014:	2319      	movs	r3, #25
 8001016:	2201      	movs	r2, #1
 8001018:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800101c:	68f8      	ldr	r0, [r7, #12]
 800101e:	f000 fac3 	bl	80015a8 <I2C_WaitOnFlagUntilTimeout>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001028:	2301      	movs	r3, #1
 800102a:	e0d1      	b.n	80011d0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	2221      	movs	r2, #33	; 0x21
 8001030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	2240      	movs	r2, #64	; 0x40
 8001038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	2200      	movs	r2, #0
 8001040:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	6a3a      	ldr	r2, [r7, #32]
 8001046:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800104c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2200      	movs	r2, #0
 8001052:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001054:	88f8      	ldrh	r0, [r7, #6]
 8001056:	893a      	ldrh	r2, [r7, #8]
 8001058:	8979      	ldrh	r1, [r7, #10]
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	9301      	str	r3, [sp, #4]
 800105e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001060:	9300      	str	r3, [sp, #0]
 8001062:	4603      	mov	r3, r0
 8001064:	68f8      	ldr	r0, [r7, #12]
 8001066:	f000 f9d3 	bl	8001410 <I2C_RequestMemoryWrite>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d005      	beq.n	800107c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2200      	movs	r2, #0
 8001074:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	e0a9      	b.n	80011d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001080:	b29b      	uxth	r3, r3
 8001082:	2bff      	cmp	r3, #255	; 0xff
 8001084:	d90e      	bls.n	80010a4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	22ff      	movs	r2, #255	; 0xff
 800108a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001090:	b2da      	uxtb	r2, r3
 8001092:	8979      	ldrh	r1, [r7, #10]
 8001094:	2300      	movs	r3, #0
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800109c:	68f8      	ldr	r0, [r7, #12]
 800109e:	f000 fba5 	bl	80017ec <I2C_TransferConfig>
 80010a2:	e00f      	b.n	80010c4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010a8:	b29a      	uxth	r2, r3
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010b2:	b2da      	uxtb	r2, r3
 80010b4:	8979      	ldrh	r1, [r7, #10]
 80010b6:	2300      	movs	r3, #0
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010be:	68f8      	ldr	r0, [r7, #12]
 80010c0:	f000 fb94 	bl	80017ec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80010c4:	697a      	ldr	r2, [r7, #20]
 80010c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010c8:	68f8      	ldr	r0, [r7, #12]
 80010ca:	f000 faad 	bl	8001628 <I2C_WaitOnTXISFlagUntilTimeout>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80010d4:	2301      	movs	r3, #1
 80010d6:	e07b      	b.n	80011d0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010dc:	781a      	ldrb	r2, [r3, #0]
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e8:	1c5a      	adds	r2, r3, #1
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	3b01      	subs	r3, #1
 80010f6:	b29a      	uxth	r2, r3
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001100:	3b01      	subs	r3, #1
 8001102:	b29a      	uxth	r2, r3
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800110c:	b29b      	uxth	r3, r3
 800110e:	2b00      	cmp	r3, #0
 8001110:	d034      	beq.n	800117c <HAL_I2C_Mem_Write+0x1c8>
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001116:	2b00      	cmp	r3, #0
 8001118:	d130      	bne.n	800117c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001120:	2200      	movs	r2, #0
 8001122:	2180      	movs	r1, #128	; 0x80
 8001124:	68f8      	ldr	r0, [r7, #12]
 8001126:	f000 fa3f 	bl	80015a8 <I2C_WaitOnFlagUntilTimeout>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e04d      	b.n	80011d0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001138:	b29b      	uxth	r3, r3
 800113a:	2bff      	cmp	r3, #255	; 0xff
 800113c:	d90e      	bls.n	800115c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	22ff      	movs	r2, #255	; 0xff
 8001142:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001148:	b2da      	uxtb	r2, r3
 800114a:	8979      	ldrh	r1, [r7, #10]
 800114c:	2300      	movs	r3, #0
 800114e:	9300      	str	r3, [sp, #0]
 8001150:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001154:	68f8      	ldr	r0, [r7, #12]
 8001156:	f000 fb49 	bl	80017ec <I2C_TransferConfig>
 800115a:	e00f      	b.n	800117c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001160:	b29a      	uxth	r2, r3
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800116a:	b2da      	uxtb	r2, r3
 800116c:	8979      	ldrh	r1, [r7, #10]
 800116e:	2300      	movs	r3, #0
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001176:	68f8      	ldr	r0, [r7, #12]
 8001178:	f000 fb38 	bl	80017ec <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001180:	b29b      	uxth	r3, r3
 8001182:	2b00      	cmp	r3, #0
 8001184:	d19e      	bne.n	80010c4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001186:	697a      	ldr	r2, [r7, #20]
 8001188:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800118a:	68f8      	ldr	r0, [r7, #12]
 800118c:	f000 fa8c 	bl	80016a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e01a      	b.n	80011d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2220      	movs	r2, #32
 80011a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	6859      	ldr	r1, [r3, #4]
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	4b0a      	ldr	r3, [pc, #40]	; (80011d8 <HAL_I2C_Mem_Write+0x224>)
 80011ae:	400b      	ands	r3, r1
 80011b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	2220      	movs	r2, #32
 80011b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	2200      	movs	r2, #0
 80011be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	2200      	movs	r2, #0
 80011c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80011ca:	2300      	movs	r3, #0
 80011cc:	e000      	b.n	80011d0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80011ce:	2302      	movs	r3, #2
  }
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3718      	adds	r7, #24
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	fe00e800 	.word	0xfe00e800

080011dc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b088      	sub	sp, #32
 80011e0:	af02      	add	r7, sp, #8
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	4608      	mov	r0, r1
 80011e6:	4611      	mov	r1, r2
 80011e8:	461a      	mov	r2, r3
 80011ea:	4603      	mov	r3, r0
 80011ec:	817b      	strh	r3, [r7, #10]
 80011ee:	460b      	mov	r3, r1
 80011f0:	813b      	strh	r3, [r7, #8]
 80011f2:	4613      	mov	r3, r2
 80011f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	2b20      	cmp	r3, #32
 8001200:	f040 80fd 	bne.w	80013fe <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001204:	6a3b      	ldr	r3, [r7, #32]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d002      	beq.n	8001210 <HAL_I2C_Mem_Read+0x34>
 800120a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800120c:	2b00      	cmp	r3, #0
 800120e:	d105      	bne.n	800121c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001216:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e0f1      	b.n	8001400 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001222:	2b01      	cmp	r3, #1
 8001224:	d101      	bne.n	800122a <HAL_I2C_Mem_Read+0x4e>
 8001226:	2302      	movs	r3, #2
 8001228:	e0ea      	b.n	8001400 <HAL_I2C_Mem_Read+0x224>
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	2201      	movs	r2, #1
 800122e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001232:	f7ff fa0d 	bl	8000650 <HAL_GetTick>
 8001236:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	9300      	str	r3, [sp, #0]
 800123c:	2319      	movs	r3, #25
 800123e:	2201      	movs	r2, #1
 8001240:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001244:	68f8      	ldr	r0, [r7, #12]
 8001246:	f000 f9af 	bl	80015a8 <I2C_WaitOnFlagUntilTimeout>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e0d5      	b.n	8001400 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	2222      	movs	r2, #34	; 0x22
 8001258:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	2240      	movs	r2, #64	; 0x40
 8001260:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	2200      	movs	r2, #0
 8001268:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	6a3a      	ldr	r2, [r7, #32]
 800126e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001274:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2200      	movs	r2, #0
 800127a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800127c:	88f8      	ldrh	r0, [r7, #6]
 800127e:	893a      	ldrh	r2, [r7, #8]
 8001280:	8979      	ldrh	r1, [r7, #10]
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	9301      	str	r3, [sp, #4]
 8001286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	4603      	mov	r3, r0
 800128c:	68f8      	ldr	r0, [r7, #12]
 800128e:	f000 f913 	bl	80014b8 <I2C_RequestMemoryRead>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d005      	beq.n	80012a4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2200      	movs	r2, #0
 800129c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80012a0:	2301      	movs	r3, #1
 80012a2:	e0ad      	b.n	8001400 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	2bff      	cmp	r3, #255	; 0xff
 80012ac:	d90e      	bls.n	80012cc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	22ff      	movs	r2, #255	; 0xff
 80012b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012b8:	b2da      	uxtb	r2, r3
 80012ba:	8979      	ldrh	r1, [r7, #10]
 80012bc:	4b52      	ldr	r3, [pc, #328]	; (8001408 <HAL_I2C_Mem_Read+0x22c>)
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012c4:	68f8      	ldr	r0, [r7, #12]
 80012c6:	f000 fa91 	bl	80017ec <I2C_TransferConfig>
 80012ca:	e00f      	b.n	80012ec <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012d0:	b29a      	uxth	r2, r3
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	8979      	ldrh	r1, [r7, #10]
 80012de:	4b4a      	ldr	r3, [pc, #296]	; (8001408 <HAL_I2C_Mem_Read+0x22c>)
 80012e0:	9300      	str	r3, [sp, #0]
 80012e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80012e6:	68f8      	ldr	r0, [r7, #12]
 80012e8:	f000 fa80 	bl	80017ec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f2:	2200      	movs	r2, #0
 80012f4:	2104      	movs	r1, #4
 80012f6:	68f8      	ldr	r0, [r7, #12]
 80012f8:	f000 f956 	bl	80015a8 <I2C_WaitOnFlagUntilTimeout>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001302:	2301      	movs	r3, #1
 8001304:	e07c      	b.n	8001400 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001310:	b2d2      	uxtb	r2, r2
 8001312:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001318:	1c5a      	adds	r2, r3, #1
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001322:	3b01      	subs	r3, #1
 8001324:	b29a      	uxth	r2, r3
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800132e:	b29b      	uxth	r3, r3
 8001330:	3b01      	subs	r3, #1
 8001332:	b29a      	uxth	r2, r3
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800133c:	b29b      	uxth	r3, r3
 800133e:	2b00      	cmp	r3, #0
 8001340:	d034      	beq.n	80013ac <HAL_I2C_Mem_Read+0x1d0>
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001346:	2b00      	cmp	r3, #0
 8001348:	d130      	bne.n	80013ac <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	9300      	str	r3, [sp, #0]
 800134e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001350:	2200      	movs	r2, #0
 8001352:	2180      	movs	r1, #128	; 0x80
 8001354:	68f8      	ldr	r0, [r7, #12]
 8001356:	f000 f927 	bl	80015a8 <I2C_WaitOnFlagUntilTimeout>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e04d      	b.n	8001400 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001368:	b29b      	uxth	r3, r3
 800136a:	2bff      	cmp	r3, #255	; 0xff
 800136c:	d90e      	bls.n	800138c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	22ff      	movs	r2, #255	; 0xff
 8001372:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001378:	b2da      	uxtb	r2, r3
 800137a:	8979      	ldrh	r1, [r7, #10]
 800137c:	2300      	movs	r3, #0
 800137e:	9300      	str	r3, [sp, #0]
 8001380:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001384:	68f8      	ldr	r0, [r7, #12]
 8001386:	f000 fa31 	bl	80017ec <I2C_TransferConfig>
 800138a:	e00f      	b.n	80013ac <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001390:	b29a      	uxth	r2, r3
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800139a:	b2da      	uxtb	r2, r3
 800139c:	8979      	ldrh	r1, [r7, #10]
 800139e:	2300      	movs	r3, #0
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80013a6:	68f8      	ldr	r0, [r7, #12]
 80013a8:	f000 fa20 	bl	80017ec <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d19a      	bne.n	80012ec <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80013b6:	697a      	ldr	r2, [r7, #20]
 80013b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80013ba:	68f8      	ldr	r0, [r7, #12]
 80013bc:	f000 f974 	bl	80016a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e01a      	b.n	8001400 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	2220      	movs	r2, #32
 80013d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	6859      	ldr	r1, [r3, #4]
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	4b0b      	ldr	r3, [pc, #44]	; (800140c <HAL_I2C_Mem_Read+0x230>)
 80013de:	400b      	ands	r3, r1
 80013e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	2220      	movs	r2, #32
 80013e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	2200      	movs	r2, #0
 80013ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80013fa:	2300      	movs	r3, #0
 80013fc:	e000      	b.n	8001400 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80013fe:	2302      	movs	r3, #2
  }
}
 8001400:	4618      	mov	r0, r3
 8001402:	3718      	adds	r7, #24
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	80002400 	.word	0x80002400
 800140c:	fe00e800 	.word	0xfe00e800

08001410 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af02      	add	r7, sp, #8
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	4608      	mov	r0, r1
 800141a:	4611      	mov	r1, r2
 800141c:	461a      	mov	r2, r3
 800141e:	4603      	mov	r3, r0
 8001420:	817b      	strh	r3, [r7, #10]
 8001422:	460b      	mov	r3, r1
 8001424:	813b      	strh	r3, [r7, #8]
 8001426:	4613      	mov	r3, r2
 8001428:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800142a:	88fb      	ldrh	r3, [r7, #6]
 800142c:	b2da      	uxtb	r2, r3
 800142e:	8979      	ldrh	r1, [r7, #10]
 8001430:	4b20      	ldr	r3, [pc, #128]	; (80014b4 <I2C_RequestMemoryWrite+0xa4>)
 8001432:	9300      	str	r3, [sp, #0]
 8001434:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001438:	68f8      	ldr	r0, [r7, #12]
 800143a:	f000 f9d7 	bl	80017ec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800143e:	69fa      	ldr	r2, [r7, #28]
 8001440:	69b9      	ldr	r1, [r7, #24]
 8001442:	68f8      	ldr	r0, [r7, #12]
 8001444:	f000 f8f0 	bl	8001628 <I2C_WaitOnTXISFlagUntilTimeout>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e02c      	b.n	80014ac <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001452:	88fb      	ldrh	r3, [r7, #6]
 8001454:	2b01      	cmp	r3, #1
 8001456:	d105      	bne.n	8001464 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001458:	893b      	ldrh	r3, [r7, #8]
 800145a:	b2da      	uxtb	r2, r3
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	629a      	str	r2, [r3, #40]	; 0x28
 8001462:	e015      	b.n	8001490 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001464:	893b      	ldrh	r3, [r7, #8]
 8001466:	0a1b      	lsrs	r3, r3, #8
 8001468:	b29b      	uxth	r3, r3
 800146a:	b2da      	uxtb	r2, r3
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001472:	69fa      	ldr	r2, [r7, #28]
 8001474:	69b9      	ldr	r1, [r7, #24]
 8001476:	68f8      	ldr	r0, [r7, #12]
 8001478:	f000 f8d6 	bl	8001628 <I2C_WaitOnTXISFlagUntilTimeout>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e012      	b.n	80014ac <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001486:	893b      	ldrh	r3, [r7, #8]
 8001488:	b2da      	uxtb	r2, r3
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	9300      	str	r3, [sp, #0]
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	2200      	movs	r2, #0
 8001498:	2180      	movs	r1, #128	; 0x80
 800149a:	68f8      	ldr	r0, [r7, #12]
 800149c:	f000 f884 	bl	80015a8 <I2C_WaitOnFlagUntilTimeout>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e000      	b.n	80014ac <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80014aa:	2300      	movs	r3, #0
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3710      	adds	r7, #16
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	80002000 	.word	0x80002000

080014b8 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af02      	add	r7, sp, #8
 80014be:	60f8      	str	r0, [r7, #12]
 80014c0:	4608      	mov	r0, r1
 80014c2:	4611      	mov	r1, r2
 80014c4:	461a      	mov	r2, r3
 80014c6:	4603      	mov	r3, r0
 80014c8:	817b      	strh	r3, [r7, #10]
 80014ca:	460b      	mov	r3, r1
 80014cc:	813b      	strh	r3, [r7, #8]
 80014ce:	4613      	mov	r3, r2
 80014d0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80014d2:	88fb      	ldrh	r3, [r7, #6]
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	8979      	ldrh	r1, [r7, #10]
 80014d8:	4b20      	ldr	r3, [pc, #128]	; (800155c <I2C_RequestMemoryRead+0xa4>)
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	2300      	movs	r3, #0
 80014de:	68f8      	ldr	r0, [r7, #12]
 80014e0:	f000 f984 	bl	80017ec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80014e4:	69fa      	ldr	r2, [r7, #28]
 80014e6:	69b9      	ldr	r1, [r7, #24]
 80014e8:	68f8      	ldr	r0, [r7, #12]
 80014ea:	f000 f89d 	bl	8001628 <I2C_WaitOnTXISFlagUntilTimeout>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e02c      	b.n	8001552 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80014f8:	88fb      	ldrh	r3, [r7, #6]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d105      	bne.n	800150a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80014fe:	893b      	ldrh	r3, [r7, #8]
 8001500:	b2da      	uxtb	r2, r3
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	629a      	str	r2, [r3, #40]	; 0x28
 8001508:	e015      	b.n	8001536 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800150a:	893b      	ldrh	r3, [r7, #8]
 800150c:	0a1b      	lsrs	r3, r3, #8
 800150e:	b29b      	uxth	r3, r3
 8001510:	b2da      	uxtb	r2, r3
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001518:	69fa      	ldr	r2, [r7, #28]
 800151a:	69b9      	ldr	r1, [r7, #24]
 800151c:	68f8      	ldr	r0, [r7, #12]
 800151e:	f000 f883 	bl	8001628 <I2C_WaitOnTXISFlagUntilTimeout>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e012      	b.n	8001552 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800152c:	893b      	ldrh	r3, [r7, #8]
 800152e:	b2da      	uxtb	r2, r3
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	9300      	str	r3, [sp, #0]
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	2200      	movs	r2, #0
 800153e:	2140      	movs	r1, #64	; 0x40
 8001540:	68f8      	ldr	r0, [r7, #12]
 8001542:	f000 f831 	bl	80015a8 <I2C_WaitOnFlagUntilTimeout>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e000      	b.n	8001552 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	80002000 	.word	0x80002000

08001560 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	699b      	ldr	r3, [r3, #24]
 800156e:	f003 0302 	and.w	r3, r3, #2
 8001572:	2b02      	cmp	r3, #2
 8001574:	d103      	bne.n	800157e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2200      	movs	r2, #0
 800157c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	f003 0301 	and.w	r3, r3, #1
 8001588:	2b01      	cmp	r3, #1
 800158a:	d007      	beq.n	800159c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	699a      	ldr	r2, [r3, #24]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f042 0201 	orr.w	r2, r2, #1
 800159a:	619a      	str	r2, [r3, #24]
  }
}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr

080015a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	603b      	str	r3, [r7, #0]
 80015b4:	4613      	mov	r3, r2
 80015b6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80015b8:	e022      	b.n	8001600 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015c0:	d01e      	beq.n	8001600 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80015c2:	f7ff f845 	bl	8000650 <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	683a      	ldr	r2, [r7, #0]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d302      	bcc.n	80015d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d113      	bne.n	8001600 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015dc:	f043 0220 	orr.w	r2, r3, #32
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	2220      	movs	r2, #32
 80015e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	2200      	movs	r2, #0
 80015f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	2200      	movs	r2, #0
 80015f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e00f      	b.n	8001620 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	699a      	ldr	r2, [r3, #24]
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	4013      	ands	r3, r2
 800160a:	68ba      	ldr	r2, [r7, #8]
 800160c:	429a      	cmp	r2, r3
 800160e:	bf0c      	ite	eq
 8001610:	2301      	moveq	r3, #1
 8001612:	2300      	movne	r3, #0
 8001614:	b2db      	uxtb	r3, r3
 8001616:	461a      	mov	r2, r3
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	429a      	cmp	r2, r3
 800161c:	d0cd      	beq.n	80015ba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800161e:	2300      	movs	r3, #0
}
 8001620:	4618      	mov	r0, r3
 8001622:	3710      	adds	r7, #16
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	60b9      	str	r1, [r7, #8]
 8001632:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001634:	e02c      	b.n	8001690 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	68b9      	ldr	r1, [r7, #8]
 800163a:	68f8      	ldr	r0, [r7, #12]
 800163c:	f000 f870 	bl	8001720 <I2C_IsAcknowledgeFailed>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e02a      	b.n	80016a0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001650:	d01e      	beq.n	8001690 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001652:	f7fe fffd 	bl	8000650 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	68ba      	ldr	r2, [r7, #8]
 800165e:	429a      	cmp	r2, r3
 8001660:	d302      	bcc.n	8001668 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d113      	bne.n	8001690 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800166c:	f043 0220 	orr.w	r2, r3, #32
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2220      	movs	r2, #32
 8001678:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e007      	b.n	80016a0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	699b      	ldr	r3, [r3, #24]
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	2b02      	cmp	r3, #2
 800169c:	d1cb      	bne.n	8001636 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800169e:	2300      	movs	r3, #0
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80016b4:	e028      	b.n	8001708 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80016b6:	687a      	ldr	r2, [r7, #4]
 80016b8:	68b9      	ldr	r1, [r7, #8]
 80016ba:	68f8      	ldr	r0, [r7, #12]
 80016bc:	f000 f830 	bl	8001720 <I2C_IsAcknowledgeFailed>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e026      	b.n	8001718 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016ca:	f7fe ffc1 	bl	8000650 <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	68ba      	ldr	r2, [r7, #8]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d302      	bcc.n	80016e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d113      	bne.n	8001708 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e4:	f043 0220 	orr.w	r2, r3, #32
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2220      	movs	r2, #32
 80016f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	2200      	movs	r2, #0
 80016f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	2200      	movs	r2, #0
 8001700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e007      	b.n	8001718 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	699b      	ldr	r3, [r3, #24]
 800170e:	f003 0320 	and.w	r3, r3, #32
 8001712:	2b20      	cmp	r3, #32
 8001714:	d1cf      	bne.n	80016b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001716:	2300      	movs	r3, #0
}
 8001718:	4618      	mov	r0, r3
 800171a:	3710      	adds	r7, #16
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	60b9      	str	r1, [r7, #8]
 800172a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	699b      	ldr	r3, [r3, #24]
 8001732:	f003 0310 	and.w	r3, r3, #16
 8001736:	2b10      	cmp	r3, #16
 8001738:	d151      	bne.n	80017de <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800173a:	e022      	b.n	8001782 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001742:	d01e      	beq.n	8001782 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001744:	f7fe ff84 	bl	8000650 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	68ba      	ldr	r2, [r7, #8]
 8001750:	429a      	cmp	r2, r3
 8001752:	d302      	bcc.n	800175a <I2C_IsAcknowledgeFailed+0x3a>
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d113      	bne.n	8001782 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800175e:	f043 0220 	orr.w	r2, r3, #32
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	2220      	movs	r2, #32
 800176a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2200      	movs	r2, #0
 8001772:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2200      	movs	r2, #0
 800177a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e02e      	b.n	80017e0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	f003 0320 	and.w	r3, r3, #32
 800178c:	2b20      	cmp	r3, #32
 800178e:	d1d5      	bne.n	800173c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2210      	movs	r2, #16
 8001796:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2220      	movs	r2, #32
 800179e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80017a0:	68f8      	ldr	r0, [r7, #12]
 80017a2:	f7ff fedd 	bl	8001560 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	6859      	ldr	r1, [r3, #4]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	4b0d      	ldr	r3, [pc, #52]	; (80017e8 <I2C_IsAcknowledgeFailed+0xc8>)
 80017b2:	400b      	ands	r3, r1
 80017b4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ba:	f043 0204 	orr.w	r2, r3, #4
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	2220      	movs	r2, #32
 80017c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	2200      	movs	r2, #0
 80017ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e000      	b.n	80017e0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80017de:	2300      	movs	r3, #0
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	fe00e800 	.word	0xfe00e800

080017ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	607b      	str	r3, [r7, #4]
 80017f6:	460b      	mov	r3, r1
 80017f8:	817b      	strh	r3, [r7, #10]
 80017fa:	4613      	mov	r3, r2
 80017fc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	685a      	ldr	r2, [r3, #4]
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	0d5b      	lsrs	r3, r3, #21
 8001808:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800180c:	4b0d      	ldr	r3, [pc, #52]	; (8001844 <I2C_TransferConfig+0x58>)
 800180e:	430b      	orrs	r3, r1
 8001810:	43db      	mvns	r3, r3
 8001812:	ea02 0103 	and.w	r1, r2, r3
 8001816:	897b      	ldrh	r3, [r7, #10]
 8001818:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800181c:	7a7b      	ldrb	r3, [r7, #9]
 800181e:	041b      	lsls	r3, r3, #16
 8001820:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001824:	431a      	orrs	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	431a      	orrs	r2, r3
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	431a      	orrs	r2, r3
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	430a      	orrs	r2, r1
 8001834:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001836:	bf00      	nop
 8001838:	3714      	adds	r7, #20
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	03ff63ff 	.word	0x03ff63ff

08001848 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001858:	b2db      	uxtb	r3, r3
 800185a:	2b20      	cmp	r3, #32
 800185c:	d138      	bne.n	80018d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001864:	2b01      	cmp	r3, #1
 8001866:	d101      	bne.n	800186c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001868:	2302      	movs	r3, #2
 800186a:	e032      	b.n	80018d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2201      	movs	r2, #1
 8001870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2224      	movs	r2, #36	; 0x24
 8001878:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f022 0201 	bic.w	r2, r2, #1
 800188a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800189a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6819      	ldr	r1, [r3, #0]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	683a      	ldr	r2, [r7, #0]
 80018a8:	430a      	orrs	r2, r1
 80018aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f042 0201 	orr.w	r2, r2, #1
 80018ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2220      	movs	r2, #32
 80018c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80018cc:	2300      	movs	r3, #0
 80018ce:	e000      	b.n	80018d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80018d0:	2302      	movs	r3, #2
  }
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80018de:	b480      	push	{r7}
 80018e0:	b085      	sub	sp, #20
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
 80018e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	2b20      	cmp	r3, #32
 80018f2:	d139      	bne.n	8001968 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d101      	bne.n	8001902 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80018fe:	2302      	movs	r3, #2
 8001900:	e033      	b.n	800196a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2201      	movs	r2, #1
 8001906:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2224      	movs	r2, #36	; 0x24
 800190e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f022 0201 	bic.w	r2, r2, #1
 8001920:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001930:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	021b      	lsls	r3, r3, #8
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	4313      	orrs	r3, r2
 800193a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	68fa      	ldr	r2, [r7, #12]
 8001942:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f042 0201 	orr.w	r2, r2, #1
 8001952:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2220      	movs	r2, #32
 8001958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001964:	2300      	movs	r3, #0
 8001966:	e000      	b.n	800196a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001968:	2302      	movs	r3, #2
  }
}
 800196a:	4618      	mov	r0, r3
 800196c:	3714      	adds	r7, #20
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
	...

08001978 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800197c:	4b04      	ldr	r3, [pc, #16]	; (8001990 <HAL_PWREx_GetVoltageRange+0x18>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001984:	4618      	mov	r0, r3
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	40007000 	.word	0x40007000

08001994 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019a2:	d130      	bne.n	8001a06 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80019a4:	4b23      	ldr	r3, [pc, #140]	; (8001a34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019b0:	d038      	beq.n	8001a24 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019b2:	4b20      	ldr	r3, [pc, #128]	; (8001a34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019ba:	4a1e      	ldr	r2, [pc, #120]	; (8001a34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019c0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80019c2:	4b1d      	ldr	r3, [pc, #116]	; (8001a38 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2232      	movs	r2, #50	; 0x32
 80019c8:	fb02 f303 	mul.w	r3, r2, r3
 80019cc:	4a1b      	ldr	r2, [pc, #108]	; (8001a3c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80019ce:	fba2 2303 	umull	r2, r3, r2, r3
 80019d2:	0c9b      	lsrs	r3, r3, #18
 80019d4:	3301      	adds	r3, #1
 80019d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019d8:	e002      	b.n	80019e0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	3b01      	subs	r3, #1
 80019de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019e0:	4b14      	ldr	r3, [pc, #80]	; (8001a34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019e2:	695b      	ldr	r3, [r3, #20]
 80019e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019ec:	d102      	bne.n	80019f4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d1f2      	bne.n	80019da <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80019f4:	4b0f      	ldr	r3, [pc, #60]	; (8001a34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019f6:	695b      	ldr	r3, [r3, #20]
 80019f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a00:	d110      	bne.n	8001a24 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e00f      	b.n	8001a26 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a06:	4b0b      	ldr	r3, [pc, #44]	; (8001a34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a12:	d007      	beq.n	8001a24 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a14:	4b07      	ldr	r3, [pc, #28]	; (8001a34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a1c:	4a05      	ldr	r2, [pc, #20]	; (8001a34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a22:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3714      	adds	r7, #20
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	40007000 	.word	0x40007000
 8001a38:	200000b0 	.word	0x200000b0
 8001a3c:	431bde83 	.word	0x431bde83

08001a40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b088      	sub	sp, #32
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e3d4      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a52:	4ba1      	ldr	r3, [pc, #644]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 030c 	and.w	r3, r3, #12
 8001a5a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a5c:	4b9e      	ldr	r3, [pc, #632]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	f003 0303 	and.w	r3, r3, #3
 8001a64:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0310 	and.w	r3, r3, #16
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f000 80e4 	beq.w	8001c3c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d007      	beq.n	8001a8a <HAL_RCC_OscConfig+0x4a>
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	2b0c      	cmp	r3, #12
 8001a7e:	f040 808b 	bne.w	8001b98 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	f040 8087 	bne.w	8001b98 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a8a:	4b93      	ldr	r3, [pc, #588]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d005      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x62>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	699b      	ldr	r3, [r3, #24]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d101      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e3ac      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a1a      	ldr	r2, [r3, #32]
 8001aa6:	4b8c      	ldr	r3, [pc, #560]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0308 	and.w	r3, r3, #8
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d004      	beq.n	8001abc <HAL_RCC_OscConfig+0x7c>
 8001ab2:	4b89      	ldr	r3, [pc, #548]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001aba:	e005      	b.n	8001ac8 <HAL_RCC_OscConfig+0x88>
 8001abc:	4b86      	ldr	r3, [pc, #536]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001abe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ac2:	091b      	lsrs	r3, r3, #4
 8001ac4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d223      	bcs.n	8001b14 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f000 fd3f 	bl	8002554 <RCC_SetFlashLatencyFromMSIRange>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e38d      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ae0:	4b7d      	ldr	r3, [pc, #500]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a7c      	ldr	r2, [pc, #496]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001ae6:	f043 0308 	orr.w	r3, r3, #8
 8001aea:	6013      	str	r3, [r2, #0]
 8001aec:	4b7a      	ldr	r3, [pc, #488]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6a1b      	ldr	r3, [r3, #32]
 8001af8:	4977      	ldr	r1, [pc, #476]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001afa:	4313      	orrs	r3, r2
 8001afc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001afe:	4b76      	ldr	r3, [pc, #472]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	021b      	lsls	r3, r3, #8
 8001b0c:	4972      	ldr	r1, [pc, #456]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	604b      	str	r3, [r1, #4]
 8001b12:	e025      	b.n	8001b60 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b14:	4b70      	ldr	r3, [pc, #448]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a6f      	ldr	r2, [pc, #444]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001b1a:	f043 0308 	orr.w	r3, r3, #8
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	4b6d      	ldr	r3, [pc, #436]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a1b      	ldr	r3, [r3, #32]
 8001b2c:	496a      	ldr	r1, [pc, #424]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b32:	4b69      	ldr	r3, [pc, #420]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	69db      	ldr	r3, [r3, #28]
 8001b3e:	021b      	lsls	r3, r3, #8
 8001b40:	4965      	ldr	r1, [pc, #404]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001b42:	4313      	orrs	r3, r2
 8001b44:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d109      	bne.n	8001b60 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a1b      	ldr	r3, [r3, #32]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f000 fcff 	bl	8002554 <RCC_SetFlashLatencyFromMSIRange>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e34d      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b60:	f000 fc36 	bl	80023d0 <HAL_RCC_GetSysClockFreq>
 8001b64:	4601      	mov	r1, r0
 8001b66:	4b5c      	ldr	r3, [pc, #368]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	091b      	lsrs	r3, r3, #4
 8001b6c:	f003 030f 	and.w	r3, r3, #15
 8001b70:	4a5a      	ldr	r2, [pc, #360]	; (8001cdc <HAL_RCC_OscConfig+0x29c>)
 8001b72:	5cd3      	ldrb	r3, [r2, r3]
 8001b74:	f003 031f 	and.w	r3, r3, #31
 8001b78:	fa21 f303 	lsr.w	r3, r1, r3
 8001b7c:	4a58      	ldr	r2, [pc, #352]	; (8001ce0 <HAL_RCC_OscConfig+0x2a0>)
 8001b7e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001b80:	4b58      	ldr	r3, [pc, #352]	; (8001ce4 <HAL_RCC_OscConfig+0x2a4>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7fe fd13 	bl	80005b0 <HAL_InitTick>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001b8e:	7bfb      	ldrb	r3, [r7, #15]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d052      	beq.n	8001c3a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001b94:	7bfb      	ldrb	r3, [r7, #15]
 8001b96:	e331      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d032      	beq.n	8001c06 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001ba0:	4b4d      	ldr	r3, [pc, #308]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a4c      	ldr	r2, [pc, #304]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001ba6:	f043 0301 	orr.w	r3, r3, #1
 8001baa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001bac:	f7fe fd50 	bl	8000650 <HAL_GetTick>
 8001bb0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bb2:	e008      	b.n	8001bc6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bb4:	f7fe fd4c 	bl	8000650 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e31a      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bc6:	4b44      	ldr	r3, [pc, #272]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d0f0      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bd2:	4b41      	ldr	r3, [pc, #260]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a40      	ldr	r2, [pc, #256]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001bd8:	f043 0308 	orr.w	r3, r3, #8
 8001bdc:	6013      	str	r3, [r2, #0]
 8001bde:	4b3e      	ldr	r3, [pc, #248]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a1b      	ldr	r3, [r3, #32]
 8001bea:	493b      	ldr	r1, [pc, #236]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001bec:	4313      	orrs	r3, r2
 8001bee:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bf0:	4b39      	ldr	r3, [pc, #228]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	69db      	ldr	r3, [r3, #28]
 8001bfc:	021b      	lsls	r3, r3, #8
 8001bfe:	4936      	ldr	r1, [pc, #216]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001c00:	4313      	orrs	r3, r2
 8001c02:	604b      	str	r3, [r1, #4]
 8001c04:	e01a      	b.n	8001c3c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c06:	4b34      	ldr	r3, [pc, #208]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a33      	ldr	r2, [pc, #204]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001c0c:	f023 0301 	bic.w	r3, r3, #1
 8001c10:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c12:	f7fe fd1d 	bl	8000650 <HAL_GetTick>
 8001c16:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c18:	e008      	b.n	8001c2c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c1a:	f7fe fd19 	bl	8000650 <HAL_GetTick>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e2e7      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c2c:	4b2a      	ldr	r3, [pc, #168]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0302 	and.w	r3, r3, #2
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d1f0      	bne.n	8001c1a <HAL_RCC_OscConfig+0x1da>
 8001c38:	e000      	b.n	8001c3c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c3a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0301 	and.w	r3, r3, #1
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d074      	beq.n	8001d32 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	2b08      	cmp	r3, #8
 8001c4c:	d005      	beq.n	8001c5a <HAL_RCC_OscConfig+0x21a>
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	2b0c      	cmp	r3, #12
 8001c52:	d10e      	bne.n	8001c72 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	2b03      	cmp	r3, #3
 8001c58:	d10b      	bne.n	8001c72 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c5a:	4b1f      	ldr	r3, [pc, #124]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d064      	beq.n	8001d30 <HAL_RCC_OscConfig+0x2f0>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d160      	bne.n	8001d30 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e2c4      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c7a:	d106      	bne.n	8001c8a <HAL_RCC_OscConfig+0x24a>
 8001c7c:	4b16      	ldr	r3, [pc, #88]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a15      	ldr	r2, [pc, #84]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001c82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c86:	6013      	str	r3, [r2, #0]
 8001c88:	e01d      	b.n	8001cc6 <HAL_RCC_OscConfig+0x286>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c92:	d10c      	bne.n	8001cae <HAL_RCC_OscConfig+0x26e>
 8001c94:	4b10      	ldr	r3, [pc, #64]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a0f      	ldr	r2, [pc, #60]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001c9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c9e:	6013      	str	r3, [r2, #0]
 8001ca0:	4b0d      	ldr	r3, [pc, #52]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a0c      	ldr	r2, [pc, #48]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001ca6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001caa:	6013      	str	r3, [r2, #0]
 8001cac:	e00b      	b.n	8001cc6 <HAL_RCC_OscConfig+0x286>
 8001cae:	4b0a      	ldr	r3, [pc, #40]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a09      	ldr	r2, [pc, #36]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001cb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cb8:	6013      	str	r3, [r2, #0]
 8001cba:	4b07      	ldr	r3, [pc, #28]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a06      	ldr	r2, [pc, #24]	; (8001cd8 <HAL_RCC_OscConfig+0x298>)
 8001cc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cc4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d01c      	beq.n	8001d08 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cce:	f7fe fcbf 	bl	8000650 <HAL_GetTick>
 8001cd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cd4:	e011      	b.n	8001cfa <HAL_RCC_OscConfig+0x2ba>
 8001cd6:	bf00      	nop
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	08005538 	.word	0x08005538
 8001ce0:	200000b0 	.word	0x200000b0
 8001ce4:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ce8:	f7fe fcb2 	bl	8000650 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b64      	cmp	r3, #100	; 0x64
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e280      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cfa:	4baf      	ldr	r3, [pc, #700]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d0f0      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x2a8>
 8001d06:	e014      	b.n	8001d32 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d08:	f7fe fca2 	bl	8000650 <HAL_GetTick>
 8001d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d0e:	e008      	b.n	8001d22 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d10:	f7fe fc9e 	bl	8000650 <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	2b64      	cmp	r3, #100	; 0x64
 8001d1c:	d901      	bls.n	8001d22 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	e26c      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d22:	4ba5      	ldr	r3, [pc, #660]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d1f0      	bne.n	8001d10 <HAL_RCC_OscConfig+0x2d0>
 8001d2e:	e000      	b.n	8001d32 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d060      	beq.n	8001e00 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	2b04      	cmp	r3, #4
 8001d42:	d005      	beq.n	8001d50 <HAL_RCC_OscConfig+0x310>
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	2b0c      	cmp	r3, #12
 8001d48:	d119      	bne.n	8001d7e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d116      	bne.n	8001d7e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d50:	4b99      	ldr	r3, [pc, #612]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d005      	beq.n	8001d68 <HAL_RCC_OscConfig+0x328>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d101      	bne.n	8001d68 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e249      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d68:	4b93      	ldr	r3, [pc, #588]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	061b      	lsls	r3, r3, #24
 8001d76:	4990      	ldr	r1, [pc, #576]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d7c:	e040      	b.n	8001e00 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d023      	beq.n	8001dce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d86:	4b8c      	ldr	r3, [pc, #560]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a8b      	ldr	r2, [pc, #556]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d92:	f7fe fc5d 	bl	8000650 <HAL_GetTick>
 8001d96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d98:	e008      	b.n	8001dac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d9a:	f7fe fc59 	bl	8000650 <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e227      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001dac:	4b82      	ldr	r3, [pc, #520]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d0f0      	beq.n	8001d9a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001db8:	4b7f      	ldr	r3, [pc, #508]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	691b      	ldr	r3, [r3, #16]
 8001dc4:	061b      	lsls	r3, r3, #24
 8001dc6:	497c      	ldr	r1, [pc, #496]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	604b      	str	r3, [r1, #4]
 8001dcc:	e018      	b.n	8001e00 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dce:	4b7a      	ldr	r3, [pc, #488]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a79      	ldr	r2, [pc, #484]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001dd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001dd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dda:	f7fe fc39 	bl	8000650 <HAL_GetTick>
 8001dde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001de0:	e008      	b.n	8001df4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001de2:	f7fe fc35 	bl	8000650 <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d901      	bls.n	8001df4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e203      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001df4:	4b70      	ldr	r3, [pc, #448]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d1f0      	bne.n	8001de2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0308 	and.w	r3, r3, #8
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d03c      	beq.n	8001e86 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	695b      	ldr	r3, [r3, #20]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d01c      	beq.n	8001e4e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e14:	4b68      	ldr	r3, [pc, #416]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001e16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e1a:	4a67      	ldr	r2, [pc, #412]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e24:	f7fe fc14 	bl	8000650 <HAL_GetTick>
 8001e28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e2c:	f7fe fc10 	bl	8000650 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e1de      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e3e:	4b5e      	ldr	r3, [pc, #376]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001e40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e44:	f003 0302 	and.w	r3, r3, #2
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d0ef      	beq.n	8001e2c <HAL_RCC_OscConfig+0x3ec>
 8001e4c:	e01b      	b.n	8001e86 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e4e:	4b5a      	ldr	r3, [pc, #360]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001e50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e54:	4a58      	ldr	r2, [pc, #352]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001e56:	f023 0301 	bic.w	r3, r3, #1
 8001e5a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e5e:	f7fe fbf7 	bl	8000650 <HAL_GetTick>
 8001e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e64:	e008      	b.n	8001e78 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e66:	f7fe fbf3 	bl	8000650 <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e1c1      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e78:	4b4f      	ldr	r3, [pc, #316]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001e7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d1ef      	bne.n	8001e66 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0304 	and.w	r3, r3, #4
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f000 80a6 	beq.w	8001fe0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e94:	2300      	movs	r3, #0
 8001e96:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001e98:	4b47      	ldr	r3, [pc, #284]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001e9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d10d      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ea4:	4b44      	ldr	r3, [pc, #272]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001ea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea8:	4a43      	ldr	r2, [pc, #268]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001eaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eae:	6593      	str	r3, [r2, #88]	; 0x58
 8001eb0:	4b41      	ldr	r3, [pc, #260]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001eb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb8:	60bb      	str	r3, [r7, #8]
 8001eba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ec0:	4b3e      	ldr	r3, [pc, #248]	; (8001fbc <HAL_RCC_OscConfig+0x57c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d118      	bne.n	8001efe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ecc:	4b3b      	ldr	r3, [pc, #236]	; (8001fbc <HAL_RCC_OscConfig+0x57c>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a3a      	ldr	r2, [pc, #232]	; (8001fbc <HAL_RCC_OscConfig+0x57c>)
 8001ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ed8:	f7fe fbba 	bl	8000650 <HAL_GetTick>
 8001edc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ede:	e008      	b.n	8001ef2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ee0:	f7fe fbb6 	bl	8000650 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e184      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ef2:	4b32      	ldr	r3, [pc, #200]	; (8001fbc <HAL_RCC_OscConfig+0x57c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d0f0      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d108      	bne.n	8001f18 <HAL_RCC_OscConfig+0x4d8>
 8001f06:	4b2c      	ldr	r3, [pc, #176]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f0c:	4a2a      	ldr	r2, [pc, #168]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001f0e:	f043 0301 	orr.w	r3, r3, #1
 8001f12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f16:	e024      	b.n	8001f62 <HAL_RCC_OscConfig+0x522>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	2b05      	cmp	r3, #5
 8001f1e:	d110      	bne.n	8001f42 <HAL_RCC_OscConfig+0x502>
 8001f20:	4b25      	ldr	r3, [pc, #148]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f26:	4a24      	ldr	r2, [pc, #144]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001f28:	f043 0304 	orr.w	r3, r3, #4
 8001f2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f30:	4b21      	ldr	r3, [pc, #132]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f36:	4a20      	ldr	r2, [pc, #128]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f40:	e00f      	b.n	8001f62 <HAL_RCC_OscConfig+0x522>
 8001f42:	4b1d      	ldr	r3, [pc, #116]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f48:	4a1b      	ldr	r2, [pc, #108]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001f4a:	f023 0301 	bic.w	r3, r3, #1
 8001f4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f52:	4b19      	ldr	r3, [pc, #100]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f58:	4a17      	ldr	r2, [pc, #92]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001f5a:	f023 0304 	bic.w	r3, r3, #4
 8001f5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d016      	beq.n	8001f98 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f6a:	f7fe fb71 	bl	8000650 <HAL_GetTick>
 8001f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f70:	e00a      	b.n	8001f88 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f72:	f7fe fb6d 	bl	8000650 <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e139      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f88:	4b0b      	ldr	r3, [pc, #44]	; (8001fb8 <HAL_RCC_OscConfig+0x578>)
 8001f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d0ed      	beq.n	8001f72 <HAL_RCC_OscConfig+0x532>
 8001f96:	e01a      	b.n	8001fce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f98:	f7fe fb5a 	bl	8000650 <HAL_GetTick>
 8001f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f9e:	e00f      	b.n	8001fc0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fa0:	f7fe fb56 	bl	8000650 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d906      	bls.n	8001fc0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e122      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
 8001fb6:	bf00      	nop
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fc0:	4b90      	ldr	r3, [pc, #576]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8001fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d1e8      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fce:	7ffb      	ldrb	r3, [r7, #31]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d105      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fd4:	4b8b      	ldr	r3, [pc, #556]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8001fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd8:	4a8a      	ldr	r2, [pc, #552]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8001fda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fde:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f000 8108 	beq.w	80021fa <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	f040 80d0 	bne.w	8002194 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001ff4:	4b83      	ldr	r3, [pc, #524]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	f003 0203 	and.w	r2, r3, #3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002004:	429a      	cmp	r2, r3
 8002006:	d130      	bne.n	800206a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	3b01      	subs	r3, #1
 8002014:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002016:	429a      	cmp	r2, r3
 8002018:	d127      	bne.n	800206a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002024:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002026:	429a      	cmp	r2, r3
 8002028:	d11f      	bne.n	800206a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002034:	2a07      	cmp	r2, #7
 8002036:	bf14      	ite	ne
 8002038:	2201      	movne	r2, #1
 800203a:	2200      	moveq	r2, #0
 800203c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800203e:	4293      	cmp	r3, r2
 8002040:	d113      	bne.n	800206a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800204c:	085b      	lsrs	r3, r3, #1
 800204e:	3b01      	subs	r3, #1
 8002050:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002052:	429a      	cmp	r2, r3
 8002054:	d109      	bne.n	800206a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002060:	085b      	lsrs	r3, r3, #1
 8002062:	3b01      	subs	r3, #1
 8002064:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002066:	429a      	cmp	r2, r3
 8002068:	d06e      	beq.n	8002148 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	2b0c      	cmp	r3, #12
 800206e:	d069      	beq.n	8002144 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002070:	4b64      	ldr	r3, [pc, #400]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d105      	bne.n	8002088 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800207c:	4b61      	ldr	r3, [pc, #388]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e0b7      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800208c:	4b5d      	ldr	r3, [pc, #372]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a5c      	ldr	r2, [pc, #368]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8002092:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002096:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002098:	f7fe fada 	bl	8000650 <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800209e:	e008      	b.n	80020b2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020a0:	f7fe fad6 	bl	8000650 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e0a4      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020b2:	4b54      	ldr	r3, [pc, #336]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1f0      	bne.n	80020a0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020be:	4b51      	ldr	r3, [pc, #324]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 80020c0:	68da      	ldr	r2, [r3, #12]
 80020c2:	4b51      	ldr	r3, [pc, #324]	; (8002208 <HAL_RCC_OscConfig+0x7c8>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80020ce:	3a01      	subs	r2, #1
 80020d0:	0112      	lsls	r2, r2, #4
 80020d2:	4311      	orrs	r1, r2
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80020d8:	0212      	lsls	r2, r2, #8
 80020da:	4311      	orrs	r1, r2
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80020e0:	0852      	lsrs	r2, r2, #1
 80020e2:	3a01      	subs	r2, #1
 80020e4:	0552      	lsls	r2, r2, #21
 80020e6:	4311      	orrs	r1, r2
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80020ec:	0852      	lsrs	r2, r2, #1
 80020ee:	3a01      	subs	r2, #1
 80020f0:	0652      	lsls	r2, r2, #25
 80020f2:	4311      	orrs	r1, r2
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80020f8:	0912      	lsrs	r2, r2, #4
 80020fa:	0452      	lsls	r2, r2, #17
 80020fc:	430a      	orrs	r2, r1
 80020fe:	4941      	ldr	r1, [pc, #260]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8002100:	4313      	orrs	r3, r2
 8002102:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002104:	4b3f      	ldr	r3, [pc, #252]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a3e      	ldr	r2, [pc, #248]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 800210a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800210e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002110:	4b3c      	ldr	r3, [pc, #240]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	4a3b      	ldr	r2, [pc, #236]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8002116:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800211a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800211c:	f7fe fa98 	bl	8000650 <HAL_GetTick>
 8002120:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002122:	e008      	b.n	8002136 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002124:	f7fe fa94 	bl	8000650 <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	2b02      	cmp	r3, #2
 8002130:	d901      	bls.n	8002136 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e062      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002136:	4b33      	ldr	r3, [pc, #204]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d0f0      	beq.n	8002124 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002142:	e05a      	b.n	80021fa <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	e059      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002148:	4b2e      	ldr	r3, [pc, #184]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d152      	bne.n	80021fa <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002154:	4b2b      	ldr	r3, [pc, #172]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a2a      	ldr	r2, [pc, #168]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 800215a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800215e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002160:	4b28      	ldr	r3, [pc, #160]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	4a27      	ldr	r2, [pc, #156]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8002166:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800216a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800216c:	f7fe fa70 	bl	8000650 <HAL_GetTick>
 8002170:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002172:	e008      	b.n	8002186 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002174:	f7fe fa6c 	bl	8000650 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b02      	cmp	r3, #2
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e03a      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002186:	4b1f      	ldr	r3, [pc, #124]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d0f0      	beq.n	8002174 <HAL_RCC_OscConfig+0x734>
 8002192:	e032      	b.n	80021fa <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	2b0c      	cmp	r3, #12
 8002198:	d02d      	beq.n	80021f6 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800219a:	4b1a      	ldr	r3, [pc, #104]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a19      	ldr	r2, [pc, #100]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 80021a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80021a4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80021a6:	4b17      	ldr	r3, [pc, #92]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d105      	bne.n	80021be <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80021b2:	4b14      	ldr	r3, [pc, #80]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	4a13      	ldr	r2, [pc, #76]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 80021b8:	f023 0303 	bic.w	r3, r3, #3
 80021bc:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80021be:	4b11      	ldr	r3, [pc, #68]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	4a10      	ldr	r2, [pc, #64]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 80021c4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80021c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021cc:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ce:	f7fe fa3f 	bl	8000650 <HAL_GetTick>
 80021d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021d4:	e008      	b.n	80021e8 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d6:	f7fe fa3b 	bl	8000650 <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d901      	bls.n	80021e8 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e009      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021e8:	4b06      	ldr	r3, [pc, #24]	; (8002204 <HAL_RCC_OscConfig+0x7c4>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1f0      	bne.n	80021d6 <HAL_RCC_OscConfig+0x796>
 80021f4:	e001      	b.n	80021fa <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e000      	b.n	80021fc <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3720      	adds	r7, #32
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40021000 	.word	0x40021000
 8002208:	f99d808c 	.word	0xf99d808c

0800220c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d101      	bne.n	8002220 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e0c8      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002220:	4b66      	ldr	r3, [pc, #408]	; (80023bc <HAL_RCC_ClockConfig+0x1b0>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	429a      	cmp	r2, r3
 800222c:	d910      	bls.n	8002250 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800222e:	4b63      	ldr	r3, [pc, #396]	; (80023bc <HAL_RCC_ClockConfig+0x1b0>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f023 0207 	bic.w	r2, r3, #7
 8002236:	4961      	ldr	r1, [pc, #388]	; (80023bc <HAL_RCC_ClockConfig+0x1b0>)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	4313      	orrs	r3, r2
 800223c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800223e:	4b5f      	ldr	r3, [pc, #380]	; (80023bc <HAL_RCC_ClockConfig+0x1b0>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0307 	and.w	r3, r3, #7
 8002246:	683a      	ldr	r2, [r7, #0]
 8002248:	429a      	cmp	r2, r3
 800224a:	d001      	beq.n	8002250 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e0b0      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	2b00      	cmp	r3, #0
 800225a:	d04c      	beq.n	80022f6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	2b03      	cmp	r3, #3
 8002262:	d107      	bne.n	8002274 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002264:	4b56      	ldr	r3, [pc, #344]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d121      	bne.n	80022b4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e09e      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	2b02      	cmp	r3, #2
 800227a:	d107      	bne.n	800228c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800227c:	4b50      	ldr	r3, [pc, #320]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d115      	bne.n	80022b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e092      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d107      	bne.n	80022a4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002294:	4b4a      	ldr	r3, [pc, #296]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0302 	and.w	r3, r3, #2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d109      	bne.n	80022b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e086      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022a4:	4b46      	ldr	r3, [pc, #280]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e07e      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022b4:	4b42      	ldr	r3, [pc, #264]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f023 0203 	bic.w	r2, r3, #3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	493f      	ldr	r1, [pc, #252]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022c6:	f7fe f9c3 	bl	8000650 <HAL_GetTick>
 80022ca:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022cc:	e00a      	b.n	80022e4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022ce:	f7fe f9bf 	bl	8000650 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022dc:	4293      	cmp	r3, r2
 80022de:	d901      	bls.n	80022e4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e066      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022e4:	4b36      	ldr	r3, [pc, #216]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f003 020c 	and.w	r2, r3, #12
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d1eb      	bne.n	80022ce <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d008      	beq.n	8002314 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002302:	4b2f      	ldr	r3, [pc, #188]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	492c      	ldr	r1, [pc, #176]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002310:	4313      	orrs	r3, r2
 8002312:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002314:	4b29      	ldr	r3, [pc, #164]	; (80023bc <HAL_RCC_ClockConfig+0x1b0>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0307 	and.w	r3, r3, #7
 800231c:	683a      	ldr	r2, [r7, #0]
 800231e:	429a      	cmp	r2, r3
 8002320:	d210      	bcs.n	8002344 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002322:	4b26      	ldr	r3, [pc, #152]	; (80023bc <HAL_RCC_ClockConfig+0x1b0>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f023 0207 	bic.w	r2, r3, #7
 800232a:	4924      	ldr	r1, [pc, #144]	; (80023bc <HAL_RCC_ClockConfig+0x1b0>)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	4313      	orrs	r3, r2
 8002330:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002332:	4b22      	ldr	r3, [pc, #136]	; (80023bc <HAL_RCC_ClockConfig+0x1b0>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0307 	and.w	r3, r3, #7
 800233a:	683a      	ldr	r2, [r7, #0]
 800233c:	429a      	cmp	r2, r3
 800233e:	d001      	beq.n	8002344 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e036      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0304 	and.w	r3, r3, #4
 800234c:	2b00      	cmp	r3, #0
 800234e:	d008      	beq.n	8002362 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002350:	4b1b      	ldr	r3, [pc, #108]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	4918      	ldr	r1, [pc, #96]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 800235e:	4313      	orrs	r3, r2
 8002360:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0308 	and.w	r3, r3, #8
 800236a:	2b00      	cmp	r3, #0
 800236c:	d009      	beq.n	8002382 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800236e:	4b14      	ldr	r3, [pc, #80]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	00db      	lsls	r3, r3, #3
 800237c:	4910      	ldr	r1, [pc, #64]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 800237e:	4313      	orrs	r3, r2
 8002380:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002382:	f000 f825 	bl	80023d0 <HAL_RCC_GetSysClockFreq>
 8002386:	4601      	mov	r1, r0
 8002388:	4b0d      	ldr	r3, [pc, #52]	; (80023c0 <HAL_RCC_ClockConfig+0x1b4>)
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	091b      	lsrs	r3, r3, #4
 800238e:	f003 030f 	and.w	r3, r3, #15
 8002392:	4a0c      	ldr	r2, [pc, #48]	; (80023c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002394:	5cd3      	ldrb	r3, [r2, r3]
 8002396:	f003 031f 	and.w	r3, r3, #31
 800239a:	fa21 f303 	lsr.w	r3, r1, r3
 800239e:	4a0a      	ldr	r2, [pc, #40]	; (80023c8 <HAL_RCC_ClockConfig+0x1bc>)
 80023a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80023a2:	4b0a      	ldr	r3, [pc, #40]	; (80023cc <HAL_RCC_ClockConfig+0x1c0>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7fe f902 	bl	80005b0 <HAL_InitTick>
 80023ac:	4603      	mov	r3, r0
 80023ae:	72fb      	strb	r3, [r7, #11]

  return status;
 80023b0:	7afb      	ldrb	r3, [r7, #11]
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	40022000 	.word	0x40022000
 80023c0:	40021000 	.word	0x40021000
 80023c4:	08005538 	.word	0x08005538
 80023c8:	200000b0 	.word	0x200000b0
 80023cc:	20000000 	.word	0x20000000

080023d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b089      	sub	sp, #36	; 0x24
 80023d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61fb      	str	r3, [r7, #28]
 80023da:	2300      	movs	r3, #0
 80023dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023de:	4b3d      	ldr	r3, [pc, #244]	; (80024d4 <HAL_RCC_GetSysClockFreq+0x104>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f003 030c 	and.w	r3, r3, #12
 80023e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023e8:	4b3a      	ldr	r3, [pc, #232]	; (80024d4 <HAL_RCC_GetSysClockFreq+0x104>)
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	f003 0303 	and.w	r3, r3, #3
 80023f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d005      	beq.n	8002404 <HAL_RCC_GetSysClockFreq+0x34>
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	2b0c      	cmp	r3, #12
 80023fc:	d121      	bne.n	8002442 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d11e      	bne.n	8002442 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002404:	4b33      	ldr	r3, [pc, #204]	; (80024d4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0308 	and.w	r3, r3, #8
 800240c:	2b00      	cmp	r3, #0
 800240e:	d107      	bne.n	8002420 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002410:	4b30      	ldr	r3, [pc, #192]	; (80024d4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002412:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002416:	0a1b      	lsrs	r3, r3, #8
 8002418:	f003 030f 	and.w	r3, r3, #15
 800241c:	61fb      	str	r3, [r7, #28]
 800241e:	e005      	b.n	800242c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002420:	4b2c      	ldr	r3, [pc, #176]	; (80024d4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	091b      	lsrs	r3, r3, #4
 8002426:	f003 030f 	and.w	r3, r3, #15
 800242a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800242c:	4a2a      	ldr	r2, [pc, #168]	; (80024d8 <HAL_RCC_GetSysClockFreq+0x108>)
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002434:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d10d      	bne.n	8002458 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002440:	e00a      	b.n	8002458 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	2b04      	cmp	r3, #4
 8002446:	d102      	bne.n	800244e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002448:	4b24      	ldr	r3, [pc, #144]	; (80024dc <HAL_RCC_GetSysClockFreq+0x10c>)
 800244a:	61bb      	str	r3, [r7, #24]
 800244c:	e004      	b.n	8002458 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	2b08      	cmp	r3, #8
 8002452:	d101      	bne.n	8002458 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002454:	4b22      	ldr	r3, [pc, #136]	; (80024e0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002456:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	2b0c      	cmp	r3, #12
 800245c:	d133      	bne.n	80024c6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800245e:	4b1d      	ldr	r3, [pc, #116]	; (80024d4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	f003 0303 	and.w	r3, r3, #3
 8002466:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	2b02      	cmp	r3, #2
 800246c:	d002      	beq.n	8002474 <HAL_RCC_GetSysClockFreq+0xa4>
 800246e:	2b03      	cmp	r3, #3
 8002470:	d003      	beq.n	800247a <HAL_RCC_GetSysClockFreq+0xaa>
 8002472:	e005      	b.n	8002480 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002474:	4b19      	ldr	r3, [pc, #100]	; (80024dc <HAL_RCC_GetSysClockFreq+0x10c>)
 8002476:	617b      	str	r3, [r7, #20]
      break;
 8002478:	e005      	b.n	8002486 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800247a:	4b19      	ldr	r3, [pc, #100]	; (80024e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800247c:	617b      	str	r3, [r7, #20]
      break;
 800247e:	e002      	b.n	8002486 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	617b      	str	r3, [r7, #20]
      break;
 8002484:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002486:	4b13      	ldr	r3, [pc, #76]	; (80024d4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	091b      	lsrs	r3, r3, #4
 800248c:	f003 0307 	and.w	r3, r3, #7
 8002490:	3301      	adds	r3, #1
 8002492:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002494:	4b0f      	ldr	r3, [pc, #60]	; (80024d4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	0a1b      	lsrs	r3, r3, #8
 800249a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800249e:	697a      	ldr	r2, [r7, #20]
 80024a0:	fb02 f203 	mul.w	r2, r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024aa:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80024ac:	4b09      	ldr	r3, [pc, #36]	; (80024d4 <HAL_RCC_GetSysClockFreq+0x104>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	0e5b      	lsrs	r3, r3, #25
 80024b2:	f003 0303 	and.w	r3, r3, #3
 80024b6:	3301      	adds	r3, #1
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80024bc:	697a      	ldr	r2, [r7, #20]
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024c4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80024c6:	69bb      	ldr	r3, [r7, #24]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3724      	adds	r7, #36	; 0x24
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	40021000 	.word	0x40021000
 80024d8:	08005550 	.word	0x08005550
 80024dc:	00f42400 	.word	0x00f42400
 80024e0:	007a1200 	.word	0x007a1200

080024e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024e8:	4b03      	ldr	r3, [pc, #12]	; (80024f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80024ea:	681b      	ldr	r3, [r3, #0]
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	200000b0 	.word	0x200000b0

080024fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002500:	f7ff fff0 	bl	80024e4 <HAL_RCC_GetHCLKFreq>
 8002504:	4601      	mov	r1, r0
 8002506:	4b06      	ldr	r3, [pc, #24]	; (8002520 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	0a1b      	lsrs	r3, r3, #8
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	4a04      	ldr	r2, [pc, #16]	; (8002524 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002512:	5cd3      	ldrb	r3, [r2, r3]
 8002514:	f003 031f 	and.w	r3, r3, #31
 8002518:	fa21 f303 	lsr.w	r3, r1, r3
}
 800251c:	4618      	mov	r0, r3
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40021000 	.word	0x40021000
 8002524:	08005548 	.word	0x08005548

08002528 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800252c:	f7ff ffda 	bl	80024e4 <HAL_RCC_GetHCLKFreq>
 8002530:	4601      	mov	r1, r0
 8002532:	4b06      	ldr	r3, [pc, #24]	; (800254c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	0adb      	lsrs	r3, r3, #11
 8002538:	f003 0307 	and.w	r3, r3, #7
 800253c:	4a04      	ldr	r2, [pc, #16]	; (8002550 <HAL_RCC_GetPCLK2Freq+0x28>)
 800253e:	5cd3      	ldrb	r3, [r2, r3]
 8002540:	f003 031f 	and.w	r3, r3, #31
 8002544:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002548:	4618      	mov	r0, r3
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40021000 	.word	0x40021000
 8002550:	08005548 	.word	0x08005548

08002554 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800255c:	2300      	movs	r3, #0
 800255e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002560:	4b2a      	ldr	r3, [pc, #168]	; (800260c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d003      	beq.n	8002574 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800256c:	f7ff fa04 	bl	8001978 <HAL_PWREx_GetVoltageRange>
 8002570:	6178      	str	r0, [r7, #20]
 8002572:	e014      	b.n	800259e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002574:	4b25      	ldr	r3, [pc, #148]	; (800260c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002578:	4a24      	ldr	r2, [pc, #144]	; (800260c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800257a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800257e:	6593      	str	r3, [r2, #88]	; 0x58
 8002580:	4b22      	ldr	r3, [pc, #136]	; (800260c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002588:	60fb      	str	r3, [r7, #12]
 800258a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800258c:	f7ff f9f4 	bl	8001978 <HAL_PWREx_GetVoltageRange>
 8002590:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002592:	4b1e      	ldr	r3, [pc, #120]	; (800260c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002596:	4a1d      	ldr	r2, [pc, #116]	; (800260c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002598:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800259c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025a4:	d10b      	bne.n	80025be <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2b80      	cmp	r3, #128	; 0x80
 80025aa:	d919      	bls.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2ba0      	cmp	r3, #160	; 0xa0
 80025b0:	d902      	bls.n	80025b8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025b2:	2302      	movs	r3, #2
 80025b4:	613b      	str	r3, [r7, #16]
 80025b6:	e013      	b.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025b8:	2301      	movs	r3, #1
 80025ba:	613b      	str	r3, [r7, #16]
 80025bc:	e010      	b.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2b80      	cmp	r3, #128	; 0x80
 80025c2:	d902      	bls.n	80025ca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80025c4:	2303      	movs	r3, #3
 80025c6:	613b      	str	r3, [r7, #16]
 80025c8:	e00a      	b.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2b80      	cmp	r3, #128	; 0x80
 80025ce:	d102      	bne.n	80025d6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025d0:	2302      	movs	r3, #2
 80025d2:	613b      	str	r3, [r7, #16]
 80025d4:	e004      	b.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2b70      	cmp	r3, #112	; 0x70
 80025da:	d101      	bne.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025dc:	2301      	movs	r3, #1
 80025de:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80025e0:	4b0b      	ldr	r3, [pc, #44]	; (8002610 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f023 0207 	bic.w	r2, r3, #7
 80025e8:	4909      	ldr	r1, [pc, #36]	; (8002610 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80025f0:	4b07      	ldr	r3, [pc, #28]	; (8002610 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	693a      	ldr	r2, [r7, #16]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d001      	beq.n	8002602 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e000      	b.n	8002604 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002602:	2300      	movs	r3, #0
}
 8002604:	4618      	mov	r0, r3
 8002606:	3718      	adds	r7, #24
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40021000 	.word	0x40021000
 8002610:	40022000 	.word	0x40022000

08002614 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800261c:	2300      	movs	r3, #0
 800261e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002620:	2300      	movs	r3, #0
 8002622:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800262c:	2b00      	cmp	r3, #0
 800262e:	d03f      	beq.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002634:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002638:	d01c      	beq.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800263a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800263e:	d802      	bhi.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00e      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002644:	e01f      	b.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002646:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800264a:	d003      	beq.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800264c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002650:	d01c      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002652:	e018      	b.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002654:	4b85      	ldr	r3, [pc, #532]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	4a84      	ldr	r2, [pc, #528]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800265a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800265e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002660:	e015      	b.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	3304      	adds	r3, #4
 8002666:	2100      	movs	r1, #0
 8002668:	4618      	mov	r0, r3
 800266a:	f000 fab9 	bl	8002be0 <RCCEx_PLLSAI1_Config>
 800266e:	4603      	mov	r3, r0
 8002670:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002672:	e00c      	b.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	3320      	adds	r3, #32
 8002678:	2100      	movs	r1, #0
 800267a:	4618      	mov	r0, r3
 800267c:	f000 fba0 	bl	8002dc0 <RCCEx_PLLSAI2_Config>
 8002680:	4603      	mov	r3, r0
 8002682:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002684:	e003      	b.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	74fb      	strb	r3, [r7, #19]
      break;
 800268a:	e000      	b.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800268c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800268e:	7cfb      	ldrb	r3, [r7, #19]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d10b      	bne.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002694:	4b75      	ldr	r3, [pc, #468]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800269a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026a2:	4972      	ldr	r1, [pc, #456]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026a4:	4313      	orrs	r3, r2
 80026a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80026aa:	e001      	b.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026ac:	7cfb      	ldrb	r3, [r7, #19]
 80026ae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d03f      	beq.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026c4:	d01c      	beq.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80026c6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026ca:	d802      	bhi.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00e      	beq.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0xda>
 80026d0:	e01f      	b.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80026d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80026d6:	d003      	beq.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80026d8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80026dc:	d01c      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80026de:	e018      	b.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80026e0:	4b62      	ldr	r3, [pc, #392]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	4a61      	ldr	r2, [pc, #388]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026ea:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026ec:	e015      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	3304      	adds	r3, #4
 80026f2:	2100      	movs	r1, #0
 80026f4:	4618      	mov	r0, r3
 80026f6:	f000 fa73 	bl	8002be0 <RCCEx_PLLSAI1_Config>
 80026fa:	4603      	mov	r3, r0
 80026fc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026fe:	e00c      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	3320      	adds	r3, #32
 8002704:	2100      	movs	r1, #0
 8002706:	4618      	mov	r0, r3
 8002708:	f000 fb5a 	bl	8002dc0 <RCCEx_PLLSAI2_Config>
 800270c:	4603      	mov	r3, r0
 800270e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002710:	e003      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	74fb      	strb	r3, [r7, #19]
      break;
 8002716:	e000      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002718:	bf00      	nop
    }

    if(ret == HAL_OK)
 800271a:	7cfb      	ldrb	r3, [r7, #19]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d10b      	bne.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002720:	4b52      	ldr	r3, [pc, #328]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002722:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002726:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800272e:	494f      	ldr	r1, [pc, #316]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002730:	4313      	orrs	r3, r2
 8002732:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002736:	e001      	b.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002738:	7cfb      	ldrb	r3, [r7, #19]
 800273a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002744:	2b00      	cmp	r3, #0
 8002746:	f000 80a0 	beq.w	800288a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800274a:	2300      	movs	r3, #0
 800274c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800274e:	4b47      	ldr	r3, [pc, #284]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800275a:	2301      	movs	r3, #1
 800275c:	e000      	b.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800275e:	2300      	movs	r3, #0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d00d      	beq.n	8002780 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002764:	4b41      	ldr	r3, [pc, #260]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002768:	4a40      	ldr	r2, [pc, #256]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800276a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800276e:	6593      	str	r3, [r2, #88]	; 0x58
 8002770:	4b3e      	ldr	r3, [pc, #248]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002778:	60bb      	str	r3, [r7, #8]
 800277a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800277c:	2301      	movs	r3, #1
 800277e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002780:	4b3b      	ldr	r3, [pc, #236]	; (8002870 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a3a      	ldr	r2, [pc, #232]	; (8002870 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002786:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800278a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800278c:	f7fd ff60 	bl	8000650 <HAL_GetTick>
 8002790:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002792:	e009      	b.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002794:	f7fd ff5c 	bl	8000650 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d902      	bls.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	74fb      	strb	r3, [r7, #19]
        break;
 80027a6:	e005      	b.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80027a8:	4b31      	ldr	r3, [pc, #196]	; (8002870 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d0ef      	beq.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80027b4:	7cfb      	ldrb	r3, [r7, #19]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d15c      	bne.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80027ba:	4b2c      	ldr	r3, [pc, #176]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80027bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027c4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d01f      	beq.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d019      	beq.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80027d8:	4b24      	ldr	r3, [pc, #144]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80027da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027e2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80027e4:	4b21      	ldr	r3, [pc, #132]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80027e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ea:	4a20      	ldr	r2, [pc, #128]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80027ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80027f4:	4b1d      	ldr	r3, [pc, #116]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80027f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027fa:	4a1c      	ldr	r2, [pc, #112]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80027fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002800:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002804:	4a19      	ldr	r2, [pc, #100]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	2b00      	cmp	r3, #0
 8002814:	d016      	beq.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002816:	f7fd ff1b 	bl	8000650 <HAL_GetTick>
 800281a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800281c:	e00b      	b.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800281e:	f7fd ff17 	bl	8000650 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	f241 3288 	movw	r2, #5000	; 0x1388
 800282c:	4293      	cmp	r3, r2
 800282e:	d902      	bls.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	74fb      	strb	r3, [r7, #19]
            break;
 8002834:	e006      	b.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002836:	4b0d      	ldr	r3, [pc, #52]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002838:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800283c:	f003 0302 	and.w	r3, r3, #2
 8002840:	2b00      	cmp	r3, #0
 8002842:	d0ec      	beq.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002844:	7cfb      	ldrb	r3, [r7, #19]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d10c      	bne.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800284a:	4b08      	ldr	r3, [pc, #32]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800284c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002850:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800285a:	4904      	ldr	r1, [pc, #16]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800285c:	4313      	orrs	r3, r2
 800285e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002862:	e009      	b.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002864:	7cfb      	ldrb	r3, [r7, #19]
 8002866:	74bb      	strb	r3, [r7, #18]
 8002868:	e006      	b.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800286a:	bf00      	nop
 800286c:	40021000 	.word	0x40021000
 8002870:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002874:	7cfb      	ldrb	r3, [r7, #19]
 8002876:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002878:	7c7b      	ldrb	r3, [r7, #17]
 800287a:	2b01      	cmp	r3, #1
 800287c:	d105      	bne.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800287e:	4b9e      	ldr	r3, [pc, #632]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002882:	4a9d      	ldr	r2, [pc, #628]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002884:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002888:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00a      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002896:	4b98      	ldr	r3, [pc, #608]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289c:	f023 0203 	bic.w	r2, r3, #3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028a4:	4994      	ldr	r1, [pc, #592]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d00a      	beq.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80028b8:	4b8f      	ldr	r3, [pc, #572]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028be:	f023 020c 	bic.w	r2, r3, #12
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c6:	498c      	ldr	r1, [pc, #560]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0304 	and.w	r3, r3, #4
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00a      	beq.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80028da:	4b87      	ldr	r3, [pc, #540]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028e0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e8:	4983      	ldr	r1, [pc, #524]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0308 	and.w	r3, r3, #8
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d00a      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80028fc:	4b7e      	ldr	r3, [pc, #504]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002902:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290a:	497b      	ldr	r1, [pc, #492]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800290c:	4313      	orrs	r3, r2
 800290e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0310 	and.w	r3, r3, #16
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00a      	beq.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800291e:	4b76      	ldr	r3, [pc, #472]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002924:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800292c:	4972      	ldr	r1, [pc, #456]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800292e:	4313      	orrs	r3, r2
 8002930:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0320 	and.w	r3, r3, #32
 800293c:	2b00      	cmp	r3, #0
 800293e:	d00a      	beq.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002940:	4b6d      	ldr	r3, [pc, #436]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002946:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800294e:	496a      	ldr	r1, [pc, #424]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002950:	4313      	orrs	r3, r2
 8002952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00a      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002962:	4b65      	ldr	r3, [pc, #404]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002968:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002970:	4961      	ldr	r1, [pc, #388]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002972:	4313      	orrs	r3, r2
 8002974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002980:	2b00      	cmp	r3, #0
 8002982:	d00a      	beq.n	800299a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002984:	4b5c      	ldr	r3, [pc, #368]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002992:	4959      	ldr	r1, [pc, #356]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002994:	4313      	orrs	r3, r2
 8002996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00a      	beq.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029a6:	4b54      	ldr	r3, [pc, #336]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80029a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029b4:	4950      	ldr	r1, [pc, #320]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d00a      	beq.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80029c8:	4b4b      	ldr	r3, [pc, #300]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80029ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ce:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029d6:	4948      	ldr	r1, [pc, #288]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d00a      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80029ea:	4b43      	ldr	r3, [pc, #268]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80029ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f8:	493f      	ldr	r1, [pc, #252]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d028      	beq.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a0c:	4b3a      	ldr	r3, [pc, #232]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a12:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a1a:	4937      	ldr	r1, [pc, #220]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a2a:	d106      	bne.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a2c:	4b32      	ldr	r3, [pc, #200]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	4a31      	ldr	r2, [pc, #196]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a36:	60d3      	str	r3, [r2, #12]
 8002a38:	e011      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a3e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a42:	d10c      	bne.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	3304      	adds	r3, #4
 8002a48:	2101      	movs	r1, #1
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f000 f8c8 	bl	8002be0 <RCCEx_PLLSAI1_Config>
 8002a50:	4603      	mov	r3, r0
 8002a52:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002a54:	7cfb      	ldrb	r3, [r7, #19]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002a5a:	7cfb      	ldrb	r3, [r7, #19]
 8002a5c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d028      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002a6a:	4b23      	ldr	r3, [pc, #140]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a70:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a78:	491f      	ldr	r1, [pc, #124]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a84:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a88:	d106      	bne.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a8a:	4b1b      	ldr	r3, [pc, #108]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	4a1a      	ldr	r2, [pc, #104]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a94:	60d3      	str	r3, [r2, #12]
 8002a96:	e011      	b.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a9c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002aa0:	d10c      	bne.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	3304      	adds	r3, #4
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f000 f899 	bl	8002be0 <RCCEx_PLLSAI1_Config>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ab2:	7cfb      	ldrb	r3, [r7, #19]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d001      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002ab8:	7cfb      	ldrb	r3, [r7, #19]
 8002aba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d02b      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ac8:	4b0b      	ldr	r3, [pc, #44]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ace:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ad6:	4908      	ldr	r1, [pc, #32]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ae2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ae6:	d109      	bne.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ae8:	4b03      	ldr	r3, [pc, #12]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	4a02      	ldr	r2, [pc, #8]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002aee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002af2:	60d3      	str	r3, [r2, #12]
 8002af4:	e014      	b.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002af6:	bf00      	nop
 8002af8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b00:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b04:	d10c      	bne.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	3304      	adds	r3, #4
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f000 f867 	bl	8002be0 <RCCEx_PLLSAI1_Config>
 8002b12:	4603      	mov	r3, r0
 8002b14:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b16:	7cfb      	ldrb	r3, [r7, #19]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d001      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002b1c:	7cfb      	ldrb	r3, [r7, #19]
 8002b1e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d02f      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b2c:	4b2b      	ldr	r3, [pc, #172]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b32:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b3a:	4928      	ldr	r1, [pc, #160]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b4a:	d10d      	bne.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	3304      	adds	r3, #4
 8002b50:	2102      	movs	r1, #2
 8002b52:	4618      	mov	r0, r3
 8002b54:	f000 f844 	bl	8002be0 <RCCEx_PLLSAI1_Config>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b5c:	7cfb      	ldrb	r3, [r7, #19]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d014      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002b62:	7cfb      	ldrb	r3, [r7, #19]
 8002b64:	74bb      	strb	r3, [r7, #18]
 8002b66:	e011      	b.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b70:	d10c      	bne.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	3320      	adds	r3, #32
 8002b76:	2102      	movs	r1, #2
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f000 f921 	bl	8002dc0 <RCCEx_PLLSAI2_Config>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b82:	7cfb      	ldrb	r3, [r7, #19]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002b88:	7cfb      	ldrb	r3, [r7, #19]
 8002b8a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d00a      	beq.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002b98:	4b10      	ldr	r3, [pc, #64]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b9e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ba6:	490d      	ldr	r1, [pc, #52]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00b      	beq.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002bba:	4b08      	ldr	r3, [pc, #32]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bc0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bca:	4904      	ldr	r1, [pc, #16]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002bd2:	7cbb      	ldrb	r3, [r7, #18]
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	40021000 	.word	0x40021000

08002be0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002bea:	2300      	movs	r3, #0
 8002bec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002bee:	4b73      	ldr	r3, [pc, #460]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	f003 0303 	and.w	r3, r3, #3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d018      	beq.n	8002c2c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002bfa:	4b70      	ldr	r3, [pc, #448]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	f003 0203 	and.w	r2, r3, #3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d10d      	bne.n	8002c26 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
       ||
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d009      	beq.n	8002c26 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002c12:	4b6a      	ldr	r3, [pc, #424]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	091b      	lsrs	r3, r3, #4
 8002c18:	f003 0307 	and.w	r3, r3, #7
 8002c1c:	1c5a      	adds	r2, r3, #1
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
       ||
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d044      	beq.n	8002cb0 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	73fb      	strb	r3, [r7, #15]
 8002c2a:	e041      	b.n	8002cb0 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d00c      	beq.n	8002c4e <RCCEx_PLLSAI1_Config+0x6e>
 8002c34:	2b03      	cmp	r3, #3
 8002c36:	d013      	beq.n	8002c60 <RCCEx_PLLSAI1_Config+0x80>
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d120      	bne.n	8002c7e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c3c:	4b5f      	ldr	r3, [pc, #380]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0302 	and.w	r3, r3, #2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d11d      	bne.n	8002c84 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c4c:	e01a      	b.n	8002c84 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c4e:	4b5b      	ldr	r3, [pc, #364]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d116      	bne.n	8002c88 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c5e:	e013      	b.n	8002c88 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c60:	4b56      	ldr	r3, [pc, #344]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d10f      	bne.n	8002c8c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c6c:	4b53      	ldr	r3, [pc, #332]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d109      	bne.n	8002c8c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c7c:	e006      	b.n	8002c8c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	73fb      	strb	r3, [r7, #15]
      break;
 8002c82:	e004      	b.n	8002c8e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002c84:	bf00      	nop
 8002c86:	e002      	b.n	8002c8e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002c88:	bf00      	nop
 8002c8a:	e000      	b.n	8002c8e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002c8c:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c8e:	7bfb      	ldrb	r3, [r7, #15]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d10d      	bne.n	8002cb0 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c94:	4b49      	ldr	r3, [pc, #292]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6819      	ldr	r1, [r3, #0]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	011b      	lsls	r3, r3, #4
 8002ca8:	430b      	orrs	r3, r1
 8002caa:	4944      	ldr	r1, [pc, #272]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002cac:	4313      	orrs	r3, r2
 8002cae:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002cb0:	7bfb      	ldrb	r3, [r7, #15]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d17d      	bne.n	8002db2 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002cb6:	4b41      	ldr	r3, [pc, #260]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a40      	ldr	r2, [pc, #256]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002cbc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002cc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cc2:	f7fd fcc5 	bl	8000650 <HAL_GetTick>
 8002cc6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002cc8:	e009      	b.n	8002cde <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002cca:	f7fd fcc1 	bl	8000650 <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d902      	bls.n	8002cde <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	73fb      	strb	r3, [r7, #15]
        break;
 8002cdc:	e005      	b.n	8002cea <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002cde:	4b37      	ldr	r3, [pc, #220]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1ef      	bne.n	8002cca <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002cea:	7bfb      	ldrb	r3, [r7, #15]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d160      	bne.n	8002db2 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d111      	bne.n	8002d1a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002cf6:	4b31      	ldr	r3, [pc, #196]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002cfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	6892      	ldr	r2, [r2, #8]
 8002d06:	0211      	lsls	r1, r2, #8
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	68d2      	ldr	r2, [r2, #12]
 8002d0c:	0912      	lsrs	r2, r2, #4
 8002d0e:	0452      	lsls	r2, r2, #17
 8002d10:	430a      	orrs	r2, r1
 8002d12:	492a      	ldr	r1, [pc, #168]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	610b      	str	r3, [r1, #16]
 8002d18:	e027      	b.n	8002d6a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d112      	bne.n	8002d46 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d20:	4b26      	ldr	r3, [pc, #152]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002d22:	691b      	ldr	r3, [r3, #16]
 8002d24:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002d28:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	6892      	ldr	r2, [r2, #8]
 8002d30:	0211      	lsls	r1, r2, #8
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	6912      	ldr	r2, [r2, #16]
 8002d36:	0852      	lsrs	r2, r2, #1
 8002d38:	3a01      	subs	r2, #1
 8002d3a:	0552      	lsls	r2, r2, #21
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	491f      	ldr	r1, [pc, #124]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	610b      	str	r3, [r1, #16]
 8002d44:	e011      	b.n	8002d6a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d46:	4b1d      	ldr	r3, [pc, #116]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002d4e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	6892      	ldr	r2, [r2, #8]
 8002d56:	0211      	lsls	r1, r2, #8
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	6952      	ldr	r2, [r2, #20]
 8002d5c:	0852      	lsrs	r2, r2, #1
 8002d5e:	3a01      	subs	r2, #1
 8002d60:	0652      	lsls	r2, r2, #25
 8002d62:	430a      	orrs	r2, r1
 8002d64:	4915      	ldr	r1, [pc, #84]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002d6a:	4b14      	ldr	r3, [pc, #80]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a13      	ldr	r2, [pc, #76]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002d70:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002d74:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d76:	f7fd fc6b 	bl	8000650 <HAL_GetTick>
 8002d7a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d7c:	e009      	b.n	8002d92 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d7e:	f7fd fc67 	bl	8000650 <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d902      	bls.n	8002d92 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	73fb      	strb	r3, [r7, #15]
          break;
 8002d90:	e005      	b.n	8002d9e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d92:	4b0a      	ldr	r3, [pc, #40]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d0ef      	beq.n	8002d7e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002d9e:	7bfb      	ldrb	r3, [r7, #15]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d106      	bne.n	8002db2 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002da4:	4b05      	ldr	r3, [pc, #20]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002da6:	691a      	ldr	r2, [r3, #16]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	699b      	ldr	r3, [r3, #24]
 8002dac:	4903      	ldr	r1, [pc, #12]	; (8002dbc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3710      	adds	r7, #16
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	40021000 	.word	0x40021000

08002dc0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002dce:	4b68      	ldr	r3, [pc, #416]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	f003 0303 	and.w	r3, r3, #3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d018      	beq.n	8002e0c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002dda:	4b65      	ldr	r3, [pc, #404]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	f003 0203 	and.w	r2, r3, #3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d10d      	bne.n	8002e06 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
       ||
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d009      	beq.n	8002e06 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002df2:	4b5f      	ldr	r3, [pc, #380]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	091b      	lsrs	r3, r3, #4
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	1c5a      	adds	r2, r3, #1
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
       ||
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d044      	beq.n	8002e90 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	73fb      	strb	r3, [r7, #15]
 8002e0a:	e041      	b.n	8002e90 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d00c      	beq.n	8002e2e <RCCEx_PLLSAI2_Config+0x6e>
 8002e14:	2b03      	cmp	r3, #3
 8002e16:	d013      	beq.n	8002e40 <RCCEx_PLLSAI2_Config+0x80>
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d120      	bne.n	8002e5e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e1c:	4b54      	ldr	r3, [pc, #336]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0302 	and.w	r3, r3, #2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d11d      	bne.n	8002e64 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e2c:	e01a      	b.n	8002e64 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e2e:	4b50      	ldr	r3, [pc, #320]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d116      	bne.n	8002e68 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e3e:	e013      	b.n	8002e68 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e40:	4b4b      	ldr	r3, [pc, #300]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10f      	bne.n	8002e6c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e4c:	4b48      	ldr	r3, [pc, #288]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d109      	bne.n	8002e6c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e5c:	e006      	b.n	8002e6c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	73fb      	strb	r3, [r7, #15]
      break;
 8002e62:	e004      	b.n	8002e6e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002e64:	bf00      	nop
 8002e66:	e002      	b.n	8002e6e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002e68:	bf00      	nop
 8002e6a:	e000      	b.n	8002e6e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002e6c:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e6e:	7bfb      	ldrb	r3, [r7, #15]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d10d      	bne.n	8002e90 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e74:	4b3e      	ldr	r3, [pc, #248]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6819      	ldr	r1, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	3b01      	subs	r3, #1
 8002e86:	011b      	lsls	r3, r3, #4
 8002e88:	430b      	orrs	r3, r1
 8002e8a:	4939      	ldr	r1, [pc, #228]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e90:	7bfb      	ldrb	r3, [r7, #15]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d167      	bne.n	8002f66 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002e96:	4b36      	ldr	r3, [pc, #216]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a35      	ldr	r2, [pc, #212]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002e9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ea0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ea2:	f7fd fbd5 	bl	8000650 <HAL_GetTick>
 8002ea6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ea8:	e009      	b.n	8002ebe <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002eaa:	f7fd fbd1 	bl	8000650 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d902      	bls.n	8002ebe <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	73fb      	strb	r3, [r7, #15]
        break;
 8002ebc:	e005      	b.n	8002eca <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ebe:	4b2c      	ldr	r3, [pc, #176]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1ef      	bne.n	8002eaa <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002eca:	7bfb      	ldrb	r3, [r7, #15]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d14a      	bne.n	8002f66 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d111      	bne.n	8002efa <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ed6:	4b26      	ldr	r3, [pc, #152]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ed8:	695b      	ldr	r3, [r3, #20]
 8002eda:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ede:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6892      	ldr	r2, [r2, #8]
 8002ee6:	0211      	lsls	r1, r2, #8
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	68d2      	ldr	r2, [r2, #12]
 8002eec:	0912      	lsrs	r2, r2, #4
 8002eee:	0452      	lsls	r2, r2, #17
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	491f      	ldr	r1, [pc, #124]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	614b      	str	r3, [r1, #20]
 8002ef8:	e011      	b.n	8002f1e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002efa:	4b1d      	ldr	r3, [pc, #116]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002f02:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	6892      	ldr	r2, [r2, #8]
 8002f0a:	0211      	lsls	r1, r2, #8
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	6912      	ldr	r2, [r2, #16]
 8002f10:	0852      	lsrs	r2, r2, #1
 8002f12:	3a01      	subs	r2, #1
 8002f14:	0652      	lsls	r2, r2, #25
 8002f16:	430a      	orrs	r2, r1
 8002f18:	4915      	ldr	r1, [pc, #84]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002f1e:	4b14      	ldr	r3, [pc, #80]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a13      	ldr	r2, [pc, #76]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002f24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f28:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f2a:	f7fd fb91 	bl	8000650 <HAL_GetTick>
 8002f2e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f30:	e009      	b.n	8002f46 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f32:	f7fd fb8d 	bl	8000650 <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d902      	bls.n	8002f46 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002f40:	2303      	movs	r3, #3
 8002f42:	73fb      	strb	r3, [r7, #15]
          break;
 8002f44:	e005      	b.n	8002f52 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f46:	4b0a      	ldr	r3, [pc, #40]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0ef      	beq.n	8002f32 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002f52:	7bfb      	ldrb	r3, [r7, #15]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d106      	bne.n	8002f66 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002f58:	4b05      	ldr	r3, [pc, #20]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002f5a:	695a      	ldr	r2, [r3, #20]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	695b      	ldr	r3, [r3, #20]
 8002f60:	4903      	ldr	r1, [pc, #12]	; (8002f70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3710      	adds	r7, #16
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	40021000 	.word	0x40021000

08002f74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e040      	b.n	8003008 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d106      	bne.n	8002f9c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f001 fd7a 	bl	8004a90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2224      	movs	r2, #36	; 0x24
 8002fa0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 0201 	bic.w	r2, r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 f8c0 	bl	8003138 <UART_SetConfig>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d101      	bne.n	8002fc2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e022      	b.n	8003008 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d002      	beq.n	8002fd0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f000 fb3e 	bl	800364c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689a      	ldr	r2, [r3, #8]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f042 0201 	orr.w	r2, r2, #1
 8002ffe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f000 fbc5 	bl	8003790 <UART_CheckIdleState>
 8003006:	4603      	mov	r3, r0
}
 8003008:	4618      	mov	r0, r3
 800300a:	3708      	adds	r7, #8
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b08a      	sub	sp, #40	; 0x28
 8003014:	af02      	add	r7, sp, #8
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	603b      	str	r3, [r7, #0]
 800301c:	4613      	mov	r3, r2
 800301e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003024:	2b20      	cmp	r3, #32
 8003026:	f040 8081 	bne.w	800312c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d002      	beq.n	8003036 <HAL_UART_Transmit+0x26>
 8003030:	88fb      	ldrh	r3, [r7, #6]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d101      	bne.n	800303a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e079      	b.n	800312e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003040:	2b01      	cmp	r3, #1
 8003042:	d101      	bne.n	8003048 <HAL_UART_Transmit+0x38>
 8003044:	2302      	movs	r3, #2
 8003046:	e072      	b.n	800312e <HAL_UART_Transmit+0x11e>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2200      	movs	r2, #0
 8003054:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2221      	movs	r2, #33	; 0x21
 800305a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800305c:	f7fd faf8 	bl	8000650 <HAL_GetTick>
 8003060:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	88fa      	ldrh	r2, [r7, #6]
 8003066:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	88fa      	ldrh	r2, [r7, #6]
 800306e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800307a:	d108      	bne.n	800308e <HAL_UART_Transmit+0x7e>
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d104      	bne.n	800308e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003084:	2300      	movs	r3, #0
 8003086:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	61bb      	str	r3, [r7, #24]
 800308c:	e003      	b.n	8003096 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003092:	2300      	movs	r3, #0
 8003094:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800309e:	e02d      	b.n	80030fc <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	9300      	str	r3, [sp, #0]
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	2200      	movs	r2, #0
 80030a8:	2180      	movs	r1, #128	; 0x80
 80030aa:	68f8      	ldr	r0, [r7, #12]
 80030ac:	f000 fbb5 	bl	800381a <UART_WaitOnFlagUntilTimeout>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e039      	b.n	800312e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d10b      	bne.n	80030d8 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	881a      	ldrh	r2, [r3, #0]
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030cc:	b292      	uxth	r2, r2
 80030ce:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	3302      	adds	r3, #2
 80030d4:	61bb      	str	r3, [r7, #24]
 80030d6:	e008      	b.n	80030ea <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	781a      	ldrb	r2, [r3, #0]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	b292      	uxth	r2, r2
 80030e2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	3301      	adds	r3, #1
 80030e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	3b01      	subs	r3, #1
 80030f4:	b29a      	uxth	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003102:	b29b      	uxth	r3, r3
 8003104:	2b00      	cmp	r3, #0
 8003106:	d1cb      	bne.n	80030a0 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	9300      	str	r3, [sp, #0]
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	2200      	movs	r2, #0
 8003110:	2140      	movs	r1, #64	; 0x40
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f000 fb81 	bl	800381a <UART_WaitOnFlagUntilTimeout>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e005      	b.n	800312e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2220      	movs	r2, #32
 8003126:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8003128:	2300      	movs	r3, #0
 800312a:	e000      	b.n	800312e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800312c:	2302      	movs	r3, #2
  }
}
 800312e:	4618      	mov	r0, r3
 8003130:	3720      	adds	r7, #32
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
	...

08003138 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003138:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800313c:	b088      	sub	sp, #32
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003142:	2300      	movs	r3, #0
 8003144:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	689a      	ldr	r2, [r3, #8]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	431a      	orrs	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	431a      	orrs	r2, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	69db      	ldr	r3, [r3, #28]
 800315a:	4313      	orrs	r3, r2
 800315c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	4bac      	ldr	r3, [pc, #688]	; (8003418 <UART_SetConfig+0x2e0>)
 8003166:	4013      	ands	r3, r2
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	6812      	ldr	r2, [r2, #0]
 800316c:	69f9      	ldr	r1, [r7, #28]
 800316e:	430b      	orrs	r3, r1
 8003170:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	68da      	ldr	r2, [r3, #12]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	430a      	orrs	r2, r1
 8003186:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4aa2      	ldr	r2, [pc, #648]	; (800341c <UART_SetConfig+0x2e4>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d004      	beq.n	80031a2 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a1b      	ldr	r3, [r3, #32]
 800319c:	69fa      	ldr	r2, [r7, #28]
 800319e:	4313      	orrs	r3, r2
 80031a0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	69fa      	ldr	r2, [r7, #28]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a99      	ldr	r2, [pc, #612]	; (8003420 <UART_SetConfig+0x2e8>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d121      	bne.n	8003204 <UART_SetConfig+0xcc>
 80031c0:	4b98      	ldr	r3, [pc, #608]	; (8003424 <UART_SetConfig+0x2ec>)
 80031c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c6:	f003 0303 	and.w	r3, r3, #3
 80031ca:	2b03      	cmp	r3, #3
 80031cc:	d816      	bhi.n	80031fc <UART_SetConfig+0xc4>
 80031ce:	a201      	add	r2, pc, #4	; (adr r2, 80031d4 <UART_SetConfig+0x9c>)
 80031d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d4:	080031e5 	.word	0x080031e5
 80031d8:	080031f1 	.word	0x080031f1
 80031dc:	080031eb 	.word	0x080031eb
 80031e0:	080031f7 	.word	0x080031f7
 80031e4:	2301      	movs	r3, #1
 80031e6:	76fb      	strb	r3, [r7, #27]
 80031e8:	e0e8      	b.n	80033bc <UART_SetConfig+0x284>
 80031ea:	2302      	movs	r3, #2
 80031ec:	76fb      	strb	r3, [r7, #27]
 80031ee:	e0e5      	b.n	80033bc <UART_SetConfig+0x284>
 80031f0:	2304      	movs	r3, #4
 80031f2:	76fb      	strb	r3, [r7, #27]
 80031f4:	e0e2      	b.n	80033bc <UART_SetConfig+0x284>
 80031f6:	2308      	movs	r3, #8
 80031f8:	76fb      	strb	r3, [r7, #27]
 80031fa:	e0df      	b.n	80033bc <UART_SetConfig+0x284>
 80031fc:	2310      	movs	r3, #16
 80031fe:	76fb      	strb	r3, [r7, #27]
 8003200:	bf00      	nop
 8003202:	e0db      	b.n	80033bc <UART_SetConfig+0x284>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a87      	ldr	r2, [pc, #540]	; (8003428 <UART_SetConfig+0x2f0>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d134      	bne.n	8003278 <UART_SetConfig+0x140>
 800320e:	4b85      	ldr	r3, [pc, #532]	; (8003424 <UART_SetConfig+0x2ec>)
 8003210:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003214:	f003 030c 	and.w	r3, r3, #12
 8003218:	2b0c      	cmp	r3, #12
 800321a:	d829      	bhi.n	8003270 <UART_SetConfig+0x138>
 800321c:	a201      	add	r2, pc, #4	; (adr r2, 8003224 <UART_SetConfig+0xec>)
 800321e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003222:	bf00      	nop
 8003224:	08003259 	.word	0x08003259
 8003228:	08003271 	.word	0x08003271
 800322c:	08003271 	.word	0x08003271
 8003230:	08003271 	.word	0x08003271
 8003234:	08003265 	.word	0x08003265
 8003238:	08003271 	.word	0x08003271
 800323c:	08003271 	.word	0x08003271
 8003240:	08003271 	.word	0x08003271
 8003244:	0800325f 	.word	0x0800325f
 8003248:	08003271 	.word	0x08003271
 800324c:	08003271 	.word	0x08003271
 8003250:	08003271 	.word	0x08003271
 8003254:	0800326b 	.word	0x0800326b
 8003258:	2300      	movs	r3, #0
 800325a:	76fb      	strb	r3, [r7, #27]
 800325c:	e0ae      	b.n	80033bc <UART_SetConfig+0x284>
 800325e:	2302      	movs	r3, #2
 8003260:	76fb      	strb	r3, [r7, #27]
 8003262:	e0ab      	b.n	80033bc <UART_SetConfig+0x284>
 8003264:	2304      	movs	r3, #4
 8003266:	76fb      	strb	r3, [r7, #27]
 8003268:	e0a8      	b.n	80033bc <UART_SetConfig+0x284>
 800326a:	2308      	movs	r3, #8
 800326c:	76fb      	strb	r3, [r7, #27]
 800326e:	e0a5      	b.n	80033bc <UART_SetConfig+0x284>
 8003270:	2310      	movs	r3, #16
 8003272:	76fb      	strb	r3, [r7, #27]
 8003274:	bf00      	nop
 8003276:	e0a1      	b.n	80033bc <UART_SetConfig+0x284>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a6b      	ldr	r2, [pc, #428]	; (800342c <UART_SetConfig+0x2f4>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d120      	bne.n	80032c4 <UART_SetConfig+0x18c>
 8003282:	4b68      	ldr	r3, [pc, #416]	; (8003424 <UART_SetConfig+0x2ec>)
 8003284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003288:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800328c:	2b10      	cmp	r3, #16
 800328e:	d00f      	beq.n	80032b0 <UART_SetConfig+0x178>
 8003290:	2b10      	cmp	r3, #16
 8003292:	d802      	bhi.n	800329a <UART_SetConfig+0x162>
 8003294:	2b00      	cmp	r3, #0
 8003296:	d005      	beq.n	80032a4 <UART_SetConfig+0x16c>
 8003298:	e010      	b.n	80032bc <UART_SetConfig+0x184>
 800329a:	2b20      	cmp	r3, #32
 800329c:	d005      	beq.n	80032aa <UART_SetConfig+0x172>
 800329e:	2b30      	cmp	r3, #48	; 0x30
 80032a0:	d009      	beq.n	80032b6 <UART_SetConfig+0x17e>
 80032a2:	e00b      	b.n	80032bc <UART_SetConfig+0x184>
 80032a4:	2300      	movs	r3, #0
 80032a6:	76fb      	strb	r3, [r7, #27]
 80032a8:	e088      	b.n	80033bc <UART_SetConfig+0x284>
 80032aa:	2302      	movs	r3, #2
 80032ac:	76fb      	strb	r3, [r7, #27]
 80032ae:	e085      	b.n	80033bc <UART_SetConfig+0x284>
 80032b0:	2304      	movs	r3, #4
 80032b2:	76fb      	strb	r3, [r7, #27]
 80032b4:	e082      	b.n	80033bc <UART_SetConfig+0x284>
 80032b6:	2308      	movs	r3, #8
 80032b8:	76fb      	strb	r3, [r7, #27]
 80032ba:	e07f      	b.n	80033bc <UART_SetConfig+0x284>
 80032bc:	2310      	movs	r3, #16
 80032be:	76fb      	strb	r3, [r7, #27]
 80032c0:	bf00      	nop
 80032c2:	e07b      	b.n	80033bc <UART_SetConfig+0x284>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a59      	ldr	r2, [pc, #356]	; (8003430 <UART_SetConfig+0x2f8>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d120      	bne.n	8003310 <UART_SetConfig+0x1d8>
 80032ce:	4b55      	ldr	r3, [pc, #340]	; (8003424 <UART_SetConfig+0x2ec>)
 80032d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80032d8:	2b40      	cmp	r3, #64	; 0x40
 80032da:	d00f      	beq.n	80032fc <UART_SetConfig+0x1c4>
 80032dc:	2b40      	cmp	r3, #64	; 0x40
 80032de:	d802      	bhi.n	80032e6 <UART_SetConfig+0x1ae>
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d005      	beq.n	80032f0 <UART_SetConfig+0x1b8>
 80032e4:	e010      	b.n	8003308 <UART_SetConfig+0x1d0>
 80032e6:	2b80      	cmp	r3, #128	; 0x80
 80032e8:	d005      	beq.n	80032f6 <UART_SetConfig+0x1be>
 80032ea:	2bc0      	cmp	r3, #192	; 0xc0
 80032ec:	d009      	beq.n	8003302 <UART_SetConfig+0x1ca>
 80032ee:	e00b      	b.n	8003308 <UART_SetConfig+0x1d0>
 80032f0:	2300      	movs	r3, #0
 80032f2:	76fb      	strb	r3, [r7, #27]
 80032f4:	e062      	b.n	80033bc <UART_SetConfig+0x284>
 80032f6:	2302      	movs	r3, #2
 80032f8:	76fb      	strb	r3, [r7, #27]
 80032fa:	e05f      	b.n	80033bc <UART_SetConfig+0x284>
 80032fc:	2304      	movs	r3, #4
 80032fe:	76fb      	strb	r3, [r7, #27]
 8003300:	e05c      	b.n	80033bc <UART_SetConfig+0x284>
 8003302:	2308      	movs	r3, #8
 8003304:	76fb      	strb	r3, [r7, #27]
 8003306:	e059      	b.n	80033bc <UART_SetConfig+0x284>
 8003308:	2310      	movs	r3, #16
 800330a:	76fb      	strb	r3, [r7, #27]
 800330c:	bf00      	nop
 800330e:	e055      	b.n	80033bc <UART_SetConfig+0x284>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a47      	ldr	r2, [pc, #284]	; (8003434 <UART_SetConfig+0x2fc>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d124      	bne.n	8003364 <UART_SetConfig+0x22c>
 800331a:	4b42      	ldr	r3, [pc, #264]	; (8003424 <UART_SetConfig+0x2ec>)
 800331c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003320:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003324:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003328:	d012      	beq.n	8003350 <UART_SetConfig+0x218>
 800332a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800332e:	d802      	bhi.n	8003336 <UART_SetConfig+0x1fe>
 8003330:	2b00      	cmp	r3, #0
 8003332:	d007      	beq.n	8003344 <UART_SetConfig+0x20c>
 8003334:	e012      	b.n	800335c <UART_SetConfig+0x224>
 8003336:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800333a:	d006      	beq.n	800334a <UART_SetConfig+0x212>
 800333c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003340:	d009      	beq.n	8003356 <UART_SetConfig+0x21e>
 8003342:	e00b      	b.n	800335c <UART_SetConfig+0x224>
 8003344:	2300      	movs	r3, #0
 8003346:	76fb      	strb	r3, [r7, #27]
 8003348:	e038      	b.n	80033bc <UART_SetConfig+0x284>
 800334a:	2302      	movs	r3, #2
 800334c:	76fb      	strb	r3, [r7, #27]
 800334e:	e035      	b.n	80033bc <UART_SetConfig+0x284>
 8003350:	2304      	movs	r3, #4
 8003352:	76fb      	strb	r3, [r7, #27]
 8003354:	e032      	b.n	80033bc <UART_SetConfig+0x284>
 8003356:	2308      	movs	r3, #8
 8003358:	76fb      	strb	r3, [r7, #27]
 800335a:	e02f      	b.n	80033bc <UART_SetConfig+0x284>
 800335c:	2310      	movs	r3, #16
 800335e:	76fb      	strb	r3, [r7, #27]
 8003360:	bf00      	nop
 8003362:	e02b      	b.n	80033bc <UART_SetConfig+0x284>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a2c      	ldr	r2, [pc, #176]	; (800341c <UART_SetConfig+0x2e4>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d124      	bne.n	80033b8 <UART_SetConfig+0x280>
 800336e:	4b2d      	ldr	r3, [pc, #180]	; (8003424 <UART_SetConfig+0x2ec>)
 8003370:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003374:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003378:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800337c:	d012      	beq.n	80033a4 <UART_SetConfig+0x26c>
 800337e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003382:	d802      	bhi.n	800338a <UART_SetConfig+0x252>
 8003384:	2b00      	cmp	r3, #0
 8003386:	d007      	beq.n	8003398 <UART_SetConfig+0x260>
 8003388:	e012      	b.n	80033b0 <UART_SetConfig+0x278>
 800338a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800338e:	d006      	beq.n	800339e <UART_SetConfig+0x266>
 8003390:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003394:	d009      	beq.n	80033aa <UART_SetConfig+0x272>
 8003396:	e00b      	b.n	80033b0 <UART_SetConfig+0x278>
 8003398:	2300      	movs	r3, #0
 800339a:	76fb      	strb	r3, [r7, #27]
 800339c:	e00e      	b.n	80033bc <UART_SetConfig+0x284>
 800339e:	2302      	movs	r3, #2
 80033a0:	76fb      	strb	r3, [r7, #27]
 80033a2:	e00b      	b.n	80033bc <UART_SetConfig+0x284>
 80033a4:	2304      	movs	r3, #4
 80033a6:	76fb      	strb	r3, [r7, #27]
 80033a8:	e008      	b.n	80033bc <UART_SetConfig+0x284>
 80033aa:	2308      	movs	r3, #8
 80033ac:	76fb      	strb	r3, [r7, #27]
 80033ae:	e005      	b.n	80033bc <UART_SetConfig+0x284>
 80033b0:	2310      	movs	r3, #16
 80033b2:	76fb      	strb	r3, [r7, #27]
 80033b4:	bf00      	nop
 80033b6:	e001      	b.n	80033bc <UART_SetConfig+0x284>
 80033b8:	2310      	movs	r3, #16
 80033ba:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a16      	ldr	r2, [pc, #88]	; (800341c <UART_SetConfig+0x2e4>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	f040 8087 	bne.w	80034d6 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80033c8:	7efb      	ldrb	r3, [r7, #27]
 80033ca:	2b08      	cmp	r3, #8
 80033cc:	d836      	bhi.n	800343c <UART_SetConfig+0x304>
 80033ce:	a201      	add	r2, pc, #4	; (adr r2, 80033d4 <UART_SetConfig+0x29c>)
 80033d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d4:	080033f9 	.word	0x080033f9
 80033d8:	0800343d 	.word	0x0800343d
 80033dc:	08003401 	.word	0x08003401
 80033e0:	0800343d 	.word	0x0800343d
 80033e4:	08003407 	.word	0x08003407
 80033e8:	0800343d 	.word	0x0800343d
 80033ec:	0800343d 	.word	0x0800343d
 80033f0:	0800343d 	.word	0x0800343d
 80033f4:	0800340f 	.word	0x0800340f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033f8:	f7ff f880 	bl	80024fc <HAL_RCC_GetPCLK1Freq>
 80033fc:	6178      	str	r0, [r7, #20]
        break;
 80033fe:	e022      	b.n	8003446 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003400:	4b0d      	ldr	r3, [pc, #52]	; (8003438 <UART_SetConfig+0x300>)
 8003402:	617b      	str	r3, [r7, #20]
        break;
 8003404:	e01f      	b.n	8003446 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003406:	f7fe ffe3 	bl	80023d0 <HAL_RCC_GetSysClockFreq>
 800340a:	6178      	str	r0, [r7, #20]
        break;
 800340c:	e01b      	b.n	8003446 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800340e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003412:	617b      	str	r3, [r7, #20]
        break;
 8003414:	e017      	b.n	8003446 <UART_SetConfig+0x30e>
 8003416:	bf00      	nop
 8003418:	efff69f3 	.word	0xefff69f3
 800341c:	40008000 	.word	0x40008000
 8003420:	40013800 	.word	0x40013800
 8003424:	40021000 	.word	0x40021000
 8003428:	40004400 	.word	0x40004400
 800342c:	40004800 	.word	0x40004800
 8003430:	40004c00 	.word	0x40004c00
 8003434:	40005000 	.word	0x40005000
 8003438:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800343c:	2300      	movs	r3, #0
 800343e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	76bb      	strb	r3, [r7, #26]
        break;
 8003444:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	2b00      	cmp	r3, #0
 800344a:	f000 80f1 	beq.w	8003630 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	4613      	mov	r3, r2
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	4413      	add	r3, r2
 8003458:	697a      	ldr	r2, [r7, #20]
 800345a:	429a      	cmp	r2, r3
 800345c:	d305      	bcc.n	800346a <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003464:	697a      	ldr	r2, [r7, #20]
 8003466:	429a      	cmp	r2, r3
 8003468:	d902      	bls.n	8003470 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	76bb      	strb	r3, [r7, #26]
 800346e:	e0df      	b.n	8003630 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	4619      	mov	r1, r3
 8003474:	f04f 0200 	mov.w	r2, #0
 8003478:	f04f 0300 	mov.w	r3, #0
 800347c:	f04f 0400 	mov.w	r4, #0
 8003480:	0214      	lsls	r4, r2, #8
 8003482:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003486:	020b      	lsls	r3, r1, #8
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6852      	ldr	r2, [r2, #4]
 800348c:	0852      	lsrs	r2, r2, #1
 800348e:	4611      	mov	r1, r2
 8003490:	f04f 0200 	mov.w	r2, #0
 8003494:	eb13 0b01 	adds.w	fp, r3, r1
 8003498:	eb44 0c02 	adc.w	ip, r4, r2
 800349c:	4658      	mov	r0, fp
 800349e:	4661      	mov	r1, ip
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f04f 0400 	mov.w	r4, #0
 80034a8:	461a      	mov	r2, r3
 80034aa:	4623      	mov	r3, r4
 80034ac:	f7fc fee8 	bl	8000280 <__aeabi_uldivmod>
 80034b0:	4603      	mov	r3, r0
 80034b2:	460c      	mov	r4, r1
 80034b4:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034bc:	d308      	bcc.n	80034d0 <UART_SetConfig+0x398>
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034c4:	d204      	bcs.n	80034d0 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	60da      	str	r2, [r3, #12]
 80034ce:	e0af      	b.n	8003630 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	76bb      	strb	r3, [r7, #26]
 80034d4:	e0ac      	b.n	8003630 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	69db      	ldr	r3, [r3, #28]
 80034da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034de:	d15b      	bne.n	8003598 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80034e0:	7efb      	ldrb	r3, [r7, #27]
 80034e2:	2b08      	cmp	r3, #8
 80034e4:	d827      	bhi.n	8003536 <UART_SetConfig+0x3fe>
 80034e6:	a201      	add	r2, pc, #4	; (adr r2, 80034ec <UART_SetConfig+0x3b4>)
 80034e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ec:	08003511 	.word	0x08003511
 80034f0:	08003519 	.word	0x08003519
 80034f4:	08003521 	.word	0x08003521
 80034f8:	08003537 	.word	0x08003537
 80034fc:	08003527 	.word	0x08003527
 8003500:	08003537 	.word	0x08003537
 8003504:	08003537 	.word	0x08003537
 8003508:	08003537 	.word	0x08003537
 800350c:	0800352f 	.word	0x0800352f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003510:	f7fe fff4 	bl	80024fc <HAL_RCC_GetPCLK1Freq>
 8003514:	6178      	str	r0, [r7, #20]
        break;
 8003516:	e013      	b.n	8003540 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003518:	f7ff f806 	bl	8002528 <HAL_RCC_GetPCLK2Freq>
 800351c:	6178      	str	r0, [r7, #20]
        break;
 800351e:	e00f      	b.n	8003540 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003520:	4b49      	ldr	r3, [pc, #292]	; (8003648 <UART_SetConfig+0x510>)
 8003522:	617b      	str	r3, [r7, #20]
        break;
 8003524:	e00c      	b.n	8003540 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003526:	f7fe ff53 	bl	80023d0 <HAL_RCC_GetSysClockFreq>
 800352a:	6178      	str	r0, [r7, #20]
        break;
 800352c:	e008      	b.n	8003540 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800352e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003532:	617b      	str	r3, [r7, #20]
        break;
 8003534:	e004      	b.n	8003540 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003536:	2300      	movs	r3, #0
 8003538:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	76bb      	strb	r3, [r7, #26]
        break;
 800353e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d074      	beq.n	8003630 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	005a      	lsls	r2, r3, #1
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	085b      	lsrs	r3, r3, #1
 8003550:	441a      	add	r2, r3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	fbb2 f3f3 	udiv	r3, r2, r3
 800355a:	b29b      	uxth	r3, r3
 800355c:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	2b0f      	cmp	r3, #15
 8003562:	d916      	bls.n	8003592 <UART_SetConfig+0x45a>
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800356a:	d212      	bcs.n	8003592 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	b29b      	uxth	r3, r3
 8003570:	f023 030f 	bic.w	r3, r3, #15
 8003574:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	085b      	lsrs	r3, r3, #1
 800357a:	b29b      	uxth	r3, r3
 800357c:	f003 0307 	and.w	r3, r3, #7
 8003580:	b29a      	uxth	r2, r3
 8003582:	89fb      	ldrh	r3, [r7, #14]
 8003584:	4313      	orrs	r3, r2
 8003586:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	89fa      	ldrh	r2, [r7, #14]
 800358e:	60da      	str	r2, [r3, #12]
 8003590:	e04e      	b.n	8003630 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	76bb      	strb	r3, [r7, #26]
 8003596:	e04b      	b.n	8003630 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003598:	7efb      	ldrb	r3, [r7, #27]
 800359a:	2b08      	cmp	r3, #8
 800359c:	d827      	bhi.n	80035ee <UART_SetConfig+0x4b6>
 800359e:	a201      	add	r2, pc, #4	; (adr r2, 80035a4 <UART_SetConfig+0x46c>)
 80035a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a4:	080035c9 	.word	0x080035c9
 80035a8:	080035d1 	.word	0x080035d1
 80035ac:	080035d9 	.word	0x080035d9
 80035b0:	080035ef 	.word	0x080035ef
 80035b4:	080035df 	.word	0x080035df
 80035b8:	080035ef 	.word	0x080035ef
 80035bc:	080035ef 	.word	0x080035ef
 80035c0:	080035ef 	.word	0x080035ef
 80035c4:	080035e7 	.word	0x080035e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035c8:	f7fe ff98 	bl	80024fc <HAL_RCC_GetPCLK1Freq>
 80035cc:	6178      	str	r0, [r7, #20]
        break;
 80035ce:	e013      	b.n	80035f8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035d0:	f7fe ffaa 	bl	8002528 <HAL_RCC_GetPCLK2Freq>
 80035d4:	6178      	str	r0, [r7, #20]
        break;
 80035d6:	e00f      	b.n	80035f8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035d8:	4b1b      	ldr	r3, [pc, #108]	; (8003648 <UART_SetConfig+0x510>)
 80035da:	617b      	str	r3, [r7, #20]
        break;
 80035dc:	e00c      	b.n	80035f8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035de:	f7fe fef7 	bl	80023d0 <HAL_RCC_GetSysClockFreq>
 80035e2:	6178      	str	r0, [r7, #20]
        break;
 80035e4:	e008      	b.n	80035f8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035ea:	617b      	str	r3, [r7, #20]
        break;
 80035ec:	e004      	b.n	80035f8 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80035ee:	2300      	movs	r3, #0
 80035f0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	76bb      	strb	r3, [r7, #26]
        break;
 80035f6:	bf00      	nop
    }

    if (pclk != 0U)
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d018      	beq.n	8003630 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	085a      	lsrs	r2, r3, #1
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	441a      	add	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003610:	b29b      	uxth	r3, r3
 8003612:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	2b0f      	cmp	r3, #15
 8003618:	d908      	bls.n	800362c <UART_SetConfig+0x4f4>
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003620:	d204      	bcs.n	800362c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	60da      	str	r2, [r3, #12]
 800362a:	e001      	b.n	8003630 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800363c:	7ebb      	ldrb	r3, [r7, #26]
}
 800363e:	4618      	mov	r0, r3
 8003640:	3720      	adds	r7, #32
 8003642:	46bd      	mov	sp, r7
 8003644:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003648:	00f42400 	.word	0x00f42400

0800364c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00a      	beq.n	8003676 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	430a      	orrs	r2, r1
 8003674:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00a      	beq.n	8003698 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	430a      	orrs	r2, r1
 8003696:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369c:	f003 0304 	and.w	r3, r3, #4
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00a      	beq.n	80036ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	430a      	orrs	r2, r1
 80036b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036be:	f003 0308 	and.w	r3, r3, #8
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00a      	beq.n	80036dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	430a      	orrs	r2, r1
 80036da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e0:	f003 0310 	and.w	r3, r3, #16
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00a      	beq.n	80036fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003702:	f003 0320 	and.w	r3, r3, #32
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00a      	beq.n	8003720 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	430a      	orrs	r2, r1
 800371e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003724:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003728:	2b00      	cmp	r3, #0
 800372a:	d01a      	beq.n	8003762 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	430a      	orrs	r2, r1
 8003740:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800374a:	d10a      	bne.n	8003762 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	430a      	orrs	r2, r1
 8003760:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00a      	beq.n	8003784 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	430a      	orrs	r2, r1
 8003782:	605a      	str	r2, [r3, #4]
  }
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af02      	add	r7, sp, #8
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800379e:	f7fc ff57 	bl	8000650 <HAL_GetTick>
 80037a2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0308 	and.w	r3, r3, #8
 80037ae:	2b08      	cmp	r3, #8
 80037b0:	d10e      	bne.n	80037d0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037b2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80037b6:	9300      	str	r3, [sp, #0]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f82a 	bl	800381a <UART_WaitOnFlagUntilTimeout>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d001      	beq.n	80037d0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e020      	b.n	8003812 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0304 	and.w	r3, r3, #4
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d10e      	bne.n	80037fc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037de:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80037e2:	9300      	str	r3, [sp, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f000 f814 	bl	800381a <UART_WaitOnFlagUntilTimeout>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d001      	beq.n	80037fc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e00a      	b.n	8003812 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2220      	movs	r2, #32
 8003800:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2220      	movs	r2, #32
 8003806:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3710      	adds	r7, #16
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b084      	sub	sp, #16
 800381e:	af00      	add	r7, sp, #0
 8003820:	60f8      	str	r0, [r7, #12]
 8003822:	60b9      	str	r1, [r7, #8]
 8003824:	603b      	str	r3, [r7, #0]
 8003826:	4613      	mov	r3, r2
 8003828:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800382a:	e05d      	b.n	80038e8 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003832:	d059      	beq.n	80038e8 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003834:	f7fc ff0c 	bl	8000650 <HAL_GetTick>
 8003838:	4602      	mov	r2, r0
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	69ba      	ldr	r2, [r7, #24]
 8003840:	429a      	cmp	r2, r3
 8003842:	d302      	bcc.n	800384a <UART_WaitOnFlagUntilTimeout+0x30>
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d11b      	bne.n	8003882 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003858:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689a      	ldr	r2, [r3, #8]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f022 0201 	bic.w	r2, r2, #1
 8003868:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2220      	movs	r2, #32
 800386e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2220      	movs	r2, #32
 8003874:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e042      	b.n	8003908 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b00      	cmp	r3, #0
 800388e:	d02b      	beq.n	80038e8 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800389a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800389e:	d123      	bne.n	80038e8 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80038a8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80038b8:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689a      	ldr	r2, [r3, #8]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0201 	bic.w	r2, r2, #1
 80038c8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2220      	movs	r2, #32
 80038ce:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2220      	movs	r2, #32
 80038d4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2220      	movs	r2, #32
 80038da:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 80038e4:	2303      	movs	r3, #3
 80038e6:	e00f      	b.n	8003908 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	69da      	ldr	r2, [r3, #28]
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	4013      	ands	r3, r2
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	bf0c      	ite	eq
 80038f8:	2301      	moveq	r3, #1
 80038fa:	2300      	movne	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	461a      	mov	r2, r3
 8003900:	79fb      	ldrb	r3, [r7, #7]
 8003902:	429a      	cmp	r2, r3
 8003904:	d092      	beq.n	800382c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003906:	2300      	movs	r3, #0
}
 8003908:	4618      	mov	r0, r3
 800390a:	3710      	adds	r7, #16
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}

08003910 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	4603      	mov	r3, r0
 8003918:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 800391a:	88fb      	ldrh	r3, [r7, #6]
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2120      	movs	r1, #32
 8003920:	4618      	mov	r0, r3
 8003922:	f000 fecb 	bl	80046bc <SENSOR_IO_Read>
 8003926:	4603      	mov	r3, r0
 8003928:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 800392a:	7bfb      	ldrb	r3, [r7, #15]
 800392c:	f023 0304 	bic.w	r3, r3, #4
 8003930:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	f043 0304 	orr.w	r3, r3, #4
 8003938:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 800393a:	7bfb      	ldrb	r3, [r7, #15]
 800393c:	f023 0303 	bic.w	r3, r3, #3
 8003940:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8003942:	7bfb      	ldrb	r3, [r7, #15]
 8003944:	f043 0301 	orr.w	r3, r3, #1
 8003948:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 800394a:	7bfb      	ldrb	r3, [r7, #15]
 800394c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003950:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8003952:	88fb      	ldrh	r3, [r7, #6]
 8003954:	b2db      	uxtb	r3, r3
 8003956:	7bfa      	ldrb	r2, [r7, #15]
 8003958:	2120      	movs	r1, #32
 800395a:	4618      	mov	r0, r3
 800395c:	f000 fe94 	bl	8004688 <SENSOR_IO_Write>
}
 8003960:	bf00      	nop
 8003962:	3710      	adds	r7, #16
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8003968:	b580      	push	{r7, lr}
 800396a:	b084      	sub	sp, #16
 800396c:	af00      	add	r7, sp, #0
 800396e:	4603      	mov	r3, r0
 8003970:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003972:	2300      	movs	r3, #0
 8003974:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8003976:	f000 fe7d 	bl	8004674 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 800397a:	88fb      	ldrh	r3, [r7, #6]
 800397c:	b2db      	uxtb	r3, r3
 800397e:	210f      	movs	r1, #15
 8003980:	4618      	mov	r0, r3
 8003982:	f000 fe9b 	bl	80046bc <SENSOR_IO_Read>
 8003986:	4603      	mov	r3, r0
 8003988:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 800398a:	7bfb      	ldrb	r3, [r7, #15]
}
 800398c:	4618      	mov	r0, r3
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b088      	sub	sp, #32
 8003998:	af00      	add	r7, sp, #0
 800399a:	4603      	mov	r3, r0
 800399c:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 800399e:	88fb      	ldrh	r3, [r7, #6]
 80039a0:	b2d8      	uxtb	r0, r3
 80039a2:	f107 020c 	add.w	r2, r7, #12
 80039a6:	2302      	movs	r3, #2
 80039a8:	21b0      	movs	r1, #176	; 0xb0
 80039aa:	f000 fea5 	bl	80046f8 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 80039ae:	7b3b      	ldrb	r3, [r7, #12]
 80039b0:	085b      	lsrs	r3, r3, #1
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 80039b6:	7b7b      	ldrb	r3, [r7, #13]
 80039b8:	085b      	lsrs	r3, r3, #1
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 80039be:	88fb      	ldrh	r3, [r7, #6]
 80039c0:	b2d8      	uxtb	r0, r3
 80039c2:	f107 020c 	add.w	r2, r7, #12
 80039c6:	2302      	movs	r3, #2
 80039c8:	21b6      	movs	r1, #182	; 0xb6
 80039ca:	f000 fe95 	bl	80046f8 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80039ce:	7b7b      	ldrb	r3, [r7, #13]
 80039d0:	021b      	lsls	r3, r3, #8
 80039d2:	b21a      	sxth	r2, r3
 80039d4:	7b3b      	ldrb	r3, [r7, #12]
 80039d6:	b21b      	sxth	r3, r3
 80039d8:	4313      	orrs	r3, r2
 80039da:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 80039dc:	88fb      	ldrh	r3, [r7, #6]
 80039de:	b2d8      	uxtb	r0, r3
 80039e0:	f107 020c 	add.w	r2, r7, #12
 80039e4:	2302      	movs	r3, #2
 80039e6:	21ba      	movs	r1, #186	; 0xba
 80039e8:	f000 fe86 	bl	80046f8 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80039ec:	7b7b      	ldrb	r3, [r7, #13]
 80039ee:	021b      	lsls	r3, r3, #8
 80039f0:	b21a      	sxth	r2, r3
 80039f2:	7b3b      	ldrb	r3, [r7, #12]
 80039f4:	b21b      	sxth	r3, r3
 80039f6:	4313      	orrs	r3, r2
 80039f8:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80039fa:	88fb      	ldrh	r3, [r7, #6]
 80039fc:	b2d8      	uxtb	r0, r3
 80039fe:	f107 020c 	add.w	r2, r7, #12
 8003a02:	2302      	movs	r3, #2
 8003a04:	21a8      	movs	r1, #168	; 0xa8
 8003a06:	f000 fe77 	bl	80046f8 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003a0a:	7b7b      	ldrb	r3, [r7, #13]
 8003a0c:	021b      	lsls	r3, r3, #8
 8003a0e:	b21a      	sxth	r2, r3
 8003a10:	7b3b      	ldrb	r3, [r7, #12]
 8003a12:	b21b      	sxth	r3, r3
 8003a14:	4313      	orrs	r3, r2
 8003a16:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8003a18:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003a1c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	ee07 3a90 	vmov	s15, r3
 8003a26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a2a:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8003a2e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	ee07 3a90 	vmov	s15, r3
 8003a38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a3c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003a40:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003a44:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	ee07 3a90 	vmov	s15, r3
 8003a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a56:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003a5a:	ee07 3a90 	vmov	s15, r3
 8003a5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a66:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8003a6a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a6e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003a72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a76:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 8003a7a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a7e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003ac4 <HTS221_H_ReadHumidity+0x130>
 8003a82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a8a:	dd01      	ble.n	8003a90 <HTS221_H_ReadHumidity+0xfc>
 8003a8c:	4b0e      	ldr	r3, [pc, #56]	; (8003ac8 <HTS221_H_ReadHumidity+0x134>)
 8003a8e:	e00a      	b.n	8003aa6 <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8003a90:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a94:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a9c:	d502      	bpl.n	8003aa4 <HTS221_H_ReadHumidity+0x110>
 8003a9e:	f04f 0300 	mov.w	r3, #0
 8003aa2:	e000      	b.n	8003aa6 <HTS221_H_ReadHumidity+0x112>
 8003aa4:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8003aa6:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8003aa8:	edd7 7a04 	vldr	s15, [r7, #16]
 8003aac:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003ab0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003ab4:	eef0 7a66 	vmov.f32	s15, s13
}
 8003ab8:	eeb0 0a67 	vmov.f32	s0, s15
 8003abc:	3720      	adds	r7, #32
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	447a0000 	.word	0x447a0000
 8003ac8:	447a0000 	.word	0x447a0000

08003acc <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	463b      	mov	r3, r7
 8003ad4:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 8003ad8:	783b      	ldrb	r3, [r7, #0]
 8003ada:	461a      	mov	r2, r3
 8003adc:	2120      	movs	r1, #32
 8003ade:	203c      	movs	r0, #60	; 0x3c
 8003ae0:	f000 fdd2 	bl	8004688 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 8003ae4:	787b      	ldrb	r3, [r7, #1]
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	2121      	movs	r1, #33	; 0x21
 8003aea:	203c      	movs	r0, #60	; 0x3c
 8003aec:	f000 fdcc 	bl	8004688 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8003af0:	78bb      	ldrb	r3, [r7, #2]
 8003af2:	461a      	mov	r2, r3
 8003af4:	2122      	movs	r1, #34	; 0x22
 8003af6:	203c      	movs	r0, #60	; 0x3c
 8003af8:	f000 fdc6 	bl	8004688 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 8003afc:	78fb      	ldrb	r3, [r7, #3]
 8003afe:	461a      	mov	r2, r3
 8003b00:	2123      	movs	r1, #35	; 0x23
 8003b02:	203c      	movs	r0, #60	; 0x3c
 8003b04:	f000 fdc0 	bl	8004688 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 8003b08:	793b      	ldrb	r3, [r7, #4]
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	2124      	movs	r1, #36	; 0x24
 8003b0e:	203c      	movs	r0, #60	; 0x3c
 8003b10:	f000 fdba 	bl	8004688 <SENSOR_IO_Write>
}
 8003b14:	bf00      	nop
 8003b16:	3708      	adds	r7, #8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8003b22:	2300      	movs	r3, #0
 8003b24:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8003b26:	2122      	movs	r1, #34	; 0x22
 8003b28:	203c      	movs	r0, #60	; 0x3c
 8003b2a:	f000 fdc7 	bl	80046bc <SENSOR_IO_Read>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 8003b32:	79fb      	ldrb	r3, [r7, #7]
 8003b34:	f023 0303 	bic.w	r3, r3, #3
 8003b38:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 8003b3a:	79fb      	ldrb	r3, [r7, #7]
 8003b3c:	f043 0303 	orr.w	r3, r3, #3
 8003b40:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8003b42:	79fb      	ldrb	r3, [r7, #7]
 8003b44:	461a      	mov	r2, r3
 8003b46:	2122      	movs	r1, #34	; 0x22
 8003b48:	203c      	movs	r0, #60	; 0x3c
 8003b4a:	f000 fd9d 	bl	8004688 <SENSOR_IO_Write>
}
 8003b4e:	bf00      	nop
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8003b5a:	f000 fd8b 	bl	8004674 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 8003b5e:	210f      	movs	r1, #15
 8003b60:	203c      	movs	r0, #60	; 0x3c
 8003b62:	f000 fdab 	bl	80046bc <SENSOR_IO_Read>
 8003b66:	4603      	mov	r3, r0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	4603      	mov	r3, r0
 8003b74:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 8003b76:	2300      	movs	r3, #0
 8003b78:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8003b7a:	2122      	movs	r1, #34	; 0x22
 8003b7c:	203c      	movs	r0, #60	; 0x3c
 8003b7e:	f000 fd9d 	bl	80046bc <SENSOR_IO_Read>
 8003b82:	4603      	mov	r3, r0
 8003b84:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 8003b86:	7bfb      	ldrb	r3, [r7, #15]
 8003b88:	f023 0320 	bic.w	r3, r3, #32
 8003b8c:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8003b8e:	88fb      	ldrh	r3, [r7, #6]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d003      	beq.n	8003b9c <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 8003b94:	7bfb      	ldrb	r3, [r7, #15]
 8003b96:	f043 0320 	orr.w	r3, r3, #32
 8003b9a:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8003b9c:	7bfb      	ldrb	r3, [r7, #15]
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	2122      	movs	r1, #34	; 0x22
 8003ba2:	203c      	movs	r0, #60	; 0x3c
 8003ba4:	f000 fd70 	bl	8004688 <SENSOR_IO_Write>
}
 8003ba8:	bf00      	nop
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b088      	sub	sp, #32
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8003bc0:	f04f 0300 	mov.w	r3, #0
 8003bc4:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 8003bc6:	2121      	movs	r1, #33	; 0x21
 8003bc8:	203c      	movs	r0, #60	; 0x3c
 8003bca:	f000 fd77 	bl	80046bc <SENSOR_IO_Read>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 8003bd2:	f107 0208 	add.w	r2, r7, #8
 8003bd6:	2306      	movs	r3, #6
 8003bd8:	21a8      	movs	r1, #168	; 0xa8
 8003bda:	203c      	movs	r0, #60	; 0x3c
 8003bdc:	f000 fd8c 	bl	80046f8 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8003be0:	2300      	movs	r3, #0
 8003be2:	77fb      	strb	r3, [r7, #31]
 8003be4:	e01f      	b.n	8003c26 <LIS3MDL_MagReadXYZ+0x76>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8003be6:	7ffb      	ldrb	r3, [r7, #31]
 8003be8:	005b      	lsls	r3, r3, #1
 8003bea:	3301      	adds	r3, #1
 8003bec:	f107 0220 	add.w	r2, r7, #32
 8003bf0:	4413      	add	r3, r2
 8003bf2:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	021b      	lsls	r3, r3, #8
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	7ffb      	ldrb	r3, [r7, #31]
 8003bfe:	005b      	lsls	r3, r3, #1
 8003c00:	f107 0120 	add.w	r1, r7, #32
 8003c04:	440b      	add	r3, r1
 8003c06:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	4413      	add	r3, r2
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	7ffb      	ldrb	r3, [r7, #31]
 8003c12:	b212      	sxth	r2, r2
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	f107 0120 	add.w	r1, r7, #32
 8003c1a:	440b      	add	r3, r1
 8003c1c:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8003c20:	7ffb      	ldrb	r3, [r7, #31]
 8003c22:	3301      	adds	r3, #1
 8003c24:	77fb      	strb	r3, [r7, #31]
 8003c26:	7ffb      	ldrb	r3, [r7, #31]
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d9dc      	bls.n	8003be6 <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 8003c2c:	7dfb      	ldrb	r3, [r7, #23]
 8003c2e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8003c32:	2b20      	cmp	r3, #32
 8003c34:	d00c      	beq.n	8003c50 <LIS3MDL_MagReadXYZ+0xa0>
 8003c36:	2b20      	cmp	r3, #32
 8003c38:	dc02      	bgt.n	8003c40 <LIS3MDL_MagReadXYZ+0x90>
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d005      	beq.n	8003c4a <LIS3MDL_MagReadXYZ+0x9a>
 8003c3e:	e010      	b.n	8003c62 <LIS3MDL_MagReadXYZ+0xb2>
 8003c40:	2b40      	cmp	r3, #64	; 0x40
 8003c42:	d008      	beq.n	8003c56 <LIS3MDL_MagReadXYZ+0xa6>
 8003c44:	2b60      	cmp	r3, #96	; 0x60
 8003c46:	d009      	beq.n	8003c5c <LIS3MDL_MagReadXYZ+0xac>
 8003c48:	e00b      	b.n	8003c62 <LIS3MDL_MagReadXYZ+0xb2>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 8003c4a:	4b19      	ldr	r3, [pc, #100]	; (8003cb0 <LIS3MDL_MagReadXYZ+0x100>)
 8003c4c:	61bb      	str	r3, [r7, #24]
    break;
 8003c4e:	e008      	b.n	8003c62 <LIS3MDL_MagReadXYZ+0xb2>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 8003c50:	4b18      	ldr	r3, [pc, #96]	; (8003cb4 <LIS3MDL_MagReadXYZ+0x104>)
 8003c52:	61bb      	str	r3, [r7, #24]
    break;
 8003c54:	e005      	b.n	8003c62 <LIS3MDL_MagReadXYZ+0xb2>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 8003c56:	4b18      	ldr	r3, [pc, #96]	; (8003cb8 <LIS3MDL_MagReadXYZ+0x108>)
 8003c58:	61bb      	str	r3, [r7, #24]
    break;
 8003c5a:	e002      	b.n	8003c62 <LIS3MDL_MagReadXYZ+0xb2>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 8003c5c:	4b17      	ldr	r3, [pc, #92]	; (8003cbc <LIS3MDL_MagReadXYZ+0x10c>)
 8003c5e:	61bb      	str	r3, [r7, #24]
    break;    
 8003c60:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 8003c62:	2300      	movs	r3, #0
 8003c64:	77fb      	strb	r3, [r7, #31]
 8003c66:	e01b      	b.n	8003ca0 <LIS3MDL_MagReadXYZ+0xf0>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8003c68:	7ffb      	ldrb	r3, [r7, #31]
 8003c6a:	005b      	lsls	r3, r3, #1
 8003c6c:	f107 0220 	add.w	r2, r7, #32
 8003c70:	4413      	add	r3, r2
 8003c72:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8003c76:	ee07 3a90 	vmov	s15, r3
 8003c7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c7e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c86:	7ffb      	ldrb	r3, [r7, #31]
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	4413      	add	r3, r2
 8003c8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c92:	ee17 2a90 	vmov	r2, s15
 8003c96:	b212      	sxth	r2, r2
 8003c98:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8003c9a:	7ffb      	ldrb	r3, [r7, #31]
 8003c9c:	3301      	adds	r3, #1
 8003c9e:	77fb      	strb	r3, [r7, #31]
 8003ca0:	7ffb      	ldrb	r3, [r7, #31]
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d9e0      	bls.n	8003c68 <LIS3MDL_MagReadXYZ+0xb8>
  }
}
 8003ca6:	bf00      	nop
 8003ca8:	3720      	adds	r7, #32
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	3e0f5c29 	.word	0x3e0f5c29
 8003cb4:	3e947ae1 	.word	0x3e947ae1
 8003cb8:	3edc28f6 	.word	0x3edc28f6
 8003cbc:	3f147ae1 	.word	0x3f147ae1

08003cc0 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003cce:	2110      	movs	r1, #16
 8003cd0:	20d4      	movs	r0, #212	; 0xd4
 8003cd2:	f000 fcf3 	bl	80046bc <SENSOR_IO_Read>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8003cda:	88fb      	ldrh	r3, [r7, #6]
 8003cdc:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8003cde:	7bbb      	ldrb	r3, [r7, #14]
 8003ce0:	f003 0303 	and.w	r3, r3, #3
 8003ce4:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8003ce6:	7bba      	ldrb	r2, [r7, #14]
 8003ce8:	7bfb      	ldrb	r3, [r7, #15]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8003cee:	7bbb      	ldrb	r3, [r7, #14]
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	2110      	movs	r1, #16
 8003cf4:	20d4      	movs	r0, #212	; 0xd4
 8003cf6:	f000 fcc7 	bl	8004688 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8003cfa:	2112      	movs	r1, #18
 8003cfc:	20d4      	movs	r0, #212	; 0xd4
 8003cfe:	f000 fcdd 	bl	80046bc <SENSOR_IO_Read>
 8003d02:	4603      	mov	r3, r0
 8003d04:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8003d06:	88fb      	ldrh	r3, [r7, #6]
 8003d08:	0a1b      	lsrs	r3, r3, #8
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8003d0e:	7bbb      	ldrb	r3, [r7, #14]
 8003d10:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8003d14:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8003d16:	7bba      	ldrb	r2, [r7, #14]
 8003d18:	7bfb      	ldrb	r3, [r7, #15]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8003d1e:	7bbb      	ldrb	r3, [r7, #14]
 8003d20:	461a      	mov	r2, r3
 8003d22:	2112      	movs	r1, #18
 8003d24:	20d4      	movs	r0, #212	; 0xd4
 8003d26:	f000 fcaf 	bl	8004688 <SENSOR_IO_Write>
}
 8003d2a:	bf00      	nop
 8003d2c:	3710      	adds	r7, #16
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b082      	sub	sp, #8
 8003d36:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003d3c:	2110      	movs	r1, #16
 8003d3e:	20d4      	movs	r0, #212	; 0xd4
 8003d40:	f000 fcbc 	bl	80046bc <SENSOR_IO_Read>
 8003d44:	4603      	mov	r3, r0
 8003d46:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8003d48:	79fb      	ldrb	r3, [r7, #7]
 8003d4a:	f003 030f 	and.w	r3, r3, #15
 8003d4e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8003d50:	79fb      	ldrb	r3, [r7, #7]
 8003d52:	461a      	mov	r2, r3
 8003d54:	2110      	movs	r1, #16
 8003d56:	20d4      	movs	r0, #212	; 0xd4
 8003d58:	f000 fc96 	bl	8004688 <SENSOR_IO_Write>
}
 8003d5c:	bf00      	nop
 8003d5e:	3708      	adds	r7, #8
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8003d64:	b580      	push	{r7, lr}
 8003d66:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8003d68:	f000 fc84 	bl	8004674 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8003d6c:	210f      	movs	r1, #15
 8003d6e:	20d4      	movs	r0, #212	; 0xd4
 8003d70:	f000 fca4 	bl	80046bc <SENSOR_IO_Read>
 8003d74:	4603      	mov	r3, r0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	bd80      	pop	{r7, pc}

08003d7a <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b084      	sub	sp, #16
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	4603      	mov	r3, r0
 8003d82:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003d84:	2300      	movs	r3, #0
 8003d86:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8003d88:	2115      	movs	r1, #21
 8003d8a:	20d4      	movs	r0, #212	; 0xd4
 8003d8c:	f000 fc96 	bl	80046bc <SENSOR_IO_Read>
 8003d90:	4603      	mov	r3, r0
 8003d92:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8003d94:	7bfb      	ldrb	r3, [r7, #15]
 8003d96:	f023 0310 	bic.w	r3, r3, #16
 8003d9a:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8003d9c:	88fb      	ldrh	r3, [r7, #6]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8003da2:	7bfb      	ldrb	r3, [r7, #15]
 8003da4:	f043 0310 	orr.w	r3, r3, #16
 8003da8:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8003daa:	7bfb      	ldrb	r3, [r7, #15]
 8003dac:	461a      	mov	r2, r3
 8003dae:	2115      	movs	r1, #21
 8003db0:	20d4      	movs	r0, #212	; 0xd4
 8003db2:	f000 fc69 	bl	8004688 <SENSOR_IO_Write>
}
 8003db6:	bf00      	nop
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
	...

08003dc0 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b088      	sub	sp, #32
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8003dd0:	f04f 0300 	mov.w	r3, #0
 8003dd4:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003dd6:	2110      	movs	r1, #16
 8003dd8:	20d4      	movs	r0, #212	; 0xd4
 8003dda:	f000 fc6f 	bl	80046bc <SENSOR_IO_Read>
 8003dde:	4603      	mov	r3, r0
 8003de0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8003de2:	f107 0208 	add.w	r2, r7, #8
 8003de6:	2306      	movs	r3, #6
 8003de8:	2128      	movs	r1, #40	; 0x28
 8003dea:	20d4      	movs	r0, #212	; 0xd4
 8003dec:	f000 fc84 	bl	80046f8 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8003df0:	2300      	movs	r3, #0
 8003df2:	77fb      	strb	r3, [r7, #31]
 8003df4:	e01f      	b.n	8003e36 <LSM6DSL_AccReadXYZ+0x76>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8003df6:	7ffb      	ldrb	r3, [r7, #31]
 8003df8:	005b      	lsls	r3, r3, #1
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	f107 0220 	add.w	r2, r7, #32
 8003e00:	4413      	add	r3, r2
 8003e02:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	021b      	lsls	r3, r3, #8
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	7ffb      	ldrb	r3, [r7, #31]
 8003e0e:	005b      	lsls	r3, r3, #1
 8003e10:	f107 0120 	add.w	r1, r7, #32
 8003e14:	440b      	add	r3, r1
 8003e16:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	4413      	add	r3, r2
 8003e1e:	b29a      	uxth	r2, r3
 8003e20:	7ffb      	ldrb	r3, [r7, #31]
 8003e22:	b212      	sxth	r2, r2
 8003e24:	005b      	lsls	r3, r3, #1
 8003e26:	f107 0120 	add.w	r1, r7, #32
 8003e2a:	440b      	add	r3, r1
 8003e2c:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8003e30:	7ffb      	ldrb	r3, [r7, #31]
 8003e32:	3301      	adds	r3, #1
 8003e34:	77fb      	strb	r3, [r7, #31]
 8003e36:	7ffb      	ldrb	r3, [r7, #31]
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d9dc      	bls.n	8003df6 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8003e3c:	7dfb      	ldrb	r3, [r7, #23]
 8003e3e:	f003 030c 	and.w	r3, r3, #12
 8003e42:	2b0c      	cmp	r3, #12
 8003e44:	d828      	bhi.n	8003e98 <LSM6DSL_AccReadXYZ+0xd8>
 8003e46:	a201      	add	r2, pc, #4	; (adr r2, 8003e4c <LSM6DSL_AccReadXYZ+0x8c>)
 8003e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e4c:	08003e81 	.word	0x08003e81
 8003e50:	08003e99 	.word	0x08003e99
 8003e54:	08003e99 	.word	0x08003e99
 8003e58:	08003e99 	.word	0x08003e99
 8003e5c:	08003e93 	.word	0x08003e93
 8003e60:	08003e99 	.word	0x08003e99
 8003e64:	08003e99 	.word	0x08003e99
 8003e68:	08003e99 	.word	0x08003e99
 8003e6c:	08003e87 	.word	0x08003e87
 8003e70:	08003e99 	.word	0x08003e99
 8003e74:	08003e99 	.word	0x08003e99
 8003e78:	08003e99 	.word	0x08003e99
 8003e7c:	08003e8d 	.word	0x08003e8d
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8003e80:	4b18      	ldr	r3, [pc, #96]	; (8003ee4 <LSM6DSL_AccReadXYZ+0x124>)
 8003e82:	61bb      	str	r3, [r7, #24]
    break;
 8003e84:	e008      	b.n	8003e98 <LSM6DSL_AccReadXYZ+0xd8>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8003e86:	4b18      	ldr	r3, [pc, #96]	; (8003ee8 <LSM6DSL_AccReadXYZ+0x128>)
 8003e88:	61bb      	str	r3, [r7, #24]
    break;
 8003e8a:	e005      	b.n	8003e98 <LSM6DSL_AccReadXYZ+0xd8>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8003e8c:	4b17      	ldr	r3, [pc, #92]	; (8003eec <LSM6DSL_AccReadXYZ+0x12c>)
 8003e8e:	61bb      	str	r3, [r7, #24]
    break;
 8003e90:	e002      	b.n	8003e98 <LSM6DSL_AccReadXYZ+0xd8>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8003e92:	4b17      	ldr	r3, [pc, #92]	; (8003ef0 <LSM6DSL_AccReadXYZ+0x130>)
 8003e94:	61bb      	str	r3, [r7, #24]
    break;    
 8003e96:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8003e98:	2300      	movs	r3, #0
 8003e9a:	77fb      	strb	r3, [r7, #31]
 8003e9c:	e01b      	b.n	8003ed6 <LSM6DSL_AccReadXYZ+0x116>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8003e9e:	7ffb      	ldrb	r3, [r7, #31]
 8003ea0:	005b      	lsls	r3, r3, #1
 8003ea2:	f107 0220 	add.w	r2, r7, #32
 8003ea6:	4413      	add	r3, r2
 8003ea8:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8003eac:	ee07 3a90 	vmov	s15, r3
 8003eb0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003eb4:	edd7 7a06 	vldr	s15, [r7, #24]
 8003eb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ebc:	7ffb      	ldrb	r3, [r7, #31]
 8003ebe:	005b      	lsls	r3, r3, #1
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ec8:	ee17 2a90 	vmov	r2, s15
 8003ecc:	b212      	sxth	r2, r2
 8003ece:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8003ed0:	7ffb      	ldrb	r3, [r7, #31]
 8003ed2:	3301      	adds	r3, #1
 8003ed4:	77fb      	strb	r3, [r7, #31]
 8003ed6:	7ffb      	ldrb	r3, [r7, #31]
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d9e0      	bls.n	8003e9e <LSM6DSL_AccReadXYZ+0xde>
  }
}
 8003edc:	bf00      	nop
 8003ede:	3720      	adds	r7, #32
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	3d79db23 	.word	0x3d79db23
 8003ee8:	3df9db23 	.word	0x3df9db23
 8003eec:	3e79db23 	.word	0x3e79db23
 8003ef0:	3ef9db23 	.word	0x3ef9db23

08003ef4 <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	4603      	mov	r3, r0
 8003efc:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003efe:	2300      	movs	r3, #0
 8003f00:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8003f02:	2111      	movs	r1, #17
 8003f04:	20d4      	movs	r0, #212	; 0xd4
 8003f06:	f000 fbd9 	bl	80046bc <SENSOR_IO_Read>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8003f0e:	88fb      	ldrh	r3, [r7, #6]
 8003f10:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8003f12:	7bbb      	ldrb	r3, [r7, #14]
 8003f14:	f003 0303 	and.w	r3, r3, #3
 8003f18:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8003f1a:	7bba      	ldrb	r2, [r7, #14]
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 8003f22:	7bbb      	ldrb	r3, [r7, #14]
 8003f24:	461a      	mov	r2, r3
 8003f26:	2111      	movs	r1, #17
 8003f28:	20d4      	movs	r0, #212	; 0xd4
 8003f2a:	f000 fbad 	bl	8004688 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8003f2e:	2112      	movs	r1, #18
 8003f30:	20d4      	movs	r0, #212	; 0xd4
 8003f32:	f000 fbc3 	bl	80046bc <SENSOR_IO_Read>
 8003f36:	4603      	mov	r3, r0
 8003f38:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8003f3a:	88fb      	ldrh	r3, [r7, #6]
 8003f3c:	0a1b      	lsrs	r3, r3, #8
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8003f42:	7bbb      	ldrb	r3, [r7, #14]
 8003f44:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8003f48:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8003f4a:	7bba      	ldrb	r2, [r7, #14]
 8003f4c:	7bfb      	ldrb	r3, [r7, #15]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8003f52:	7bbb      	ldrb	r3, [r7, #14]
 8003f54:	461a      	mov	r2, r3
 8003f56:	2112      	movs	r1, #18
 8003f58:	20d4      	movs	r0, #212	; 0xd4
 8003f5a:	f000 fb95 	bl	8004688 <SENSOR_IO_Write>
}
 8003f5e:	bf00      	nop
 8003f60:	3710      	adds	r7, #16
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b082      	sub	sp, #8
 8003f6a:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8003f70:	2111      	movs	r1, #17
 8003f72:	20d4      	movs	r0, #212	; 0xd4
 8003f74:	f000 fba2 	bl	80046bc <SENSOR_IO_Read>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8003f7c:	79fb      	ldrb	r3, [r7, #7]
 8003f7e:	f003 030f 	and.w	r3, r3, #15
 8003f82:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 8003f84:	79fb      	ldrb	r3, [r7, #7]
 8003f86:	461a      	mov	r2, r3
 8003f88:	2111      	movs	r1, #17
 8003f8a:	20d4      	movs	r0, #212	; 0xd4
 8003f8c:	f000 fb7c 	bl	8004688 <SENSOR_IO_Write>
}
 8003f90:	bf00      	nop
 8003f92:	3708      	adds	r7, #8
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <LSM6DSL_GyroReadID>:
/**
  * @brief  Read ID address of LSM6DSL
  * @retval ID 
  */
uint8_t LSM6DSL_GyroReadID(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8003f9c:	f000 fb6a 	bl	8004674 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 8003fa0:	210f      	movs	r1, #15
 8003fa2:	20d4      	movs	r0, #212	; 0xd4
 8003fa4:	f000 fb8a 	bl	80046bc <SENSOR_IO_Read>
 8003fa8:	4603      	mov	r3, r0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	bd80      	pop	{r7, pc}

08003fae <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b084      	sub	sp, #16
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 8003fbc:	2116      	movs	r1, #22
 8003fbe:	20d4      	movs	r0, #212	; 0xd4
 8003fc0:	f000 fb7c 	bl	80046bc <SENSOR_IO_Read>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 8003fc8:	7bfb      	ldrb	r3, [r7, #15]
 8003fca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003fce:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8003fd0:	88fb      	ldrh	r3, [r7, #6]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d003      	beq.n	8003fde <LSM6DSL_GyroLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 8003fd6:	7bfb      	ldrb	r3, [r7, #15]
 8003fd8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003fdc:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 8003fde:	7bfb      	ldrb	r3, [r7, #15]
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	2116      	movs	r1, #22
 8003fe4:	20d4      	movs	r0, #212	; 0xd4
 8003fe6:	f000 fb4f 	bl	8004688 <SENSOR_IO_Write>
}
 8003fea:	bf00      	nop
 8003fec:	3710      	adds	r7, #16
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
	...

08003ff4 <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b088      	sub	sp, #32
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlg= 0;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8004000:	2300      	movs	r3, #0
 8004002:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8004004:	f04f 0300 	mov.w	r3, #0
 8004008:	61bb      	str	r3, [r7, #24]
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800400a:	2111      	movs	r1, #17
 800400c:	20d4      	movs	r0, #212	; 0xd4
 800400e:	f000 fb55 	bl	80046bc <SENSOR_IO_Read>
 8004012:	4603      	mov	r3, r0
 8004014:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 8004016:	f107 0208 	add.w	r2, r7, #8
 800401a:	2306      	movs	r3, #6
 800401c:	2122      	movs	r1, #34	; 0x22
 800401e:	20d4      	movs	r0, #212	; 0xd4
 8004020:	f000 fb6a 	bl	80046f8 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8004024:	2300      	movs	r3, #0
 8004026:	77fb      	strb	r3, [r7, #31]
 8004028:	e01f      	b.n	800406a <LSM6DSL_GyroReadXYZAngRate+0x76>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800402a:	7ffb      	ldrb	r3, [r7, #31]
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	3301      	adds	r3, #1
 8004030:	f107 0220 	add.w	r2, r7, #32
 8004034:	4413      	add	r3, r2
 8004036:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800403a:	b29b      	uxth	r3, r3
 800403c:	021b      	lsls	r3, r3, #8
 800403e:	b29a      	uxth	r2, r3
 8004040:	7ffb      	ldrb	r3, [r7, #31]
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	f107 0120 	add.w	r1, r7, #32
 8004048:	440b      	add	r3, r1
 800404a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800404e:	b29b      	uxth	r3, r3
 8004050:	4413      	add	r3, r2
 8004052:	b29a      	uxth	r2, r3
 8004054:	7ffb      	ldrb	r3, [r7, #31]
 8004056:	b212      	sxth	r2, r2
 8004058:	005b      	lsls	r3, r3, #1
 800405a:	f107 0120 	add.w	r1, r7, #32
 800405e:	440b      	add	r3, r1
 8004060:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8004064:	7ffb      	ldrb	r3, [r7, #31]
 8004066:	3301      	adds	r3, #1
 8004068:	77fb      	strb	r3, [r7, #31]
 800406a:	7ffb      	ldrb	r3, [r7, #31]
 800406c:	2b02      	cmp	r3, #2
 800406e:	d9dc      	bls.n	800402a <LSM6DSL_GyroReadXYZAngRate+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 8004070:	7dfb      	ldrb	r3, [r7, #23]
 8004072:	f003 030c 	and.w	r3, r3, #12
 8004076:	2b0c      	cmp	r3, #12
 8004078:	d828      	bhi.n	80040cc <LSM6DSL_GyroReadXYZAngRate+0xd8>
 800407a:	a201      	add	r2, pc, #4	; (adr r2, 8004080 <LSM6DSL_GyroReadXYZAngRate+0x8c>)
 800407c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004080:	080040b5 	.word	0x080040b5
 8004084:	080040cd 	.word	0x080040cd
 8004088:	080040cd 	.word	0x080040cd
 800408c:	080040cd 	.word	0x080040cd
 8004090:	080040bb 	.word	0x080040bb
 8004094:	080040cd 	.word	0x080040cd
 8004098:	080040cd 	.word	0x080040cd
 800409c:	080040cd 	.word	0x080040cd
 80040a0:	080040c1 	.word	0x080040c1
 80040a4:	080040cd 	.word	0x080040cd
 80040a8:	080040cd 	.word	0x080040cd
 80040ac:	080040cd 	.word	0x080040cd
 80040b0:	080040c7 	.word	0x080040c7
  {
  case LSM6DSL_GYRO_FS_245:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_245DPS;
 80040b4:	4b16      	ldr	r3, [pc, #88]	; (8004110 <LSM6DSL_GyroReadXYZAngRate+0x11c>)
 80040b6:	61bb      	str	r3, [r7, #24]
    break;
 80040b8:	e008      	b.n	80040cc <LSM6DSL_GyroReadXYZAngRate+0xd8>
  case LSM6DSL_GYRO_FS_500:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 80040ba:	4b16      	ldr	r3, [pc, #88]	; (8004114 <LSM6DSL_GyroReadXYZAngRate+0x120>)
 80040bc:	61bb      	str	r3, [r7, #24]
    break;
 80040be:	e005      	b.n	80040cc <LSM6DSL_GyroReadXYZAngRate+0xd8>
  case LSM6DSL_GYRO_FS_1000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 80040c0:	4b15      	ldr	r3, [pc, #84]	; (8004118 <LSM6DSL_GyroReadXYZAngRate+0x124>)
 80040c2:	61bb      	str	r3, [r7, #24]
    break;
 80040c4:	e002      	b.n	80040cc <LSM6DSL_GyroReadXYZAngRate+0xd8>
  case LSM6DSL_GYRO_FS_2000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 80040c6:	4b15      	ldr	r3, [pc, #84]	; (800411c <LSM6DSL_GyroReadXYZAngRate+0x128>)
 80040c8:	61bb      	str	r3, [r7, #24]
    break;    
 80040ca:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80040cc:	2300      	movs	r3, #0
 80040ce:	77fb      	strb	r3, [r7, #31]
 80040d0:	e017      	b.n	8004102 <LSM6DSL_GyroReadXYZAngRate+0x10e>
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 80040d2:	7ffb      	ldrb	r3, [r7, #31]
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	f107 0220 	add.w	r2, r7, #32
 80040da:	4413      	add	r3, r2
 80040dc:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80040e0:	ee07 3a90 	vmov	s15, r3
 80040e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80040e8:	7ffb      	ldrb	r3, [r7, #31]
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	4413      	add	r3, r2
 80040f0:	edd7 7a06 	vldr	s15, [r7, #24]
 80040f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040f8:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 80040fc:	7ffb      	ldrb	r3, [r7, #31]
 80040fe:	3301      	adds	r3, #1
 8004100:	77fb      	strb	r3, [r7, #31]
 8004102:	7ffb      	ldrb	r3, [r7, #31]
 8004104:	2b02      	cmp	r3, #2
 8004106:	d9e4      	bls.n	80040d2 <LSM6DSL_GyroReadXYZAngRate+0xde>
  }
}
 8004108:	bf00      	nop
 800410a:	3720      	adds	r7, #32
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	410c0000 	.word	0x410c0000
 8004114:	418c0000 	.word	0x418c0000
 8004118:	420c0000 	.word	0x420c0000
 800411c:	428c0000 	.word	0x428c0000

08004120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b0a2      	sub	sp, #136	; 0x88
 8004124:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004126:	f7fc fa2b 	bl	8000580 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800412a:	f000 f843 	bl	80041b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800412e:	f000 f92b 	bl	8004388 <MX_GPIO_Init>
  MX_I2C2_Init();
 8004132:	f000 f8b9 	bl	80042a8 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8004136:	f000 f8f7 	bl	8004328 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  BSP_ACCELERO_Init();
 800413a:	f000 fafb 	bl	8004734 <BSP_ACCELERO_Init>
  BSP_GYRO_Init();
 800413e:	f000 fb4f 	bl	80047e0 <BSP_GYRO_Init>
  BSP_MAGNETO_Init();
 8004142:	f000 fbd5 	bl	80048f0 <BSP_MAGNETO_Init>
  BSP_HSENSOR_Init();
 8004146:	f000 fba5 	bl	8004894 <BSP_HSENSOR_Init>
  HAL_UART_Init(&huart1);
 800414a:	4818      	ldr	r0, [pc, #96]	; (80041ac <main+0x8c>)
 800414c:	f7fe ff12 	bl	8002f74 <HAL_UART_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	// poll sensors at 10 Hz
	BSP_ACCELERO_AccGetXYZ(accelero);
 8004150:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004154:	4618      	mov	r0, r3
 8004156:	f000 fb2b 	bl	80047b0 <BSP_ACCELERO_AccGetXYZ>
	BSP_GYRO_GetXYZ(gyro);
 800415a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800415e:	4618      	mov	r0, r3
 8004160:	f000 fb80 	bl	8004864 <BSP_GYRO_GetXYZ>
	BSP_MAGNETO_GetXYZ(magneto);
 8004164:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004168:	4618      	mov	r0, r3
 800416a:	f000 fbed 	bl	8004948 <BSP_MAGNETO_GetXYZ>
	hsensor = BSP_HSENSOR_ReadHumidity();
 800416e:	f000 fbb1 	bl	80048d4 <BSP_HSENSOR_ReadHumidity>
 8004172:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
	sprintf(str, "Humidity: %.2d", (int) hsensor);
 8004176:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800417a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800417e:	1d3b      	adds	r3, r7, #4
 8004180:	ee17 2a90 	vmov	r2, s15
 8004184:	490a      	ldr	r1, [pc, #40]	; (80041b0 <main+0x90>)
 8004186:	4618      	mov	r0, r3
 8004188:	f000 fdbc 	bl	8004d04 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) str, (uint16_t) strlen(str), 1000);
 800418c:	1d3b      	adds	r3, r7, #4
 800418e:	4618      	mov	r0, r3
 8004190:	f7fc f81e 	bl	80001d0 <strlen>
 8004194:	4603      	mov	r3, r0
 8004196:	b29a      	uxth	r2, r3
 8004198:	1d39      	adds	r1, r7, #4
 800419a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800419e:	4803      	ldr	r0, [pc, #12]	; (80041ac <main+0x8c>)
 80041a0:	f7fe ff36 	bl	8003010 <HAL_UART_Transmit>
	HAL_Delay(100);
 80041a4:	2064      	movs	r0, #100	; 0x64
 80041a6:	f7fc fa5f 	bl	8000668 <HAL_Delay>
  {
 80041aa:	e7d1      	b.n	8004150 <main+0x30>
 80041ac:	200001a0 	.word	0x200001a0
 80041b0:	08005528 	.word	0x08005528

080041b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b0b8      	sub	sp, #224	; 0xe0
 80041b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80041ba:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80041be:	2244      	movs	r2, #68	; 0x44
 80041c0:	2100      	movs	r1, #0
 80041c2:	4618      	mov	r0, r3
 80041c4:	f000 fd96 	bl	8004cf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041c8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80041cc:	2200      	movs	r2, #0
 80041ce:	601a      	str	r2, [r3, #0]
 80041d0:	605a      	str	r2, [r3, #4]
 80041d2:	609a      	str	r2, [r3, #8]
 80041d4:	60da      	str	r2, [r3, #12]
 80041d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80041d8:	463b      	mov	r3, r7
 80041da:	2288      	movs	r2, #136	; 0x88
 80041dc:	2100      	movs	r1, #0
 80041de:	4618      	mov	r0, r3
 80041e0:	f000 fd88 	bl	8004cf4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80041e4:	2310      	movs	r3, #16
 80041e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80041ea:	2301      	movs	r3, #1
 80041ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80041f0:	2300      	movs	r3, #0
 80041f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80041f6:	2360      	movs	r3, #96	; 0x60
 80041f8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80041fc:	2302      	movs	r3, #2
 80041fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8004202:	2301      	movs	r3, #1
 8004204:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004208:	2301      	movs	r3, #1
 800420a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 800420e:	2328      	movs	r3, #40	; 0x28
 8004210:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004214:	2307      	movs	r3, #7
 8004216:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800421a:	2302      	movs	r3, #2
 800421c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004220:	2302      	movs	r3, #2
 8004222:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004226:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800422a:	4618      	mov	r0, r3
 800422c:	f7fd fc08 	bl	8001a40 <HAL_RCC_OscConfig>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d001      	beq.n	800423a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8004236:	f000 f925 	bl	8004484 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800423a:	230f      	movs	r3, #15
 800423c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004240:	2303      	movs	r3, #3
 8004242:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004246:	2300      	movs	r3, #0
 8004248:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800424c:	2300      	movs	r3, #0
 800424e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004252:	2300      	movs	r3, #0
 8004254:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004258:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800425c:	2104      	movs	r1, #4
 800425e:	4618      	mov	r0, r3
 8004260:	f7fd ffd4 	bl	800220c <HAL_RCC_ClockConfig>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d001      	beq.n	800426e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800426a:	f000 f90b 	bl	8004484 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C2;
 800426e:	2381      	movs	r3, #129	; 0x81
 8004270:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004272:	2300      	movs	r3, #0
 8004274:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8004276:	2300      	movs	r3, #0
 8004278:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800427a:	463b      	mov	r3, r7
 800427c:	4618      	mov	r0, r3
 800427e:	f7fe f9c9 	bl	8002614 <HAL_RCCEx_PeriphCLKConfig>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8004288:	f000 f8fc 	bl	8004484 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800428c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004290:	f7fd fb80 	bl	8001994 <HAL_PWREx_ControlVoltageScaling>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d001      	beq.n	800429e <SystemClock_Config+0xea>
  {
    Error_Handler();
 800429a:	f000 f8f3 	bl	8004484 <Error_Handler>
  }
}
 800429e:	bf00      	nop
 80042a0:	37e0      	adds	r7, #224	; 0xe0
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
	...

080042a8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80042ac:	4b1b      	ldr	r3, [pc, #108]	; (800431c <MX_I2C2_Init+0x74>)
 80042ae:	4a1c      	ldr	r2, [pc, #112]	; (8004320 <MX_I2C2_Init+0x78>)
 80042b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80042b2:	4b1a      	ldr	r3, [pc, #104]	; (800431c <MX_I2C2_Init+0x74>)
 80042b4:	4a1b      	ldr	r2, [pc, #108]	; (8004324 <MX_I2C2_Init+0x7c>)
 80042b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80042b8:	4b18      	ldr	r3, [pc, #96]	; (800431c <MX_I2C2_Init+0x74>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042be:	4b17      	ldr	r3, [pc, #92]	; (800431c <MX_I2C2_Init+0x74>)
 80042c0:	2201      	movs	r2, #1
 80042c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80042c4:	4b15      	ldr	r3, [pc, #84]	; (800431c <MX_I2C2_Init+0x74>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80042ca:	4b14      	ldr	r3, [pc, #80]	; (800431c <MX_I2C2_Init+0x74>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80042d0:	4b12      	ldr	r3, [pc, #72]	; (800431c <MX_I2C2_Init+0x74>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80042d6:	4b11      	ldr	r3, [pc, #68]	; (800431c <MX_I2C2_Init+0x74>)
 80042d8:	2200      	movs	r2, #0
 80042da:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80042dc:	4b0f      	ldr	r3, [pc, #60]	; (800431c <MX_I2C2_Init+0x74>)
 80042de:	2200      	movs	r2, #0
 80042e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80042e2:	480e      	ldr	r0, [pc, #56]	; (800431c <MX_I2C2_Init+0x74>)
 80042e4:	f7fc fda8 	bl	8000e38 <HAL_I2C_Init>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d001      	beq.n	80042f2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80042ee:	f000 f8c9 	bl	8004484 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80042f2:	2100      	movs	r1, #0
 80042f4:	4809      	ldr	r0, [pc, #36]	; (800431c <MX_I2C2_Init+0x74>)
 80042f6:	f7fd faa7 	bl	8001848 <HAL_I2CEx_ConfigAnalogFilter>
 80042fa:	4603      	mov	r3, r0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d001      	beq.n	8004304 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8004300:	f000 f8c0 	bl	8004484 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8004304:	2100      	movs	r1, #0
 8004306:	4805      	ldr	r0, [pc, #20]	; (800431c <MX_I2C2_Init+0x74>)
 8004308:	f7fd fae9 	bl	80018de <HAL_I2CEx_ConfigDigitalFilter>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d001      	beq.n	8004316 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8004312:	f000 f8b7 	bl	8004484 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004316:	bf00      	nop
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	20000154 	.word	0x20000154
 8004320:	40005800 	.word	0x40005800
 8004324:	10909cec 	.word	0x10909cec

08004328 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800432c:	4b14      	ldr	r3, [pc, #80]	; (8004380 <MX_USART1_UART_Init+0x58>)
 800432e:	4a15      	ldr	r2, [pc, #84]	; (8004384 <MX_USART1_UART_Init+0x5c>)
 8004330:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004332:	4b13      	ldr	r3, [pc, #76]	; (8004380 <MX_USART1_UART_Init+0x58>)
 8004334:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004338:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800433a:	4b11      	ldr	r3, [pc, #68]	; (8004380 <MX_USART1_UART_Init+0x58>)
 800433c:	2200      	movs	r2, #0
 800433e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004340:	4b0f      	ldr	r3, [pc, #60]	; (8004380 <MX_USART1_UART_Init+0x58>)
 8004342:	2200      	movs	r2, #0
 8004344:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004346:	4b0e      	ldr	r3, [pc, #56]	; (8004380 <MX_USART1_UART_Init+0x58>)
 8004348:	2200      	movs	r2, #0
 800434a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800434c:	4b0c      	ldr	r3, [pc, #48]	; (8004380 <MX_USART1_UART_Init+0x58>)
 800434e:	220c      	movs	r2, #12
 8004350:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004352:	4b0b      	ldr	r3, [pc, #44]	; (8004380 <MX_USART1_UART_Init+0x58>)
 8004354:	2200      	movs	r2, #0
 8004356:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004358:	4b09      	ldr	r3, [pc, #36]	; (8004380 <MX_USART1_UART_Init+0x58>)
 800435a:	2200      	movs	r2, #0
 800435c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800435e:	4b08      	ldr	r3, [pc, #32]	; (8004380 <MX_USART1_UART_Init+0x58>)
 8004360:	2200      	movs	r2, #0
 8004362:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004364:	4b06      	ldr	r3, [pc, #24]	; (8004380 <MX_USART1_UART_Init+0x58>)
 8004366:	2200      	movs	r2, #0
 8004368:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800436a:	4805      	ldr	r0, [pc, #20]	; (8004380 <MX_USART1_UART_Init+0x58>)
 800436c:	f7fe fe02 	bl	8002f74 <HAL_UART_Init>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004376:	f000 f885 	bl	8004484 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800437a:	bf00      	nop
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	200001a0 	.word	0x200001a0
 8004384:	40013800 	.word	0x40013800

08004388 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b08a      	sub	sp, #40	; 0x28
 800438c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800438e:	f107 0314 	add.w	r3, r7, #20
 8004392:	2200      	movs	r2, #0
 8004394:	601a      	str	r2, [r3, #0]
 8004396:	605a      	str	r2, [r3, #4]
 8004398:	609a      	str	r2, [r3, #8]
 800439a:	60da      	str	r2, [r3, #12]
 800439c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800439e:	4b34      	ldr	r3, [pc, #208]	; (8004470 <MX_GPIO_Init+0xe8>)
 80043a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043a2:	4a33      	ldr	r2, [pc, #204]	; (8004470 <MX_GPIO_Init+0xe8>)
 80043a4:	f043 0310 	orr.w	r3, r3, #16
 80043a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80043aa:	4b31      	ldr	r3, [pc, #196]	; (8004470 <MX_GPIO_Init+0xe8>)
 80043ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ae:	f003 0310 	and.w	r3, r3, #16
 80043b2:	613b      	str	r3, [r7, #16]
 80043b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80043b6:	4b2e      	ldr	r3, [pc, #184]	; (8004470 <MX_GPIO_Init+0xe8>)
 80043b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ba:	4a2d      	ldr	r2, [pc, #180]	; (8004470 <MX_GPIO_Init+0xe8>)
 80043bc:	f043 0304 	orr.w	r3, r3, #4
 80043c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80043c2:	4b2b      	ldr	r3, [pc, #172]	; (8004470 <MX_GPIO_Init+0xe8>)
 80043c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043c6:	f003 0304 	and.w	r3, r3, #4
 80043ca:	60fb      	str	r3, [r7, #12]
 80043cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80043ce:	4b28      	ldr	r3, [pc, #160]	; (8004470 <MX_GPIO_Init+0xe8>)
 80043d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043d2:	4a27      	ldr	r2, [pc, #156]	; (8004470 <MX_GPIO_Init+0xe8>)
 80043d4:	f043 0302 	orr.w	r3, r3, #2
 80043d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80043da:	4b25      	ldr	r3, [pc, #148]	; (8004470 <MX_GPIO_Init+0xe8>)
 80043dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043de:	f003 0302 	and.w	r3, r3, #2
 80043e2:	60bb      	str	r3, [r7, #8]
 80043e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80043e6:	4b22      	ldr	r3, [pc, #136]	; (8004470 <MX_GPIO_Init+0xe8>)
 80043e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ea:	4a21      	ldr	r2, [pc, #132]	; (8004470 <MX_GPIO_Init+0xe8>)
 80043ec:	f043 0301 	orr.w	r3, r3, #1
 80043f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80043f2:	4b1f      	ldr	r3, [pc, #124]	; (8004470 <MX_GPIO_Init+0xe8>)
 80043f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043f6:	f003 0301 	and.w	r3, r3, #1
 80043fa:	607b      	str	r3, [r7, #4]
 80043fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80043fe:	2200      	movs	r2, #0
 8004400:	2108      	movs	r1, #8
 8004402:	481c      	ldr	r0, [pc, #112]	; (8004474 <MX_GPIO_Init+0xec>)
 8004404:	f7fc fd00 	bl	8000e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8004408:	2200      	movs	r2, #0
 800440a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800440e:	481a      	ldr	r0, [pc, #104]	; (8004478 <MX_GPIO_Init+0xf0>)
 8004410:	f7fc fcfa 	bl	8000e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8004414:	2308      	movs	r3, #8
 8004416:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004418:	2301      	movs	r3, #1
 800441a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800441c:	2300      	movs	r3, #0
 800441e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004420:	2300      	movs	r3, #0
 8004422:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8004424:	f107 0314 	add.w	r3, r7, #20
 8004428:	4619      	mov	r1, r3
 800442a:	4812      	ldr	r0, [pc, #72]	; (8004474 <MX_GPIO_Init+0xec>)
 800442c:	f7fc fa50 	bl	80008d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8004430:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004434:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004436:	4b11      	ldr	r3, [pc, #68]	; (800447c <MX_GPIO_Init+0xf4>)
 8004438:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800443a:	2300      	movs	r3, #0
 800443c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800443e:	f107 0314 	add.w	r3, r7, #20
 8004442:	4619      	mov	r1, r3
 8004444:	480e      	ldr	r0, [pc, #56]	; (8004480 <MX_GPIO_Init+0xf8>)
 8004446:	f7fc fa43 	bl	80008d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800444a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800444e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004450:	2301      	movs	r3, #1
 8004452:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004454:	2300      	movs	r3, #0
 8004456:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004458:	2300      	movs	r3, #0
 800445a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800445c:	f107 0314 	add.w	r3, r7, #20
 8004460:	4619      	mov	r1, r3
 8004462:	4805      	ldr	r0, [pc, #20]	; (8004478 <MX_GPIO_Init+0xf0>)
 8004464:	f7fc fa34 	bl	80008d0 <HAL_GPIO_Init>

}
 8004468:	bf00      	nop
 800446a:	3728      	adds	r7, #40	; 0x28
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	40021000 	.word	0x40021000
 8004474:	48001000 	.word	0x48001000
 8004478:	48000400 	.word	0x48000400
 800447c:	10110000 	.word	0x10110000
 8004480:	48000800 	.word	0x48000800

08004484 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004484:	b480      	push	{r7}
 8004486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004488:	bf00      	nop
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
	...

08004494 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b08a      	sub	sp, #40	; 0x28
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800449c:	4b27      	ldr	r3, [pc, #156]	; (800453c <I2Cx_MspInit+0xa8>)
 800449e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044a0:	4a26      	ldr	r2, [pc, #152]	; (800453c <I2Cx_MspInit+0xa8>)
 80044a2:	f043 0302 	orr.w	r3, r3, #2
 80044a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80044a8:	4b24      	ldr	r3, [pc, #144]	; (800453c <I2Cx_MspInit+0xa8>)
 80044aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	613b      	str	r3, [r7, #16]
 80044b2:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80044b4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80044b8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80044ba:	2312      	movs	r3, #18
 80044bc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80044be:	2301      	movs	r3, #1
 80044c0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044c2:	2303      	movs	r3, #3
 80044c4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80044c6:	2304      	movs	r3, #4
 80044c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80044ca:	f107 0314 	add.w	r3, r7, #20
 80044ce:	4619      	mov	r1, r3
 80044d0:	481b      	ldr	r0, [pc, #108]	; (8004540 <I2Cx_MspInit+0xac>)
 80044d2:	f7fc f9fd 	bl	80008d0 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80044d6:	f107 0314 	add.w	r3, r7, #20
 80044da:	4619      	mov	r1, r3
 80044dc:	4818      	ldr	r0, [pc, #96]	; (8004540 <I2Cx_MspInit+0xac>)
 80044de:	f7fc f9f7 	bl	80008d0 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80044e2:	4b16      	ldr	r3, [pc, #88]	; (800453c <I2Cx_MspInit+0xa8>)
 80044e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044e6:	4a15      	ldr	r2, [pc, #84]	; (800453c <I2Cx_MspInit+0xa8>)
 80044e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80044ec:	6593      	str	r3, [r2, #88]	; 0x58
 80044ee:	4b13      	ldr	r3, [pc, #76]	; (800453c <I2Cx_MspInit+0xa8>)
 80044f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044f6:	60fb      	str	r3, [r7, #12]
 80044f8:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80044fa:	4b10      	ldr	r3, [pc, #64]	; (800453c <I2Cx_MspInit+0xa8>)
 80044fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044fe:	4a0f      	ldr	r2, [pc, #60]	; (800453c <I2Cx_MspInit+0xa8>)
 8004500:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004504:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8004506:	4b0d      	ldr	r3, [pc, #52]	; (800453c <I2Cx_MspInit+0xa8>)
 8004508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800450a:	4a0c      	ldr	r2, [pc, #48]	; (800453c <I2Cx_MspInit+0xa8>)
 800450c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004510:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8004512:	2200      	movs	r2, #0
 8004514:	210f      	movs	r1, #15
 8004516:	2021      	movs	r0, #33	; 0x21
 8004518:	f7fc f9a3 	bl	8000862 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800451c:	2021      	movs	r0, #33	; 0x21
 800451e:	f7fc f9bc 	bl	800089a <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8004522:	2200      	movs	r2, #0
 8004524:	210f      	movs	r1, #15
 8004526:	2022      	movs	r0, #34	; 0x22
 8004528:	f7fc f99b 	bl	8000862 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800452c:	2022      	movs	r0, #34	; 0x22
 800452e:	f7fc f9b4 	bl	800089a <HAL_NVIC_EnableIRQ>
}
 8004532:	bf00      	nop
 8004534:	3728      	adds	r7, #40	; 0x28
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	40021000 	.word	0x40021000
 8004540:	48000400 	.word	0x48000400

08004544 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a12      	ldr	r2, [pc, #72]	; (8004598 <I2Cx_Init+0x54>)
 8004550:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a11      	ldr	r2, [pc, #68]	; (800459c <I2Cx_Init+0x58>)
 8004556:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2201      	movs	r2, #1
 8004562:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f7ff ff89 	bl	8004494 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f7fc fc58 	bl	8000e38 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8004588:	2100      	movs	r1, #0
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f7fd f95c 	bl	8001848 <HAL_I2CEx_ConfigAnalogFilter>
}
 8004590:	bf00      	nop
 8004592:	3708      	adds	r7, #8
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}
 8004598:	40005800 	.word	0x40005800
 800459c:	00702681 	.word	0x00702681

080045a0 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b08a      	sub	sp, #40	; 0x28
 80045a4:	af04      	add	r7, sp, #16
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	4608      	mov	r0, r1
 80045aa:	4611      	mov	r1, r2
 80045ac:	461a      	mov	r2, r3
 80045ae:	4603      	mov	r3, r0
 80045b0:	72fb      	strb	r3, [r7, #11]
 80045b2:	460b      	mov	r3, r1
 80045b4:	813b      	strh	r3, [r7, #8]
 80045b6:	4613      	mov	r3, r2
 80045b8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80045ba:	2300      	movs	r3, #0
 80045bc:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80045be:	7afb      	ldrb	r3, [r7, #11]
 80045c0:	b299      	uxth	r1, r3
 80045c2:	88f8      	ldrh	r0, [r7, #6]
 80045c4:	893a      	ldrh	r2, [r7, #8]
 80045c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80045ca:	9302      	str	r3, [sp, #8]
 80045cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80045ce:	9301      	str	r3, [sp, #4]
 80045d0:	6a3b      	ldr	r3, [r7, #32]
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	4603      	mov	r3, r0
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	f7fc fe00 	bl	80011dc <HAL_I2C_Mem_Read>
 80045dc:	4603      	mov	r3, r0
 80045de:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80045e0:	7dfb      	ldrb	r3, [r7, #23]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d004      	beq.n	80045f0 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 80045e6:	7afb      	ldrb	r3, [r7, #11]
 80045e8:	4619      	mov	r1, r3
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f000 f832 	bl	8004654 <I2Cx_Error>
  }
  return status;
 80045f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3718      	adds	r7, #24
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}

080045fa <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b08a      	sub	sp, #40	; 0x28
 80045fe:	af04      	add	r7, sp, #16
 8004600:	60f8      	str	r0, [r7, #12]
 8004602:	4608      	mov	r0, r1
 8004604:	4611      	mov	r1, r2
 8004606:	461a      	mov	r2, r3
 8004608:	4603      	mov	r3, r0
 800460a:	72fb      	strb	r3, [r7, #11]
 800460c:	460b      	mov	r3, r1
 800460e:	813b      	strh	r3, [r7, #8]
 8004610:	4613      	mov	r3, r2
 8004612:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004614:	2300      	movs	r3, #0
 8004616:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004618:	7afb      	ldrb	r3, [r7, #11]
 800461a:	b299      	uxth	r1, r3
 800461c:	88f8      	ldrh	r0, [r7, #6]
 800461e:	893a      	ldrh	r2, [r7, #8]
 8004620:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004624:	9302      	str	r3, [sp, #8]
 8004626:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004628:	9301      	str	r3, [sp, #4]
 800462a:	6a3b      	ldr	r3, [r7, #32]
 800462c:	9300      	str	r3, [sp, #0]
 800462e:	4603      	mov	r3, r0
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f7fc fcbf 	bl	8000fb4 <HAL_I2C_Mem_Write>
 8004636:	4603      	mov	r3, r0
 8004638:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800463a:	7dfb      	ldrb	r3, [r7, #23]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d004      	beq.n	800464a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004640:	7afb      	ldrb	r3, [r7, #11]
 8004642:	4619      	mov	r1, r3
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f000 f805 	bl	8004654 <I2Cx_Error>
  }
  return status;
 800464a:	7dfb      	ldrb	r3, [r7, #23]
}
 800464c:	4618      	mov	r0, r3
 800464e:	3718      	adds	r7, #24
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b082      	sub	sp, #8
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	460b      	mov	r3, r1
 800465e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f7fc fc78 	bl	8000f56 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f7ff ff6c 	bl	8004544 <I2Cx_Init>
}
 800466c:	bf00      	nop
 800466e:	3708      	adds	r7, #8
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}

08004674 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8004678:	4802      	ldr	r0, [pc, #8]	; (8004684 <SENSOR_IO_Init+0x10>)
 800467a:	f7ff ff63 	bl	8004544 <I2Cx_Init>
}
 800467e:	bf00      	nop
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	200002a0 	.word	0x200002a0

08004688 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af02      	add	r7, sp, #8
 800468e:	4603      	mov	r3, r0
 8004690:	71fb      	strb	r3, [r7, #7]
 8004692:	460b      	mov	r3, r1
 8004694:	71bb      	strb	r3, [r7, #6]
 8004696:	4613      	mov	r3, r2
 8004698:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800469a:	79bb      	ldrb	r3, [r7, #6]
 800469c:	b29a      	uxth	r2, r3
 800469e:	79f9      	ldrb	r1, [r7, #7]
 80046a0:	2301      	movs	r3, #1
 80046a2:	9301      	str	r3, [sp, #4]
 80046a4:	1d7b      	adds	r3, r7, #5
 80046a6:	9300      	str	r3, [sp, #0]
 80046a8:	2301      	movs	r3, #1
 80046aa:	4803      	ldr	r0, [pc, #12]	; (80046b8 <SENSOR_IO_Write+0x30>)
 80046ac:	f7ff ffa5 	bl	80045fa <I2Cx_WriteMultiple>
}
 80046b0:	bf00      	nop
 80046b2:	3708      	adds	r7, #8
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	200002a0 	.word	0x200002a0

080046bc <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b086      	sub	sp, #24
 80046c0:	af02      	add	r7, sp, #8
 80046c2:	4603      	mov	r3, r0
 80046c4:	460a      	mov	r2, r1
 80046c6:	71fb      	strb	r3, [r7, #7]
 80046c8:	4613      	mov	r3, r2
 80046ca:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80046cc:	2300      	movs	r3, #0
 80046ce:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80046d0:	79bb      	ldrb	r3, [r7, #6]
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	79f9      	ldrb	r1, [r7, #7]
 80046d6:	2301      	movs	r3, #1
 80046d8:	9301      	str	r3, [sp, #4]
 80046da:	f107 030f 	add.w	r3, r7, #15
 80046de:	9300      	str	r3, [sp, #0]
 80046e0:	2301      	movs	r3, #1
 80046e2:	4804      	ldr	r0, [pc, #16]	; (80046f4 <SENSOR_IO_Read+0x38>)
 80046e4:	f7ff ff5c 	bl	80045a0 <I2Cx_ReadMultiple>

  return read_value;
 80046e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3710      	adds	r7, #16
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	200002a0 	.word	0x200002a0

080046f8 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af02      	add	r7, sp, #8
 80046fe:	603a      	str	r2, [r7, #0]
 8004700:	461a      	mov	r2, r3
 8004702:	4603      	mov	r3, r0
 8004704:	71fb      	strb	r3, [r7, #7]
 8004706:	460b      	mov	r3, r1
 8004708:	71bb      	strb	r3, [r7, #6]
 800470a:	4613      	mov	r3, r2
 800470c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800470e:	79bb      	ldrb	r3, [r7, #6]
 8004710:	b29a      	uxth	r2, r3
 8004712:	79f9      	ldrb	r1, [r7, #7]
 8004714:	88bb      	ldrh	r3, [r7, #4]
 8004716:	9301      	str	r3, [sp, #4]
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	9300      	str	r3, [sp, #0]
 800471c:	2301      	movs	r3, #1
 800471e:	4804      	ldr	r0, [pc, #16]	; (8004730 <SENSOR_IO_ReadMultiple+0x38>)
 8004720:	f7ff ff3e 	bl	80045a0 <I2Cx_ReadMultiple>
 8004724:	4603      	mov	r3, r0
 8004726:	b29b      	uxth	r3, r3
}
 8004728:	4618      	mov	r0, r3
 800472a:	3708      	adds	r7, #8
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	200002a0 	.word	0x200002a0

08004734 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 800473a:	2300      	movs	r3, #0
 800473c:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800473e:	2300      	movs	r3, #0
 8004740:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8004742:	4b19      	ldr	r3, [pc, #100]	; (80047a8 <BSP_ACCELERO_Init+0x74>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	4798      	blx	r3
 8004748:	4603      	mov	r3, r0
 800474a:	2b6a      	cmp	r3, #106	; 0x6a
 800474c:	d002      	beq.n	8004754 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	73fb      	strb	r3, [r7, #15]
 8004752:	e024      	b.n	800479e <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8004754:	4b15      	ldr	r3, [pc, #84]	; (80047ac <BSP_ACCELERO_Init+0x78>)
 8004756:	4a14      	ldr	r2, [pc, #80]	; (80047a8 <BSP_ACCELERO_Init+0x74>)
 8004758:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 800475a:	2330      	movs	r3, #48	; 0x30
 800475c:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800475e:	2300      	movs	r3, #0
 8004760:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8004762:	2300      	movs	r3, #0
 8004764:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8004766:	2340      	movs	r3, #64	; 0x40
 8004768:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 800476a:	2300      	movs	r3, #0
 800476c:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 800476e:	2300      	movs	r3, #0
 8004770:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8004772:	797a      	ldrb	r2, [r7, #5]
 8004774:	7abb      	ldrb	r3, [r7, #10]
 8004776:	4313      	orrs	r3, r2
 8004778:	b2db      	uxtb	r3, r3
 800477a:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 800477c:	7a3b      	ldrb	r3, [r7, #8]
 800477e:	f043 0304 	orr.w	r3, r3, #4
 8004782:	b2db      	uxtb	r3, r3
 8004784:	021b      	lsls	r3, r3, #8
 8004786:	b21a      	sxth	r2, r3
 8004788:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800478c:	4313      	orrs	r3, r2
 800478e:	b21b      	sxth	r3, r3
 8004790:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8004792:	4b06      	ldr	r3, [pc, #24]	; (80047ac <BSP_ACCELERO_Init+0x78>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	89ba      	ldrh	r2, [r7, #12]
 800479a:	4610      	mov	r0, r2
 800479c:	4798      	blx	r3
  }  

  return ret;
 800479e:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3710      	adds	r7, #16
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	20000048 	.word	0x20000048
 80047ac:	20000134 	.word	0x20000134

080047b0 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 80047b8:	4b08      	ldr	r3, [pc, #32]	; (80047dc <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d009      	beq.n	80047d4 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 80047c0:	4b06      	ldr	r3, [pc, #24]	; (80047dc <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d004      	beq.n	80047d4 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80047ca:	4b04      	ldr	r3, [pc, #16]	; (80047dc <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	4798      	blx	r3
    }
  }
}
 80047d4:	bf00      	nop
 80047d6:	3708      	adds	r7, #8
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	20000134 	.word	0x20000134

080047e0 <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80047ea:	2300      	movs	r3, #0
 80047ec:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80047ee:	4b1b      	ldr	r3, [pc, #108]	; (800485c <BSP_GYRO_Init+0x7c>)
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	4798      	blx	r3
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b6a      	cmp	r3, #106	; 0x6a
 80047f8:	d002      	beq.n	8004800 <BSP_GYRO_Init+0x20>
  {
    ret = GYRO_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	73fb      	strb	r3, [r7, #15]
 80047fe:	e028      	b.n	8004852 <BSP_GYRO_Init+0x72>
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 8004800:	4b17      	ldr	r3, [pc, #92]	; (8004860 <BSP_GYRO_Init+0x80>)
 8004802:	4a16      	ldr	r2, [pc, #88]	; (800485c <BSP_GYRO_Init+0x7c>)
 8004804:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    LSM6DSL_InitStructure.Power_Mode = 0;
 8004806:	2300      	movs	r3, #0
 8004808:	713b      	strb	r3, [r7, #4]
    LSM6DSL_InitStructure.Output_DataRate = LSM6DSL_ODR_52Hz;
 800480a:	2330      	movs	r3, #48	; 0x30
 800480c:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800480e:	2300      	movs	r3, #0
 8004810:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.Band_Width = 0;
 8004812:	2300      	movs	r3, #0
 8004814:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8004816:	2340      	movs	r3, #64	; 0x40
 8004818:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.Endianness = 0;
 800481a:	2300      	movs	r3, #0
 800481c:	727b      	strb	r3, [r7, #9]
    LSM6DSL_InitStructure.Full_Scale = LSM6DSL_GYRO_FS_2000; 
 800481e:	230c      	movs	r3, #12
 8004820:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, full scale  */
    ctrl = (LSM6DSL_InitStructure.Full_Scale | LSM6DSL_InitStructure.Output_DataRate);
 8004822:	7aba      	ldrb	r2, [r7, #10]
 8004824:	797b      	ldrb	r3, [r7, #5]
 8004826:	4313      	orrs	r3, r2
 8004828:	b2db      	uxtb	r3, r3
 800482a:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 800482c:	7a3b      	ldrb	r3, [r7, #8]
 800482e:	f043 0304 	orr.w	r3, r3, #4
 8004832:	b2db      	uxtb	r3, r3
 8004834:	021b      	lsls	r3, r3, #8
 8004836:	b21a      	sxth	r2, r3
 8004838:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800483c:	4313      	orrs	r3, r2
 800483e:	b21b      	sxth	r3, r3
 8004840:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 8004842:	4b07      	ldr	r3, [pc, #28]	; (8004860 <BSP_GYRO_Init+0x80>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	89ba      	ldrh	r2, [r7, #12]
 800484a:	4610      	mov	r0, r2
 800484c:	4798      	blx	r3
    
    ret = GYRO_OK;
 800484e:	2300      	movs	r3, #0
 8004850:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8004852:	7bfb      	ldrb	r3, [r7, #15]
}
 8004854:	4618      	mov	r0, r3
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	2000007c 	.word	0x2000007c
 8004860:	20000138 	.word	0x20000138

08004864 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b082      	sub	sp, #8
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv != NULL)
 800486c:	4b08      	ldr	r3, [pc, #32]	; (8004890 <BSP_GYRO_GetXYZ+0x2c>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d009      	beq.n	8004888 <BSP_GYRO_GetXYZ+0x24>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 8004874:	4b06      	ldr	r3, [pc, #24]	; (8004890 <BSP_GYRO_GetXYZ+0x2c>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800487a:	2b00      	cmp	r3, #0
 800487c:	d004      	beq.n	8004888 <BSP_GYRO_GetXYZ+0x24>
    {
      GyroscopeDrv->GetXYZ(pfData);
 800487e:	4b04      	ldr	r3, [pc, #16]	; (8004890 <BSP_GYRO_GetXYZ+0x2c>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	4798      	blx	r3
    }
  }
}
 8004888:	bf00      	nop
 800488a:	3708      	adds	r7, #8
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	20000138 	.word	0x20000138

08004894 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 800489a:	4b0c      	ldr	r3, [pc, #48]	; (80048cc <BSP_HSENSOR_Init+0x38>)
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	20be      	movs	r0, #190	; 0xbe
 80048a0:	4798      	blx	r3
 80048a2:	4603      	mov	r3, r0
 80048a4:	2bbc      	cmp	r3, #188	; 0xbc
 80048a6:	d002      	beq.n	80048ae <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	607b      	str	r3, [r7, #4]
 80048ac:	e009      	b.n	80048c2 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 80048ae:	4b08      	ldr	r3, [pc, #32]	; (80048d0 <BSP_HSENSOR_Init+0x3c>)
 80048b0:	4a06      	ldr	r2, [pc, #24]	; (80048cc <BSP_HSENSOR_Init+0x38>)
 80048b2:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 80048b4:	4b06      	ldr	r3, [pc, #24]	; (80048d0 <BSP_HSENSOR_Init+0x3c>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	20be      	movs	r0, #190	; 0xbe
 80048bc:	4798      	blx	r3
    ret = HSENSOR_OK;
 80048be:	2300      	movs	r3, #0
 80048c0:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 80048c2:	687b      	ldr	r3, [r7, #4]
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3708      	adds	r7, #8
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	20000008 	.word	0x20000008
 80048d0:	2000013c 	.word	0x2000013c

080048d4 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 80048d4:	b580      	push	{r7, lr}
 80048d6:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 80048d8:	4b04      	ldr	r3, [pc, #16]	; (80048ec <BSP_HSENSOR_ReadHumidity+0x18>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	20be      	movs	r0, #190	; 0xbe
 80048e0:	4798      	blx	r3
 80048e2:	eef0 7a40 	vmov.f32	s15, s0
}
 80048e6:	eeb0 0a67 	vmov.f32	s0, s15
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	2000013c 	.word	0x2000013c

080048f0 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b082      	sub	sp, #8
 80048f4:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 80048f6:	2300      	movs	r3, #0
 80048f8:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 80048fa:	4b11      	ldr	r3, [pc, #68]	; (8004940 <BSP_MAGNETO_Init+0x50>)
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	4798      	blx	r3
 8004900:	4603      	mov	r3, r0
 8004902:	2b3d      	cmp	r3, #61	; 0x3d
 8004904:	d002      	beq.n	800490c <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	71fb      	strb	r3, [r7, #7]
 800490a:	e013      	b.n	8004934 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 800490c:	4b0d      	ldr	r3, [pc, #52]	; (8004944 <BSP_MAGNETO_Init+0x54>)
 800490e:	4a0c      	ldr	r2, [pc, #48]	; (8004940 <BSP_MAGNETO_Init+0x50>)
 8004910:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8004912:	2358      	movs	r3, #88	; 0x58
 8004914:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8004916:	2300      	movs	r3, #0
 8004918:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 800491a:	2300      	movs	r3, #0
 800491c:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 800491e:	2308      	movs	r3, #8
 8004920:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8004922:	2340      	movs	r3, #64	; 0x40
 8004924:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 8004926:	4b07      	ldr	r3, [pc, #28]	; (8004944 <BSP_MAGNETO_Init+0x54>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	463a      	mov	r2, r7
 800492e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004932:	4798      	blx	r3
  } 

  return ret;  
 8004934:	79fb      	ldrb	r3, [r7, #7]
}
 8004936:	4618      	mov	r0, r3
 8004938:	3708      	adds	r7, #8
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	20000014 	.word	0x20000014
 8004944:	20000140 	.word	0x20000140

08004948 <BSP_MAGNETO_GetXYZ>:
  * @brief  Get XYZ magnetometer values.
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  if(MagnetoDrv != NULL)
 8004950:	4b08      	ldr	r3, [pc, #32]	; (8004974 <BSP_MAGNETO_GetXYZ+0x2c>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d009      	beq.n	800496c <BSP_MAGNETO_GetXYZ+0x24>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 8004958:	4b06      	ldr	r3, [pc, #24]	; (8004974 <BSP_MAGNETO_GetXYZ+0x2c>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800495e:	2b00      	cmp	r3, #0
 8004960:	d004      	beq.n	800496c <BSP_MAGNETO_GetXYZ+0x24>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 8004962:	4b04      	ldr	r3, [pc, #16]	; (8004974 <BSP_MAGNETO_GetXYZ+0x2c>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	4798      	blx	r3
    }
  }
}
 800496c:	bf00      	nop
 800496e:	3708      	adds	r7, #8
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	20000140 	.word	0x20000140

08004978 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800497e:	4b0f      	ldr	r3, [pc, #60]	; (80049bc <HAL_MspInit+0x44>)
 8004980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004982:	4a0e      	ldr	r2, [pc, #56]	; (80049bc <HAL_MspInit+0x44>)
 8004984:	f043 0301 	orr.w	r3, r3, #1
 8004988:	6613      	str	r3, [r2, #96]	; 0x60
 800498a:	4b0c      	ldr	r3, [pc, #48]	; (80049bc <HAL_MspInit+0x44>)
 800498c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	607b      	str	r3, [r7, #4]
 8004994:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004996:	4b09      	ldr	r3, [pc, #36]	; (80049bc <HAL_MspInit+0x44>)
 8004998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800499a:	4a08      	ldr	r2, [pc, #32]	; (80049bc <HAL_MspInit+0x44>)
 800499c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049a0:	6593      	str	r3, [r2, #88]	; 0x58
 80049a2:	4b06      	ldr	r3, [pc, #24]	; (80049bc <HAL_MspInit+0x44>)
 80049a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049aa:	603b      	str	r3, [r7, #0]
 80049ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80049ae:	bf00      	nop
 80049b0:	370c      	adds	r7, #12
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	40021000 	.word	0x40021000

080049c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b08a      	sub	sp, #40	; 0x28
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049c8:	f107 0314 	add.w	r3, r7, #20
 80049cc:	2200      	movs	r2, #0
 80049ce:	601a      	str	r2, [r3, #0]
 80049d0:	605a      	str	r2, [r3, #4]
 80049d2:	609a      	str	r2, [r3, #8]
 80049d4:	60da      	str	r2, [r3, #12]
 80049d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a17      	ldr	r2, [pc, #92]	; (8004a3c <HAL_I2C_MspInit+0x7c>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d128      	bne.n	8004a34 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049e2:	4b17      	ldr	r3, [pc, #92]	; (8004a40 <HAL_I2C_MspInit+0x80>)
 80049e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049e6:	4a16      	ldr	r2, [pc, #88]	; (8004a40 <HAL_I2C_MspInit+0x80>)
 80049e8:	f043 0302 	orr.w	r3, r3, #2
 80049ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049ee:	4b14      	ldr	r3, [pc, #80]	; (8004a40 <HAL_I2C_MspInit+0x80>)
 80049f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049f2:	f003 0302 	and.w	r3, r3, #2
 80049f6:	613b      	str	r3, [r7, #16]
 80049f8:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80049fa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80049fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a00:	2312      	movs	r3, #18
 8004a02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a04:	2301      	movs	r3, #1
 8004a06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004a0c:	2304      	movs	r3, #4
 8004a0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a10:	f107 0314 	add.w	r3, r7, #20
 8004a14:	4619      	mov	r1, r3
 8004a16:	480b      	ldr	r0, [pc, #44]	; (8004a44 <HAL_I2C_MspInit+0x84>)
 8004a18:	f7fb ff5a 	bl	80008d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004a1c:	4b08      	ldr	r3, [pc, #32]	; (8004a40 <HAL_I2C_MspInit+0x80>)
 8004a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a20:	4a07      	ldr	r2, [pc, #28]	; (8004a40 <HAL_I2C_MspInit+0x80>)
 8004a22:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004a26:	6593      	str	r3, [r2, #88]	; 0x58
 8004a28:	4b05      	ldr	r3, [pc, #20]	; (8004a40 <HAL_I2C_MspInit+0x80>)
 8004a2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a30:	60fb      	str	r3, [r7, #12]
 8004a32:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004a34:	bf00      	nop
 8004a36:	3728      	adds	r7, #40	; 0x28
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	40005800 	.word	0x40005800
 8004a40:	40021000 	.word	0x40021000
 8004a44:	48000400 	.word	0x48000400

08004a48 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b082      	sub	sp, #8
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a0b      	ldr	r2, [pc, #44]	; (8004a84 <HAL_I2C_MspDeInit+0x3c>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d10f      	bne.n	8004a7a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8004a5a:	4b0b      	ldr	r3, [pc, #44]	; (8004a88 <HAL_I2C_MspDeInit+0x40>)
 8004a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a5e:	4a0a      	ldr	r2, [pc, #40]	; (8004a88 <HAL_I2C_MspDeInit+0x40>)
 8004a60:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004a64:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8004a66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004a6a:	4808      	ldr	r0, [pc, #32]	; (8004a8c <HAL_I2C_MspDeInit+0x44>)
 8004a6c:	f7fc f8d8 	bl	8000c20 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8004a70:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004a74:	4805      	ldr	r0, [pc, #20]	; (8004a8c <HAL_I2C_MspDeInit+0x44>)
 8004a76:	f7fc f8d3 	bl	8000c20 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8004a7a:	bf00      	nop
 8004a7c:	3708      	adds	r7, #8
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	40005800 	.word	0x40005800
 8004a88:	40021000 	.word	0x40021000
 8004a8c:	48000400 	.word	0x48000400

08004a90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b08a      	sub	sp, #40	; 0x28
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a98:	f107 0314 	add.w	r3, r7, #20
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	601a      	str	r2, [r3, #0]
 8004aa0:	605a      	str	r2, [r3, #4]
 8004aa2:	609a      	str	r2, [r3, #8]
 8004aa4:	60da      	str	r2, [r3, #12]
 8004aa6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a17      	ldr	r2, [pc, #92]	; (8004b0c <HAL_UART_MspInit+0x7c>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d127      	bne.n	8004b02 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004ab2:	4b17      	ldr	r3, [pc, #92]	; (8004b10 <HAL_UART_MspInit+0x80>)
 8004ab4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ab6:	4a16      	ldr	r2, [pc, #88]	; (8004b10 <HAL_UART_MspInit+0x80>)
 8004ab8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004abc:	6613      	str	r3, [r2, #96]	; 0x60
 8004abe:	4b14      	ldr	r3, [pc, #80]	; (8004b10 <HAL_UART_MspInit+0x80>)
 8004ac0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ac2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ac6:	613b      	str	r3, [r7, #16]
 8004ac8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004aca:	4b11      	ldr	r3, [pc, #68]	; (8004b10 <HAL_UART_MspInit+0x80>)
 8004acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ace:	4a10      	ldr	r2, [pc, #64]	; (8004b10 <HAL_UART_MspInit+0x80>)
 8004ad0:	f043 0302 	orr.w	r3, r3, #2
 8004ad4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ad6:	4b0e      	ldr	r3, [pc, #56]	; (8004b10 <HAL_UART_MspInit+0x80>)
 8004ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	60fb      	str	r3, [r7, #12]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004ae2:	23c0      	movs	r3, #192	; 0xc0
 8004ae4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aea:	2300      	movs	r3, #0
 8004aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004aee:	2303      	movs	r3, #3
 8004af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004af2:	2307      	movs	r3, #7
 8004af4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004af6:	f107 0314 	add.w	r3, r7, #20
 8004afa:	4619      	mov	r1, r3
 8004afc:	4805      	ldr	r0, [pc, #20]	; (8004b14 <HAL_UART_MspInit+0x84>)
 8004afe:	f7fb fee7 	bl	80008d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004b02:	bf00      	nop
 8004b04:	3728      	adds	r7, #40	; 0x28
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	40013800 	.word	0x40013800
 8004b10:	40021000 	.word	0x40021000
 8004b14:	48000400 	.word	0x48000400

08004b18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004b1c:	bf00      	nop
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr

08004b26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b26:	b480      	push	{r7}
 8004b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b2a:	e7fe      	b.n	8004b2a <HardFault_Handler+0x4>

08004b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b30:	e7fe      	b.n	8004b30 <MemManage_Handler+0x4>

08004b32 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b32:	b480      	push	{r7}
 8004b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b36:	e7fe      	b.n	8004b36 <BusFault_Handler+0x4>

08004b38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b3c:	e7fe      	b.n	8004b3c <UsageFault_Handler+0x4>

08004b3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004b3e:	b480      	push	{r7}
 8004b40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004b42:	bf00      	nop
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b50:	bf00      	nop
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr

08004b5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004b5a:	b480      	push	{r7}
 8004b5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004b5e:	bf00      	nop
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr

08004b68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004b6c:	f7fb fd5c 	bl	8000628 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004b70:	bf00      	nop
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b086      	sub	sp, #24
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b7c:	4a14      	ldr	r2, [pc, #80]	; (8004bd0 <_sbrk+0x5c>)
 8004b7e:	4b15      	ldr	r3, [pc, #84]	; (8004bd4 <_sbrk+0x60>)
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b88:	4b13      	ldr	r3, [pc, #76]	; (8004bd8 <_sbrk+0x64>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d102      	bne.n	8004b96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b90:	4b11      	ldr	r3, [pc, #68]	; (8004bd8 <_sbrk+0x64>)
 8004b92:	4a12      	ldr	r2, [pc, #72]	; (8004bdc <_sbrk+0x68>)
 8004b94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b96:	4b10      	ldr	r3, [pc, #64]	; (8004bd8 <_sbrk+0x64>)
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4413      	add	r3, r2
 8004b9e:	693a      	ldr	r2, [r7, #16]
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d207      	bcs.n	8004bb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ba4:	f000 f87c 	bl	8004ca0 <__errno>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	230c      	movs	r3, #12
 8004bac:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8004bae:	f04f 33ff 	mov.w	r3, #4294967295
 8004bb2:	e009      	b.n	8004bc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004bb4:	4b08      	ldr	r3, [pc, #32]	; (8004bd8 <_sbrk+0x64>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004bba:	4b07      	ldr	r3, [pc, #28]	; (8004bd8 <_sbrk+0x64>)
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4413      	add	r3, r2
 8004bc2:	4a05      	ldr	r2, [pc, #20]	; (8004bd8 <_sbrk+0x64>)
 8004bc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3718      	adds	r7, #24
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	20018000 	.word	0x20018000
 8004bd4:	00000400 	.word	0x00000400
 8004bd8:	20000144 	.word	0x20000144
 8004bdc:	200002f0 	.word	0x200002f0

08004be0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004be0:	b480      	push	{r7}
 8004be2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004be4:	4b17      	ldr	r3, [pc, #92]	; (8004c44 <SystemInit+0x64>)
 8004be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bea:	4a16      	ldr	r2, [pc, #88]	; (8004c44 <SystemInit+0x64>)
 8004bec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004bf0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004bf4:	4b14      	ldr	r3, [pc, #80]	; (8004c48 <SystemInit+0x68>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a13      	ldr	r2, [pc, #76]	; (8004c48 <SystemInit+0x68>)
 8004bfa:	f043 0301 	orr.w	r3, r3, #1
 8004bfe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004c00:	4b11      	ldr	r3, [pc, #68]	; (8004c48 <SystemInit+0x68>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004c06:	4b10      	ldr	r3, [pc, #64]	; (8004c48 <SystemInit+0x68>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a0f      	ldr	r2, [pc, #60]	; (8004c48 <SystemInit+0x68>)
 8004c0c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004c10:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004c14:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004c16:	4b0c      	ldr	r3, [pc, #48]	; (8004c48 <SystemInit+0x68>)
 8004c18:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004c1c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004c1e:	4b0a      	ldr	r3, [pc, #40]	; (8004c48 <SystemInit+0x68>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a09      	ldr	r2, [pc, #36]	; (8004c48 <SystemInit+0x68>)
 8004c24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c28:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004c2a:	4b07      	ldr	r3, [pc, #28]	; (8004c48 <SystemInit+0x68>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004c30:	4b04      	ldr	r3, [pc, #16]	; (8004c44 <SystemInit+0x64>)
 8004c32:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004c36:	609a      	str	r2, [r3, #8]
#endif
}
 8004c38:	bf00      	nop
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop
 8004c44:	e000ed00 	.word	0xe000ed00
 8004c48:	40021000 	.word	0x40021000

08004c4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004c4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004c84 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004c50:	f7ff ffc6 	bl	8004be0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004c54:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004c56:	e003      	b.n	8004c60 <LoopCopyDataInit>

08004c58 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004c58:	4b0b      	ldr	r3, [pc, #44]	; (8004c88 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004c5a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004c5c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004c5e:	3104      	adds	r1, #4

08004c60 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004c60:	480a      	ldr	r0, [pc, #40]	; (8004c8c <LoopForever+0xa>)
	ldr	r3, =_edata
 8004c62:	4b0b      	ldr	r3, [pc, #44]	; (8004c90 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004c64:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004c66:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004c68:	d3f6      	bcc.n	8004c58 <CopyDataInit>
	ldr	r2, =_sbss
 8004c6a:	4a0a      	ldr	r2, [pc, #40]	; (8004c94 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004c6c:	e002      	b.n	8004c74 <LoopFillZerobss>

08004c6e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004c6e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004c70:	f842 3b04 	str.w	r3, [r2], #4

08004c74 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004c74:	4b08      	ldr	r3, [pc, #32]	; (8004c98 <LoopForever+0x16>)
	cmp	r2, r3
 8004c76:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004c78:	d3f9      	bcc.n	8004c6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004c7a:	f000 f817 	bl	8004cac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004c7e:	f7ff fa4f 	bl	8004120 <main>

08004c82 <LoopForever>:

LoopForever:
    b LoopForever
 8004c82:	e7fe      	b.n	8004c82 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004c84:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004c88:	080055c4 	.word	0x080055c4
	ldr	r0, =_sdata
 8004c8c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004c90:	20000118 	.word	0x20000118
	ldr	r2, =_sbss
 8004c94:	20000118 	.word	0x20000118
	ldr	r3, = _ebss
 8004c98:	200002f0 	.word	0x200002f0

08004c9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004c9c:	e7fe      	b.n	8004c9c <ADC1_2_IRQHandler>
	...

08004ca0 <__errno>:
 8004ca0:	4b01      	ldr	r3, [pc, #4]	; (8004ca8 <__errno+0x8>)
 8004ca2:	6818      	ldr	r0, [r3, #0]
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	200000b4 	.word	0x200000b4

08004cac <__libc_init_array>:
 8004cac:	b570      	push	{r4, r5, r6, lr}
 8004cae:	4e0d      	ldr	r6, [pc, #52]	; (8004ce4 <__libc_init_array+0x38>)
 8004cb0:	4c0d      	ldr	r4, [pc, #52]	; (8004ce8 <__libc_init_array+0x3c>)
 8004cb2:	1ba4      	subs	r4, r4, r6
 8004cb4:	10a4      	asrs	r4, r4, #2
 8004cb6:	2500      	movs	r5, #0
 8004cb8:	42a5      	cmp	r5, r4
 8004cba:	d109      	bne.n	8004cd0 <__libc_init_array+0x24>
 8004cbc:	4e0b      	ldr	r6, [pc, #44]	; (8004cec <__libc_init_array+0x40>)
 8004cbe:	4c0c      	ldr	r4, [pc, #48]	; (8004cf0 <__libc_init_array+0x44>)
 8004cc0:	f000 fc26 	bl	8005510 <_init>
 8004cc4:	1ba4      	subs	r4, r4, r6
 8004cc6:	10a4      	asrs	r4, r4, #2
 8004cc8:	2500      	movs	r5, #0
 8004cca:	42a5      	cmp	r5, r4
 8004ccc:	d105      	bne.n	8004cda <__libc_init_array+0x2e>
 8004cce:	bd70      	pop	{r4, r5, r6, pc}
 8004cd0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004cd4:	4798      	blx	r3
 8004cd6:	3501      	adds	r5, #1
 8004cd8:	e7ee      	b.n	8004cb8 <__libc_init_array+0xc>
 8004cda:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004cde:	4798      	blx	r3
 8004ce0:	3501      	adds	r5, #1
 8004ce2:	e7f2      	b.n	8004cca <__libc_init_array+0x1e>
 8004ce4:	080055bc 	.word	0x080055bc
 8004ce8:	080055bc 	.word	0x080055bc
 8004cec:	080055bc 	.word	0x080055bc
 8004cf0:	080055c0 	.word	0x080055c0

08004cf4 <memset>:
 8004cf4:	4402      	add	r2, r0
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d100      	bne.n	8004cfe <memset+0xa>
 8004cfc:	4770      	bx	lr
 8004cfe:	f803 1b01 	strb.w	r1, [r3], #1
 8004d02:	e7f9      	b.n	8004cf8 <memset+0x4>

08004d04 <siprintf>:
 8004d04:	b40e      	push	{r1, r2, r3}
 8004d06:	b500      	push	{lr}
 8004d08:	b09c      	sub	sp, #112	; 0x70
 8004d0a:	ab1d      	add	r3, sp, #116	; 0x74
 8004d0c:	9002      	str	r0, [sp, #8]
 8004d0e:	9006      	str	r0, [sp, #24]
 8004d10:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004d14:	4809      	ldr	r0, [pc, #36]	; (8004d3c <siprintf+0x38>)
 8004d16:	9107      	str	r1, [sp, #28]
 8004d18:	9104      	str	r1, [sp, #16]
 8004d1a:	4909      	ldr	r1, [pc, #36]	; (8004d40 <siprintf+0x3c>)
 8004d1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d20:	9105      	str	r1, [sp, #20]
 8004d22:	6800      	ldr	r0, [r0, #0]
 8004d24:	9301      	str	r3, [sp, #4]
 8004d26:	a902      	add	r1, sp, #8
 8004d28:	f000 f866 	bl	8004df8 <_svfiprintf_r>
 8004d2c:	9b02      	ldr	r3, [sp, #8]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	701a      	strb	r2, [r3, #0]
 8004d32:	b01c      	add	sp, #112	; 0x70
 8004d34:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d38:	b003      	add	sp, #12
 8004d3a:	4770      	bx	lr
 8004d3c:	200000b4 	.word	0x200000b4
 8004d40:	ffff0208 	.word	0xffff0208

08004d44 <__ssputs_r>:
 8004d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d48:	688e      	ldr	r6, [r1, #8]
 8004d4a:	429e      	cmp	r6, r3
 8004d4c:	4682      	mov	sl, r0
 8004d4e:	460c      	mov	r4, r1
 8004d50:	4690      	mov	r8, r2
 8004d52:	4699      	mov	r9, r3
 8004d54:	d837      	bhi.n	8004dc6 <__ssputs_r+0x82>
 8004d56:	898a      	ldrh	r2, [r1, #12]
 8004d58:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004d5c:	d031      	beq.n	8004dc2 <__ssputs_r+0x7e>
 8004d5e:	6825      	ldr	r5, [r4, #0]
 8004d60:	6909      	ldr	r1, [r1, #16]
 8004d62:	1a6f      	subs	r7, r5, r1
 8004d64:	6965      	ldr	r5, [r4, #20]
 8004d66:	2302      	movs	r3, #2
 8004d68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004d6c:	fb95 f5f3 	sdiv	r5, r5, r3
 8004d70:	f109 0301 	add.w	r3, r9, #1
 8004d74:	443b      	add	r3, r7
 8004d76:	429d      	cmp	r5, r3
 8004d78:	bf38      	it	cc
 8004d7a:	461d      	movcc	r5, r3
 8004d7c:	0553      	lsls	r3, r2, #21
 8004d7e:	d530      	bpl.n	8004de2 <__ssputs_r+0x9e>
 8004d80:	4629      	mov	r1, r5
 8004d82:	f000 fb2b 	bl	80053dc <_malloc_r>
 8004d86:	4606      	mov	r6, r0
 8004d88:	b950      	cbnz	r0, 8004da0 <__ssputs_r+0x5c>
 8004d8a:	230c      	movs	r3, #12
 8004d8c:	f8ca 3000 	str.w	r3, [sl]
 8004d90:	89a3      	ldrh	r3, [r4, #12]
 8004d92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d96:	81a3      	strh	r3, [r4, #12]
 8004d98:	f04f 30ff 	mov.w	r0, #4294967295
 8004d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004da0:	463a      	mov	r2, r7
 8004da2:	6921      	ldr	r1, [r4, #16]
 8004da4:	f000 faa8 	bl	80052f8 <memcpy>
 8004da8:	89a3      	ldrh	r3, [r4, #12]
 8004daa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004dae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004db2:	81a3      	strh	r3, [r4, #12]
 8004db4:	6126      	str	r6, [r4, #16]
 8004db6:	6165      	str	r5, [r4, #20]
 8004db8:	443e      	add	r6, r7
 8004dba:	1bed      	subs	r5, r5, r7
 8004dbc:	6026      	str	r6, [r4, #0]
 8004dbe:	60a5      	str	r5, [r4, #8]
 8004dc0:	464e      	mov	r6, r9
 8004dc2:	454e      	cmp	r6, r9
 8004dc4:	d900      	bls.n	8004dc8 <__ssputs_r+0x84>
 8004dc6:	464e      	mov	r6, r9
 8004dc8:	4632      	mov	r2, r6
 8004dca:	4641      	mov	r1, r8
 8004dcc:	6820      	ldr	r0, [r4, #0]
 8004dce:	f000 fa9e 	bl	800530e <memmove>
 8004dd2:	68a3      	ldr	r3, [r4, #8]
 8004dd4:	1b9b      	subs	r3, r3, r6
 8004dd6:	60a3      	str	r3, [r4, #8]
 8004dd8:	6823      	ldr	r3, [r4, #0]
 8004dda:	441e      	add	r6, r3
 8004ddc:	6026      	str	r6, [r4, #0]
 8004dde:	2000      	movs	r0, #0
 8004de0:	e7dc      	b.n	8004d9c <__ssputs_r+0x58>
 8004de2:	462a      	mov	r2, r5
 8004de4:	f000 fb54 	bl	8005490 <_realloc_r>
 8004de8:	4606      	mov	r6, r0
 8004dea:	2800      	cmp	r0, #0
 8004dec:	d1e2      	bne.n	8004db4 <__ssputs_r+0x70>
 8004dee:	6921      	ldr	r1, [r4, #16]
 8004df0:	4650      	mov	r0, sl
 8004df2:	f000 faa5 	bl	8005340 <_free_r>
 8004df6:	e7c8      	b.n	8004d8a <__ssputs_r+0x46>

08004df8 <_svfiprintf_r>:
 8004df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dfc:	461d      	mov	r5, r3
 8004dfe:	898b      	ldrh	r3, [r1, #12]
 8004e00:	061f      	lsls	r7, r3, #24
 8004e02:	b09d      	sub	sp, #116	; 0x74
 8004e04:	4680      	mov	r8, r0
 8004e06:	460c      	mov	r4, r1
 8004e08:	4616      	mov	r6, r2
 8004e0a:	d50f      	bpl.n	8004e2c <_svfiprintf_r+0x34>
 8004e0c:	690b      	ldr	r3, [r1, #16]
 8004e0e:	b96b      	cbnz	r3, 8004e2c <_svfiprintf_r+0x34>
 8004e10:	2140      	movs	r1, #64	; 0x40
 8004e12:	f000 fae3 	bl	80053dc <_malloc_r>
 8004e16:	6020      	str	r0, [r4, #0]
 8004e18:	6120      	str	r0, [r4, #16]
 8004e1a:	b928      	cbnz	r0, 8004e28 <_svfiprintf_r+0x30>
 8004e1c:	230c      	movs	r3, #12
 8004e1e:	f8c8 3000 	str.w	r3, [r8]
 8004e22:	f04f 30ff 	mov.w	r0, #4294967295
 8004e26:	e0c8      	b.n	8004fba <_svfiprintf_r+0x1c2>
 8004e28:	2340      	movs	r3, #64	; 0x40
 8004e2a:	6163      	str	r3, [r4, #20]
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	9309      	str	r3, [sp, #36]	; 0x24
 8004e30:	2320      	movs	r3, #32
 8004e32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004e36:	2330      	movs	r3, #48	; 0x30
 8004e38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004e3c:	9503      	str	r5, [sp, #12]
 8004e3e:	f04f 0b01 	mov.w	fp, #1
 8004e42:	4637      	mov	r7, r6
 8004e44:	463d      	mov	r5, r7
 8004e46:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004e4a:	b10b      	cbz	r3, 8004e50 <_svfiprintf_r+0x58>
 8004e4c:	2b25      	cmp	r3, #37	; 0x25
 8004e4e:	d13e      	bne.n	8004ece <_svfiprintf_r+0xd6>
 8004e50:	ebb7 0a06 	subs.w	sl, r7, r6
 8004e54:	d00b      	beq.n	8004e6e <_svfiprintf_r+0x76>
 8004e56:	4653      	mov	r3, sl
 8004e58:	4632      	mov	r2, r6
 8004e5a:	4621      	mov	r1, r4
 8004e5c:	4640      	mov	r0, r8
 8004e5e:	f7ff ff71 	bl	8004d44 <__ssputs_r>
 8004e62:	3001      	adds	r0, #1
 8004e64:	f000 80a4 	beq.w	8004fb0 <_svfiprintf_r+0x1b8>
 8004e68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e6a:	4453      	add	r3, sl
 8004e6c:	9309      	str	r3, [sp, #36]	; 0x24
 8004e6e:	783b      	ldrb	r3, [r7, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	f000 809d 	beq.w	8004fb0 <_svfiprintf_r+0x1b8>
 8004e76:	2300      	movs	r3, #0
 8004e78:	f04f 32ff 	mov.w	r2, #4294967295
 8004e7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e80:	9304      	str	r3, [sp, #16]
 8004e82:	9307      	str	r3, [sp, #28]
 8004e84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004e88:	931a      	str	r3, [sp, #104]	; 0x68
 8004e8a:	462f      	mov	r7, r5
 8004e8c:	2205      	movs	r2, #5
 8004e8e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004e92:	4850      	ldr	r0, [pc, #320]	; (8004fd4 <_svfiprintf_r+0x1dc>)
 8004e94:	f7fb f9a4 	bl	80001e0 <memchr>
 8004e98:	9b04      	ldr	r3, [sp, #16]
 8004e9a:	b9d0      	cbnz	r0, 8004ed2 <_svfiprintf_r+0xda>
 8004e9c:	06d9      	lsls	r1, r3, #27
 8004e9e:	bf44      	itt	mi
 8004ea0:	2220      	movmi	r2, #32
 8004ea2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004ea6:	071a      	lsls	r2, r3, #28
 8004ea8:	bf44      	itt	mi
 8004eaa:	222b      	movmi	r2, #43	; 0x2b
 8004eac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004eb0:	782a      	ldrb	r2, [r5, #0]
 8004eb2:	2a2a      	cmp	r2, #42	; 0x2a
 8004eb4:	d015      	beq.n	8004ee2 <_svfiprintf_r+0xea>
 8004eb6:	9a07      	ldr	r2, [sp, #28]
 8004eb8:	462f      	mov	r7, r5
 8004eba:	2000      	movs	r0, #0
 8004ebc:	250a      	movs	r5, #10
 8004ebe:	4639      	mov	r1, r7
 8004ec0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ec4:	3b30      	subs	r3, #48	; 0x30
 8004ec6:	2b09      	cmp	r3, #9
 8004ec8:	d94d      	bls.n	8004f66 <_svfiprintf_r+0x16e>
 8004eca:	b1b8      	cbz	r0, 8004efc <_svfiprintf_r+0x104>
 8004ecc:	e00f      	b.n	8004eee <_svfiprintf_r+0xf6>
 8004ece:	462f      	mov	r7, r5
 8004ed0:	e7b8      	b.n	8004e44 <_svfiprintf_r+0x4c>
 8004ed2:	4a40      	ldr	r2, [pc, #256]	; (8004fd4 <_svfiprintf_r+0x1dc>)
 8004ed4:	1a80      	subs	r0, r0, r2
 8004ed6:	fa0b f000 	lsl.w	r0, fp, r0
 8004eda:	4318      	orrs	r0, r3
 8004edc:	9004      	str	r0, [sp, #16]
 8004ede:	463d      	mov	r5, r7
 8004ee0:	e7d3      	b.n	8004e8a <_svfiprintf_r+0x92>
 8004ee2:	9a03      	ldr	r2, [sp, #12]
 8004ee4:	1d11      	adds	r1, r2, #4
 8004ee6:	6812      	ldr	r2, [r2, #0]
 8004ee8:	9103      	str	r1, [sp, #12]
 8004eea:	2a00      	cmp	r2, #0
 8004eec:	db01      	blt.n	8004ef2 <_svfiprintf_r+0xfa>
 8004eee:	9207      	str	r2, [sp, #28]
 8004ef0:	e004      	b.n	8004efc <_svfiprintf_r+0x104>
 8004ef2:	4252      	negs	r2, r2
 8004ef4:	f043 0302 	orr.w	r3, r3, #2
 8004ef8:	9207      	str	r2, [sp, #28]
 8004efa:	9304      	str	r3, [sp, #16]
 8004efc:	783b      	ldrb	r3, [r7, #0]
 8004efe:	2b2e      	cmp	r3, #46	; 0x2e
 8004f00:	d10c      	bne.n	8004f1c <_svfiprintf_r+0x124>
 8004f02:	787b      	ldrb	r3, [r7, #1]
 8004f04:	2b2a      	cmp	r3, #42	; 0x2a
 8004f06:	d133      	bne.n	8004f70 <_svfiprintf_r+0x178>
 8004f08:	9b03      	ldr	r3, [sp, #12]
 8004f0a:	1d1a      	adds	r2, r3, #4
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	9203      	str	r2, [sp, #12]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	bfb8      	it	lt
 8004f14:	f04f 33ff 	movlt.w	r3, #4294967295
 8004f18:	3702      	adds	r7, #2
 8004f1a:	9305      	str	r3, [sp, #20]
 8004f1c:	4d2e      	ldr	r5, [pc, #184]	; (8004fd8 <_svfiprintf_r+0x1e0>)
 8004f1e:	7839      	ldrb	r1, [r7, #0]
 8004f20:	2203      	movs	r2, #3
 8004f22:	4628      	mov	r0, r5
 8004f24:	f7fb f95c 	bl	80001e0 <memchr>
 8004f28:	b138      	cbz	r0, 8004f3a <_svfiprintf_r+0x142>
 8004f2a:	2340      	movs	r3, #64	; 0x40
 8004f2c:	1b40      	subs	r0, r0, r5
 8004f2e:	fa03 f000 	lsl.w	r0, r3, r0
 8004f32:	9b04      	ldr	r3, [sp, #16]
 8004f34:	4303      	orrs	r3, r0
 8004f36:	3701      	adds	r7, #1
 8004f38:	9304      	str	r3, [sp, #16]
 8004f3a:	7839      	ldrb	r1, [r7, #0]
 8004f3c:	4827      	ldr	r0, [pc, #156]	; (8004fdc <_svfiprintf_r+0x1e4>)
 8004f3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004f42:	2206      	movs	r2, #6
 8004f44:	1c7e      	adds	r6, r7, #1
 8004f46:	f7fb f94b 	bl	80001e0 <memchr>
 8004f4a:	2800      	cmp	r0, #0
 8004f4c:	d038      	beq.n	8004fc0 <_svfiprintf_r+0x1c8>
 8004f4e:	4b24      	ldr	r3, [pc, #144]	; (8004fe0 <_svfiprintf_r+0x1e8>)
 8004f50:	bb13      	cbnz	r3, 8004f98 <_svfiprintf_r+0x1a0>
 8004f52:	9b03      	ldr	r3, [sp, #12]
 8004f54:	3307      	adds	r3, #7
 8004f56:	f023 0307 	bic.w	r3, r3, #7
 8004f5a:	3308      	adds	r3, #8
 8004f5c:	9303      	str	r3, [sp, #12]
 8004f5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f60:	444b      	add	r3, r9
 8004f62:	9309      	str	r3, [sp, #36]	; 0x24
 8004f64:	e76d      	b.n	8004e42 <_svfiprintf_r+0x4a>
 8004f66:	fb05 3202 	mla	r2, r5, r2, r3
 8004f6a:	2001      	movs	r0, #1
 8004f6c:	460f      	mov	r7, r1
 8004f6e:	e7a6      	b.n	8004ebe <_svfiprintf_r+0xc6>
 8004f70:	2300      	movs	r3, #0
 8004f72:	3701      	adds	r7, #1
 8004f74:	9305      	str	r3, [sp, #20]
 8004f76:	4619      	mov	r1, r3
 8004f78:	250a      	movs	r5, #10
 8004f7a:	4638      	mov	r0, r7
 8004f7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f80:	3a30      	subs	r2, #48	; 0x30
 8004f82:	2a09      	cmp	r2, #9
 8004f84:	d903      	bls.n	8004f8e <_svfiprintf_r+0x196>
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d0c8      	beq.n	8004f1c <_svfiprintf_r+0x124>
 8004f8a:	9105      	str	r1, [sp, #20]
 8004f8c:	e7c6      	b.n	8004f1c <_svfiprintf_r+0x124>
 8004f8e:	fb05 2101 	mla	r1, r5, r1, r2
 8004f92:	2301      	movs	r3, #1
 8004f94:	4607      	mov	r7, r0
 8004f96:	e7f0      	b.n	8004f7a <_svfiprintf_r+0x182>
 8004f98:	ab03      	add	r3, sp, #12
 8004f9a:	9300      	str	r3, [sp, #0]
 8004f9c:	4622      	mov	r2, r4
 8004f9e:	4b11      	ldr	r3, [pc, #68]	; (8004fe4 <_svfiprintf_r+0x1ec>)
 8004fa0:	a904      	add	r1, sp, #16
 8004fa2:	4640      	mov	r0, r8
 8004fa4:	f3af 8000 	nop.w
 8004fa8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004fac:	4681      	mov	r9, r0
 8004fae:	d1d6      	bne.n	8004f5e <_svfiprintf_r+0x166>
 8004fb0:	89a3      	ldrh	r3, [r4, #12]
 8004fb2:	065b      	lsls	r3, r3, #25
 8004fb4:	f53f af35 	bmi.w	8004e22 <_svfiprintf_r+0x2a>
 8004fb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004fba:	b01d      	add	sp, #116	; 0x74
 8004fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fc0:	ab03      	add	r3, sp, #12
 8004fc2:	9300      	str	r3, [sp, #0]
 8004fc4:	4622      	mov	r2, r4
 8004fc6:	4b07      	ldr	r3, [pc, #28]	; (8004fe4 <_svfiprintf_r+0x1ec>)
 8004fc8:	a904      	add	r1, sp, #16
 8004fca:	4640      	mov	r0, r8
 8004fcc:	f000 f882 	bl	80050d4 <_printf_i>
 8004fd0:	e7ea      	b.n	8004fa8 <_svfiprintf_r+0x1b0>
 8004fd2:	bf00      	nop
 8004fd4:	08005580 	.word	0x08005580
 8004fd8:	08005586 	.word	0x08005586
 8004fdc:	0800558a 	.word	0x0800558a
 8004fe0:	00000000 	.word	0x00000000
 8004fe4:	08004d45 	.word	0x08004d45

08004fe8 <_printf_common>:
 8004fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fec:	4691      	mov	r9, r2
 8004fee:	461f      	mov	r7, r3
 8004ff0:	688a      	ldr	r2, [r1, #8]
 8004ff2:	690b      	ldr	r3, [r1, #16]
 8004ff4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	bfb8      	it	lt
 8004ffc:	4613      	movlt	r3, r2
 8004ffe:	f8c9 3000 	str.w	r3, [r9]
 8005002:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005006:	4606      	mov	r6, r0
 8005008:	460c      	mov	r4, r1
 800500a:	b112      	cbz	r2, 8005012 <_printf_common+0x2a>
 800500c:	3301      	adds	r3, #1
 800500e:	f8c9 3000 	str.w	r3, [r9]
 8005012:	6823      	ldr	r3, [r4, #0]
 8005014:	0699      	lsls	r1, r3, #26
 8005016:	bf42      	ittt	mi
 8005018:	f8d9 3000 	ldrmi.w	r3, [r9]
 800501c:	3302      	addmi	r3, #2
 800501e:	f8c9 3000 	strmi.w	r3, [r9]
 8005022:	6825      	ldr	r5, [r4, #0]
 8005024:	f015 0506 	ands.w	r5, r5, #6
 8005028:	d107      	bne.n	800503a <_printf_common+0x52>
 800502a:	f104 0a19 	add.w	sl, r4, #25
 800502e:	68e3      	ldr	r3, [r4, #12]
 8005030:	f8d9 2000 	ldr.w	r2, [r9]
 8005034:	1a9b      	subs	r3, r3, r2
 8005036:	42ab      	cmp	r3, r5
 8005038:	dc28      	bgt.n	800508c <_printf_common+0xa4>
 800503a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800503e:	6822      	ldr	r2, [r4, #0]
 8005040:	3300      	adds	r3, #0
 8005042:	bf18      	it	ne
 8005044:	2301      	movne	r3, #1
 8005046:	0692      	lsls	r2, r2, #26
 8005048:	d42d      	bmi.n	80050a6 <_printf_common+0xbe>
 800504a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800504e:	4639      	mov	r1, r7
 8005050:	4630      	mov	r0, r6
 8005052:	47c0      	blx	r8
 8005054:	3001      	adds	r0, #1
 8005056:	d020      	beq.n	800509a <_printf_common+0xb2>
 8005058:	6823      	ldr	r3, [r4, #0]
 800505a:	68e5      	ldr	r5, [r4, #12]
 800505c:	f8d9 2000 	ldr.w	r2, [r9]
 8005060:	f003 0306 	and.w	r3, r3, #6
 8005064:	2b04      	cmp	r3, #4
 8005066:	bf08      	it	eq
 8005068:	1aad      	subeq	r5, r5, r2
 800506a:	68a3      	ldr	r3, [r4, #8]
 800506c:	6922      	ldr	r2, [r4, #16]
 800506e:	bf0c      	ite	eq
 8005070:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005074:	2500      	movne	r5, #0
 8005076:	4293      	cmp	r3, r2
 8005078:	bfc4      	itt	gt
 800507a:	1a9b      	subgt	r3, r3, r2
 800507c:	18ed      	addgt	r5, r5, r3
 800507e:	f04f 0900 	mov.w	r9, #0
 8005082:	341a      	adds	r4, #26
 8005084:	454d      	cmp	r5, r9
 8005086:	d11a      	bne.n	80050be <_printf_common+0xd6>
 8005088:	2000      	movs	r0, #0
 800508a:	e008      	b.n	800509e <_printf_common+0xb6>
 800508c:	2301      	movs	r3, #1
 800508e:	4652      	mov	r2, sl
 8005090:	4639      	mov	r1, r7
 8005092:	4630      	mov	r0, r6
 8005094:	47c0      	blx	r8
 8005096:	3001      	adds	r0, #1
 8005098:	d103      	bne.n	80050a2 <_printf_common+0xba>
 800509a:	f04f 30ff 	mov.w	r0, #4294967295
 800509e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050a2:	3501      	adds	r5, #1
 80050a4:	e7c3      	b.n	800502e <_printf_common+0x46>
 80050a6:	18e1      	adds	r1, r4, r3
 80050a8:	1c5a      	adds	r2, r3, #1
 80050aa:	2030      	movs	r0, #48	; 0x30
 80050ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80050b0:	4422      	add	r2, r4
 80050b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80050b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80050ba:	3302      	adds	r3, #2
 80050bc:	e7c5      	b.n	800504a <_printf_common+0x62>
 80050be:	2301      	movs	r3, #1
 80050c0:	4622      	mov	r2, r4
 80050c2:	4639      	mov	r1, r7
 80050c4:	4630      	mov	r0, r6
 80050c6:	47c0      	blx	r8
 80050c8:	3001      	adds	r0, #1
 80050ca:	d0e6      	beq.n	800509a <_printf_common+0xb2>
 80050cc:	f109 0901 	add.w	r9, r9, #1
 80050d0:	e7d8      	b.n	8005084 <_printf_common+0x9c>
	...

080050d4 <_printf_i>:
 80050d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80050d8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80050dc:	460c      	mov	r4, r1
 80050de:	7e09      	ldrb	r1, [r1, #24]
 80050e0:	b085      	sub	sp, #20
 80050e2:	296e      	cmp	r1, #110	; 0x6e
 80050e4:	4617      	mov	r7, r2
 80050e6:	4606      	mov	r6, r0
 80050e8:	4698      	mov	r8, r3
 80050ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80050ec:	f000 80b3 	beq.w	8005256 <_printf_i+0x182>
 80050f0:	d822      	bhi.n	8005138 <_printf_i+0x64>
 80050f2:	2963      	cmp	r1, #99	; 0x63
 80050f4:	d036      	beq.n	8005164 <_printf_i+0x90>
 80050f6:	d80a      	bhi.n	800510e <_printf_i+0x3a>
 80050f8:	2900      	cmp	r1, #0
 80050fa:	f000 80b9 	beq.w	8005270 <_printf_i+0x19c>
 80050fe:	2958      	cmp	r1, #88	; 0x58
 8005100:	f000 8083 	beq.w	800520a <_printf_i+0x136>
 8005104:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005108:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800510c:	e032      	b.n	8005174 <_printf_i+0xa0>
 800510e:	2964      	cmp	r1, #100	; 0x64
 8005110:	d001      	beq.n	8005116 <_printf_i+0x42>
 8005112:	2969      	cmp	r1, #105	; 0x69
 8005114:	d1f6      	bne.n	8005104 <_printf_i+0x30>
 8005116:	6820      	ldr	r0, [r4, #0]
 8005118:	6813      	ldr	r3, [r2, #0]
 800511a:	0605      	lsls	r5, r0, #24
 800511c:	f103 0104 	add.w	r1, r3, #4
 8005120:	d52a      	bpl.n	8005178 <_printf_i+0xa4>
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	6011      	str	r1, [r2, #0]
 8005126:	2b00      	cmp	r3, #0
 8005128:	da03      	bge.n	8005132 <_printf_i+0x5e>
 800512a:	222d      	movs	r2, #45	; 0x2d
 800512c:	425b      	negs	r3, r3
 800512e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005132:	486f      	ldr	r0, [pc, #444]	; (80052f0 <_printf_i+0x21c>)
 8005134:	220a      	movs	r2, #10
 8005136:	e039      	b.n	80051ac <_printf_i+0xd8>
 8005138:	2973      	cmp	r1, #115	; 0x73
 800513a:	f000 809d 	beq.w	8005278 <_printf_i+0x1a4>
 800513e:	d808      	bhi.n	8005152 <_printf_i+0x7e>
 8005140:	296f      	cmp	r1, #111	; 0x6f
 8005142:	d020      	beq.n	8005186 <_printf_i+0xb2>
 8005144:	2970      	cmp	r1, #112	; 0x70
 8005146:	d1dd      	bne.n	8005104 <_printf_i+0x30>
 8005148:	6823      	ldr	r3, [r4, #0]
 800514a:	f043 0320 	orr.w	r3, r3, #32
 800514e:	6023      	str	r3, [r4, #0]
 8005150:	e003      	b.n	800515a <_printf_i+0x86>
 8005152:	2975      	cmp	r1, #117	; 0x75
 8005154:	d017      	beq.n	8005186 <_printf_i+0xb2>
 8005156:	2978      	cmp	r1, #120	; 0x78
 8005158:	d1d4      	bne.n	8005104 <_printf_i+0x30>
 800515a:	2378      	movs	r3, #120	; 0x78
 800515c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005160:	4864      	ldr	r0, [pc, #400]	; (80052f4 <_printf_i+0x220>)
 8005162:	e055      	b.n	8005210 <_printf_i+0x13c>
 8005164:	6813      	ldr	r3, [r2, #0]
 8005166:	1d19      	adds	r1, r3, #4
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	6011      	str	r1, [r2, #0]
 800516c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005170:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005174:	2301      	movs	r3, #1
 8005176:	e08c      	b.n	8005292 <_printf_i+0x1be>
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	6011      	str	r1, [r2, #0]
 800517c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005180:	bf18      	it	ne
 8005182:	b21b      	sxthne	r3, r3
 8005184:	e7cf      	b.n	8005126 <_printf_i+0x52>
 8005186:	6813      	ldr	r3, [r2, #0]
 8005188:	6825      	ldr	r5, [r4, #0]
 800518a:	1d18      	adds	r0, r3, #4
 800518c:	6010      	str	r0, [r2, #0]
 800518e:	0628      	lsls	r0, r5, #24
 8005190:	d501      	bpl.n	8005196 <_printf_i+0xc2>
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	e002      	b.n	800519c <_printf_i+0xc8>
 8005196:	0668      	lsls	r0, r5, #25
 8005198:	d5fb      	bpl.n	8005192 <_printf_i+0xbe>
 800519a:	881b      	ldrh	r3, [r3, #0]
 800519c:	4854      	ldr	r0, [pc, #336]	; (80052f0 <_printf_i+0x21c>)
 800519e:	296f      	cmp	r1, #111	; 0x6f
 80051a0:	bf14      	ite	ne
 80051a2:	220a      	movne	r2, #10
 80051a4:	2208      	moveq	r2, #8
 80051a6:	2100      	movs	r1, #0
 80051a8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80051ac:	6865      	ldr	r5, [r4, #4]
 80051ae:	60a5      	str	r5, [r4, #8]
 80051b0:	2d00      	cmp	r5, #0
 80051b2:	f2c0 8095 	blt.w	80052e0 <_printf_i+0x20c>
 80051b6:	6821      	ldr	r1, [r4, #0]
 80051b8:	f021 0104 	bic.w	r1, r1, #4
 80051bc:	6021      	str	r1, [r4, #0]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d13d      	bne.n	800523e <_printf_i+0x16a>
 80051c2:	2d00      	cmp	r5, #0
 80051c4:	f040 808e 	bne.w	80052e4 <_printf_i+0x210>
 80051c8:	4665      	mov	r5, ip
 80051ca:	2a08      	cmp	r2, #8
 80051cc:	d10b      	bne.n	80051e6 <_printf_i+0x112>
 80051ce:	6823      	ldr	r3, [r4, #0]
 80051d0:	07db      	lsls	r3, r3, #31
 80051d2:	d508      	bpl.n	80051e6 <_printf_i+0x112>
 80051d4:	6923      	ldr	r3, [r4, #16]
 80051d6:	6862      	ldr	r2, [r4, #4]
 80051d8:	429a      	cmp	r2, r3
 80051da:	bfde      	ittt	le
 80051dc:	2330      	movle	r3, #48	; 0x30
 80051de:	f805 3c01 	strble.w	r3, [r5, #-1]
 80051e2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80051e6:	ebac 0305 	sub.w	r3, ip, r5
 80051ea:	6123      	str	r3, [r4, #16]
 80051ec:	f8cd 8000 	str.w	r8, [sp]
 80051f0:	463b      	mov	r3, r7
 80051f2:	aa03      	add	r2, sp, #12
 80051f4:	4621      	mov	r1, r4
 80051f6:	4630      	mov	r0, r6
 80051f8:	f7ff fef6 	bl	8004fe8 <_printf_common>
 80051fc:	3001      	adds	r0, #1
 80051fe:	d14d      	bne.n	800529c <_printf_i+0x1c8>
 8005200:	f04f 30ff 	mov.w	r0, #4294967295
 8005204:	b005      	add	sp, #20
 8005206:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800520a:	4839      	ldr	r0, [pc, #228]	; (80052f0 <_printf_i+0x21c>)
 800520c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005210:	6813      	ldr	r3, [r2, #0]
 8005212:	6821      	ldr	r1, [r4, #0]
 8005214:	1d1d      	adds	r5, r3, #4
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	6015      	str	r5, [r2, #0]
 800521a:	060a      	lsls	r2, r1, #24
 800521c:	d50b      	bpl.n	8005236 <_printf_i+0x162>
 800521e:	07ca      	lsls	r2, r1, #31
 8005220:	bf44      	itt	mi
 8005222:	f041 0120 	orrmi.w	r1, r1, #32
 8005226:	6021      	strmi	r1, [r4, #0]
 8005228:	b91b      	cbnz	r3, 8005232 <_printf_i+0x15e>
 800522a:	6822      	ldr	r2, [r4, #0]
 800522c:	f022 0220 	bic.w	r2, r2, #32
 8005230:	6022      	str	r2, [r4, #0]
 8005232:	2210      	movs	r2, #16
 8005234:	e7b7      	b.n	80051a6 <_printf_i+0xd2>
 8005236:	064d      	lsls	r5, r1, #25
 8005238:	bf48      	it	mi
 800523a:	b29b      	uxthmi	r3, r3
 800523c:	e7ef      	b.n	800521e <_printf_i+0x14a>
 800523e:	4665      	mov	r5, ip
 8005240:	fbb3 f1f2 	udiv	r1, r3, r2
 8005244:	fb02 3311 	mls	r3, r2, r1, r3
 8005248:	5cc3      	ldrb	r3, [r0, r3]
 800524a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800524e:	460b      	mov	r3, r1
 8005250:	2900      	cmp	r1, #0
 8005252:	d1f5      	bne.n	8005240 <_printf_i+0x16c>
 8005254:	e7b9      	b.n	80051ca <_printf_i+0xf6>
 8005256:	6813      	ldr	r3, [r2, #0]
 8005258:	6825      	ldr	r5, [r4, #0]
 800525a:	6961      	ldr	r1, [r4, #20]
 800525c:	1d18      	adds	r0, r3, #4
 800525e:	6010      	str	r0, [r2, #0]
 8005260:	0628      	lsls	r0, r5, #24
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	d501      	bpl.n	800526a <_printf_i+0x196>
 8005266:	6019      	str	r1, [r3, #0]
 8005268:	e002      	b.n	8005270 <_printf_i+0x19c>
 800526a:	066a      	lsls	r2, r5, #25
 800526c:	d5fb      	bpl.n	8005266 <_printf_i+0x192>
 800526e:	8019      	strh	r1, [r3, #0]
 8005270:	2300      	movs	r3, #0
 8005272:	6123      	str	r3, [r4, #16]
 8005274:	4665      	mov	r5, ip
 8005276:	e7b9      	b.n	80051ec <_printf_i+0x118>
 8005278:	6813      	ldr	r3, [r2, #0]
 800527a:	1d19      	adds	r1, r3, #4
 800527c:	6011      	str	r1, [r2, #0]
 800527e:	681d      	ldr	r5, [r3, #0]
 8005280:	6862      	ldr	r2, [r4, #4]
 8005282:	2100      	movs	r1, #0
 8005284:	4628      	mov	r0, r5
 8005286:	f7fa ffab 	bl	80001e0 <memchr>
 800528a:	b108      	cbz	r0, 8005290 <_printf_i+0x1bc>
 800528c:	1b40      	subs	r0, r0, r5
 800528e:	6060      	str	r0, [r4, #4]
 8005290:	6863      	ldr	r3, [r4, #4]
 8005292:	6123      	str	r3, [r4, #16]
 8005294:	2300      	movs	r3, #0
 8005296:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800529a:	e7a7      	b.n	80051ec <_printf_i+0x118>
 800529c:	6923      	ldr	r3, [r4, #16]
 800529e:	462a      	mov	r2, r5
 80052a0:	4639      	mov	r1, r7
 80052a2:	4630      	mov	r0, r6
 80052a4:	47c0      	blx	r8
 80052a6:	3001      	adds	r0, #1
 80052a8:	d0aa      	beq.n	8005200 <_printf_i+0x12c>
 80052aa:	6823      	ldr	r3, [r4, #0]
 80052ac:	079b      	lsls	r3, r3, #30
 80052ae:	d413      	bmi.n	80052d8 <_printf_i+0x204>
 80052b0:	68e0      	ldr	r0, [r4, #12]
 80052b2:	9b03      	ldr	r3, [sp, #12]
 80052b4:	4298      	cmp	r0, r3
 80052b6:	bfb8      	it	lt
 80052b8:	4618      	movlt	r0, r3
 80052ba:	e7a3      	b.n	8005204 <_printf_i+0x130>
 80052bc:	2301      	movs	r3, #1
 80052be:	464a      	mov	r2, r9
 80052c0:	4639      	mov	r1, r7
 80052c2:	4630      	mov	r0, r6
 80052c4:	47c0      	blx	r8
 80052c6:	3001      	adds	r0, #1
 80052c8:	d09a      	beq.n	8005200 <_printf_i+0x12c>
 80052ca:	3501      	adds	r5, #1
 80052cc:	68e3      	ldr	r3, [r4, #12]
 80052ce:	9a03      	ldr	r2, [sp, #12]
 80052d0:	1a9b      	subs	r3, r3, r2
 80052d2:	42ab      	cmp	r3, r5
 80052d4:	dcf2      	bgt.n	80052bc <_printf_i+0x1e8>
 80052d6:	e7eb      	b.n	80052b0 <_printf_i+0x1dc>
 80052d8:	2500      	movs	r5, #0
 80052da:	f104 0919 	add.w	r9, r4, #25
 80052de:	e7f5      	b.n	80052cc <_printf_i+0x1f8>
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1ac      	bne.n	800523e <_printf_i+0x16a>
 80052e4:	7803      	ldrb	r3, [r0, #0]
 80052e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052ee:	e76c      	b.n	80051ca <_printf_i+0xf6>
 80052f0:	08005591 	.word	0x08005591
 80052f4:	080055a2 	.word	0x080055a2

080052f8 <memcpy>:
 80052f8:	b510      	push	{r4, lr}
 80052fa:	1e43      	subs	r3, r0, #1
 80052fc:	440a      	add	r2, r1
 80052fe:	4291      	cmp	r1, r2
 8005300:	d100      	bne.n	8005304 <memcpy+0xc>
 8005302:	bd10      	pop	{r4, pc}
 8005304:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005308:	f803 4f01 	strb.w	r4, [r3, #1]!
 800530c:	e7f7      	b.n	80052fe <memcpy+0x6>

0800530e <memmove>:
 800530e:	4288      	cmp	r0, r1
 8005310:	b510      	push	{r4, lr}
 8005312:	eb01 0302 	add.w	r3, r1, r2
 8005316:	d807      	bhi.n	8005328 <memmove+0x1a>
 8005318:	1e42      	subs	r2, r0, #1
 800531a:	4299      	cmp	r1, r3
 800531c:	d00a      	beq.n	8005334 <memmove+0x26>
 800531e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005322:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005326:	e7f8      	b.n	800531a <memmove+0xc>
 8005328:	4283      	cmp	r3, r0
 800532a:	d9f5      	bls.n	8005318 <memmove+0xa>
 800532c:	1881      	adds	r1, r0, r2
 800532e:	1ad2      	subs	r2, r2, r3
 8005330:	42d3      	cmn	r3, r2
 8005332:	d100      	bne.n	8005336 <memmove+0x28>
 8005334:	bd10      	pop	{r4, pc}
 8005336:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800533a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800533e:	e7f7      	b.n	8005330 <memmove+0x22>

08005340 <_free_r>:
 8005340:	b538      	push	{r3, r4, r5, lr}
 8005342:	4605      	mov	r5, r0
 8005344:	2900      	cmp	r1, #0
 8005346:	d045      	beq.n	80053d4 <_free_r+0x94>
 8005348:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800534c:	1f0c      	subs	r4, r1, #4
 800534e:	2b00      	cmp	r3, #0
 8005350:	bfb8      	it	lt
 8005352:	18e4      	addlt	r4, r4, r3
 8005354:	f000 f8d2 	bl	80054fc <__malloc_lock>
 8005358:	4a1f      	ldr	r2, [pc, #124]	; (80053d8 <_free_r+0x98>)
 800535a:	6813      	ldr	r3, [r2, #0]
 800535c:	4610      	mov	r0, r2
 800535e:	b933      	cbnz	r3, 800536e <_free_r+0x2e>
 8005360:	6063      	str	r3, [r4, #4]
 8005362:	6014      	str	r4, [r2, #0]
 8005364:	4628      	mov	r0, r5
 8005366:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800536a:	f000 b8c8 	b.w	80054fe <__malloc_unlock>
 800536e:	42a3      	cmp	r3, r4
 8005370:	d90c      	bls.n	800538c <_free_r+0x4c>
 8005372:	6821      	ldr	r1, [r4, #0]
 8005374:	1862      	adds	r2, r4, r1
 8005376:	4293      	cmp	r3, r2
 8005378:	bf04      	itt	eq
 800537a:	681a      	ldreq	r2, [r3, #0]
 800537c:	685b      	ldreq	r3, [r3, #4]
 800537e:	6063      	str	r3, [r4, #4]
 8005380:	bf04      	itt	eq
 8005382:	1852      	addeq	r2, r2, r1
 8005384:	6022      	streq	r2, [r4, #0]
 8005386:	6004      	str	r4, [r0, #0]
 8005388:	e7ec      	b.n	8005364 <_free_r+0x24>
 800538a:	4613      	mov	r3, r2
 800538c:	685a      	ldr	r2, [r3, #4]
 800538e:	b10a      	cbz	r2, 8005394 <_free_r+0x54>
 8005390:	42a2      	cmp	r2, r4
 8005392:	d9fa      	bls.n	800538a <_free_r+0x4a>
 8005394:	6819      	ldr	r1, [r3, #0]
 8005396:	1858      	adds	r0, r3, r1
 8005398:	42a0      	cmp	r0, r4
 800539a:	d10b      	bne.n	80053b4 <_free_r+0x74>
 800539c:	6820      	ldr	r0, [r4, #0]
 800539e:	4401      	add	r1, r0
 80053a0:	1858      	adds	r0, r3, r1
 80053a2:	4282      	cmp	r2, r0
 80053a4:	6019      	str	r1, [r3, #0]
 80053a6:	d1dd      	bne.n	8005364 <_free_r+0x24>
 80053a8:	6810      	ldr	r0, [r2, #0]
 80053aa:	6852      	ldr	r2, [r2, #4]
 80053ac:	605a      	str	r2, [r3, #4]
 80053ae:	4401      	add	r1, r0
 80053b0:	6019      	str	r1, [r3, #0]
 80053b2:	e7d7      	b.n	8005364 <_free_r+0x24>
 80053b4:	d902      	bls.n	80053bc <_free_r+0x7c>
 80053b6:	230c      	movs	r3, #12
 80053b8:	602b      	str	r3, [r5, #0]
 80053ba:	e7d3      	b.n	8005364 <_free_r+0x24>
 80053bc:	6820      	ldr	r0, [r4, #0]
 80053be:	1821      	adds	r1, r4, r0
 80053c0:	428a      	cmp	r2, r1
 80053c2:	bf04      	itt	eq
 80053c4:	6811      	ldreq	r1, [r2, #0]
 80053c6:	6852      	ldreq	r2, [r2, #4]
 80053c8:	6062      	str	r2, [r4, #4]
 80053ca:	bf04      	itt	eq
 80053cc:	1809      	addeq	r1, r1, r0
 80053ce:	6021      	streq	r1, [r4, #0]
 80053d0:	605c      	str	r4, [r3, #4]
 80053d2:	e7c7      	b.n	8005364 <_free_r+0x24>
 80053d4:	bd38      	pop	{r3, r4, r5, pc}
 80053d6:	bf00      	nop
 80053d8:	20000148 	.word	0x20000148

080053dc <_malloc_r>:
 80053dc:	b570      	push	{r4, r5, r6, lr}
 80053de:	1ccd      	adds	r5, r1, #3
 80053e0:	f025 0503 	bic.w	r5, r5, #3
 80053e4:	3508      	adds	r5, #8
 80053e6:	2d0c      	cmp	r5, #12
 80053e8:	bf38      	it	cc
 80053ea:	250c      	movcc	r5, #12
 80053ec:	2d00      	cmp	r5, #0
 80053ee:	4606      	mov	r6, r0
 80053f0:	db01      	blt.n	80053f6 <_malloc_r+0x1a>
 80053f2:	42a9      	cmp	r1, r5
 80053f4:	d903      	bls.n	80053fe <_malloc_r+0x22>
 80053f6:	230c      	movs	r3, #12
 80053f8:	6033      	str	r3, [r6, #0]
 80053fa:	2000      	movs	r0, #0
 80053fc:	bd70      	pop	{r4, r5, r6, pc}
 80053fe:	f000 f87d 	bl	80054fc <__malloc_lock>
 8005402:	4a21      	ldr	r2, [pc, #132]	; (8005488 <_malloc_r+0xac>)
 8005404:	6814      	ldr	r4, [r2, #0]
 8005406:	4621      	mov	r1, r4
 8005408:	b991      	cbnz	r1, 8005430 <_malloc_r+0x54>
 800540a:	4c20      	ldr	r4, [pc, #128]	; (800548c <_malloc_r+0xb0>)
 800540c:	6823      	ldr	r3, [r4, #0]
 800540e:	b91b      	cbnz	r3, 8005418 <_malloc_r+0x3c>
 8005410:	4630      	mov	r0, r6
 8005412:	f000 f863 	bl	80054dc <_sbrk_r>
 8005416:	6020      	str	r0, [r4, #0]
 8005418:	4629      	mov	r1, r5
 800541a:	4630      	mov	r0, r6
 800541c:	f000 f85e 	bl	80054dc <_sbrk_r>
 8005420:	1c43      	adds	r3, r0, #1
 8005422:	d124      	bne.n	800546e <_malloc_r+0x92>
 8005424:	230c      	movs	r3, #12
 8005426:	6033      	str	r3, [r6, #0]
 8005428:	4630      	mov	r0, r6
 800542a:	f000 f868 	bl	80054fe <__malloc_unlock>
 800542e:	e7e4      	b.n	80053fa <_malloc_r+0x1e>
 8005430:	680b      	ldr	r3, [r1, #0]
 8005432:	1b5b      	subs	r3, r3, r5
 8005434:	d418      	bmi.n	8005468 <_malloc_r+0x8c>
 8005436:	2b0b      	cmp	r3, #11
 8005438:	d90f      	bls.n	800545a <_malloc_r+0x7e>
 800543a:	600b      	str	r3, [r1, #0]
 800543c:	50cd      	str	r5, [r1, r3]
 800543e:	18cc      	adds	r4, r1, r3
 8005440:	4630      	mov	r0, r6
 8005442:	f000 f85c 	bl	80054fe <__malloc_unlock>
 8005446:	f104 000b 	add.w	r0, r4, #11
 800544a:	1d23      	adds	r3, r4, #4
 800544c:	f020 0007 	bic.w	r0, r0, #7
 8005450:	1ac3      	subs	r3, r0, r3
 8005452:	d0d3      	beq.n	80053fc <_malloc_r+0x20>
 8005454:	425a      	negs	r2, r3
 8005456:	50e2      	str	r2, [r4, r3]
 8005458:	e7d0      	b.n	80053fc <_malloc_r+0x20>
 800545a:	428c      	cmp	r4, r1
 800545c:	684b      	ldr	r3, [r1, #4]
 800545e:	bf16      	itet	ne
 8005460:	6063      	strne	r3, [r4, #4]
 8005462:	6013      	streq	r3, [r2, #0]
 8005464:	460c      	movne	r4, r1
 8005466:	e7eb      	b.n	8005440 <_malloc_r+0x64>
 8005468:	460c      	mov	r4, r1
 800546a:	6849      	ldr	r1, [r1, #4]
 800546c:	e7cc      	b.n	8005408 <_malloc_r+0x2c>
 800546e:	1cc4      	adds	r4, r0, #3
 8005470:	f024 0403 	bic.w	r4, r4, #3
 8005474:	42a0      	cmp	r0, r4
 8005476:	d005      	beq.n	8005484 <_malloc_r+0xa8>
 8005478:	1a21      	subs	r1, r4, r0
 800547a:	4630      	mov	r0, r6
 800547c:	f000 f82e 	bl	80054dc <_sbrk_r>
 8005480:	3001      	adds	r0, #1
 8005482:	d0cf      	beq.n	8005424 <_malloc_r+0x48>
 8005484:	6025      	str	r5, [r4, #0]
 8005486:	e7db      	b.n	8005440 <_malloc_r+0x64>
 8005488:	20000148 	.word	0x20000148
 800548c:	2000014c 	.word	0x2000014c

08005490 <_realloc_r>:
 8005490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005492:	4607      	mov	r7, r0
 8005494:	4614      	mov	r4, r2
 8005496:	460e      	mov	r6, r1
 8005498:	b921      	cbnz	r1, 80054a4 <_realloc_r+0x14>
 800549a:	4611      	mov	r1, r2
 800549c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80054a0:	f7ff bf9c 	b.w	80053dc <_malloc_r>
 80054a4:	b922      	cbnz	r2, 80054b0 <_realloc_r+0x20>
 80054a6:	f7ff ff4b 	bl	8005340 <_free_r>
 80054aa:	4625      	mov	r5, r4
 80054ac:	4628      	mov	r0, r5
 80054ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054b0:	f000 f826 	bl	8005500 <_malloc_usable_size_r>
 80054b4:	42a0      	cmp	r0, r4
 80054b6:	d20f      	bcs.n	80054d8 <_realloc_r+0x48>
 80054b8:	4621      	mov	r1, r4
 80054ba:	4638      	mov	r0, r7
 80054bc:	f7ff ff8e 	bl	80053dc <_malloc_r>
 80054c0:	4605      	mov	r5, r0
 80054c2:	2800      	cmp	r0, #0
 80054c4:	d0f2      	beq.n	80054ac <_realloc_r+0x1c>
 80054c6:	4631      	mov	r1, r6
 80054c8:	4622      	mov	r2, r4
 80054ca:	f7ff ff15 	bl	80052f8 <memcpy>
 80054ce:	4631      	mov	r1, r6
 80054d0:	4638      	mov	r0, r7
 80054d2:	f7ff ff35 	bl	8005340 <_free_r>
 80054d6:	e7e9      	b.n	80054ac <_realloc_r+0x1c>
 80054d8:	4635      	mov	r5, r6
 80054da:	e7e7      	b.n	80054ac <_realloc_r+0x1c>

080054dc <_sbrk_r>:
 80054dc:	b538      	push	{r3, r4, r5, lr}
 80054de:	4c06      	ldr	r4, [pc, #24]	; (80054f8 <_sbrk_r+0x1c>)
 80054e0:	2300      	movs	r3, #0
 80054e2:	4605      	mov	r5, r0
 80054e4:	4608      	mov	r0, r1
 80054e6:	6023      	str	r3, [r4, #0]
 80054e8:	f7ff fb44 	bl	8004b74 <_sbrk>
 80054ec:	1c43      	adds	r3, r0, #1
 80054ee:	d102      	bne.n	80054f6 <_sbrk_r+0x1a>
 80054f0:	6823      	ldr	r3, [r4, #0]
 80054f2:	b103      	cbz	r3, 80054f6 <_sbrk_r+0x1a>
 80054f4:	602b      	str	r3, [r5, #0]
 80054f6:	bd38      	pop	{r3, r4, r5, pc}
 80054f8:	200002ec 	.word	0x200002ec

080054fc <__malloc_lock>:
 80054fc:	4770      	bx	lr

080054fe <__malloc_unlock>:
 80054fe:	4770      	bx	lr

08005500 <_malloc_usable_size_r>:
 8005500:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005504:	1f18      	subs	r0, r3, #4
 8005506:	2b00      	cmp	r3, #0
 8005508:	bfbc      	itt	lt
 800550a:	580b      	ldrlt	r3, [r1, r0]
 800550c:	18c0      	addlt	r0, r0, r3
 800550e:	4770      	bx	lr

08005510 <_init>:
 8005510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005512:	bf00      	nop
 8005514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005516:	bc08      	pop	{r3}
 8005518:	469e      	mov	lr, r3
 800551a:	4770      	bx	lr

0800551c <_fini>:
 800551c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800551e:	bf00      	nop
 8005520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005522:	bc08      	pop	{r3}
 8005524:	469e      	mov	lr, r3
 8005526:	4770      	bx	lr
