# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Platform.srcs/sources_1/new/PISO_shift_register.vhd" \
"../../../../Platform.srcs/sim_1/new/PISO_shift_register_tb.vhd" \

# Do not sort compile order
nosort
