// Seed: 1418062438
module module_0;
  assign id_1 = id_1 ? id_1 : id_1;
  wire id_2;
  tri0 id_3;
  assign module_1.type_1 = 0;
  wire  id_4;
  uwire id_5;
  id_6(
      .id_0(1), .id_1(id_4), .id_2(1), .id_3(id_2)
  );
  wire id_7;
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  =  id_19  ;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  wire id_3;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_1 <= id_0;
  end
  not primCall (id_1, id_3);
  module_0 modCall_1 ();
endmodule
