<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › geode › display_gx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>display_gx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Geode GX display controller.</span>
<span class="cm"> *</span>
<span class="cm"> *   Copyright (C) 2005 Arcom Control Systems Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> *   Portions from AMD&#39;s original 2.4 driver:</span>
<span class="cm"> *     Copyright (C) 2004 Advanced Micro Devices, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> *   under the terms of the GNU General Public License as published by * the</span>
<span class="cm"> *   Free Software Foundation; either version 2 of the License, or * (at your</span>
<span class="cm"> *   option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/fb.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/div64.h&gt;</span>
<span class="cp">#include &lt;asm/delay.h&gt;</span>
<span class="cp">#include &lt;linux/cs5535.h&gt;</span>

<span class="cp">#include &quot;gxfb.h&quot;</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">gx_frame_buffer_size</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cs5535_has_vsa2</span><span class="p">())</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">;</span>

		<span class="cm">/* The number of pages is (PMAX - PMIN)+1 */</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_GLIU_P2D_RO0</span><span class="p">,</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">);</span>

		<span class="cm">/* PMAX */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="p">((</span><span class="n">hi</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0xfff00000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">);</span>
		<span class="cm">/* PMIN */</span>
		<span class="n">val</span> <span class="o">-=</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0x000fffff</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="cm">/* The page size is 4k */</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* FB size can be obtained from the VSA II */</span>
	<span class="cm">/* Virtual register class = 0x02 */</span>
	<span class="cm">/* VG_MEM_SIZE(512Kb units) = 0x00 */</span>

	<span class="n">outw</span><span class="p">(</span><span class="n">VSA_VR_UNLOCK</span><span class="p">,</span> <span class="n">VSA_VRC_INDEX</span><span class="p">);</span>
	<span class="n">outw</span><span class="p">(</span><span class="n">VSA_VR_MEM_SIZE</span><span class="p">,</span> <span class="n">VSA_VRC_INDEX</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)(</span><span class="n">inw</span><span class="p">(</span><span class="n">VSA_VRC_DATA</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xFFl</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">gx_line_delta</span><span class="p">(</span><span class="kt">int</span> <span class="n">xres</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bpp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Must be a multiple of 8 bytes. */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">xres</span> <span class="o">*</span> <span class="p">(</span><span class="n">bpp</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">+</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x7</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">gx_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">gxfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gcfg</span><span class="p">,</span> <span class="n">dcfg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hactive</span><span class="p">,</span> <span class="n">hblankstart</span><span class="p">,</span> <span class="n">hsyncstart</span><span class="p">,</span> <span class="n">hsyncend</span><span class="p">,</span> <span class="n">hblankend</span><span class="p">,</span> <span class="n">htotal</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">vactive</span><span class="p">,</span> <span class="n">vblankstart</span><span class="p">,</span> <span class="n">vsyncstart</span><span class="p">,</span> <span class="n">vsyncend</span><span class="p">,</span> <span class="n">vblankend</span><span class="p">,</span> <span class="n">vtotal</span><span class="p">;</span>

	<span class="cm">/* Unlock the display controller registers. */</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_UNLOCK</span><span class="p">,</span> <span class="n">DC_UNLOCK_UNLOCK</span><span class="p">);</span>

	<span class="n">gcfg</span> <span class="o">=</span> <span class="n">read_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENERAL_CFG</span><span class="p">);</span>
	<span class="n">dcfg</span> <span class="o">=</span> <span class="n">read_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_DISPLAY_CFG</span><span class="p">);</span>

	<span class="cm">/* Disable the timing generator. */</span>
	<span class="n">dcfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_DISPLAY_CFG_TGEN</span><span class="p">;</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_DISPLAY_CFG</span><span class="p">,</span> <span class="n">dcfg</span><span class="p">);</span>

	<span class="cm">/* Wait for pending memory requests before disabling the FIFO load. */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="cm">/* Disable FIFO load and compression. */</span>
	<span class="n">gcfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">DC_GENERAL_CFG_DFLE</span> <span class="o">|</span> <span class="n">DC_GENERAL_CFG_CMPE</span> <span class="o">|</span>
			<span class="n">DC_GENERAL_CFG_DECE</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENERAL_CFG</span><span class="p">,</span> <span class="n">gcfg</span><span class="p">);</span>

	<span class="cm">/* Setup DCLK and its divisor. */</span>
	<span class="n">gx_set_dclk_frequency</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup new mode.</span>
<span class="cm">	 */</span>

	<span class="cm">/* Clear all unused feature bits. */</span>
	<span class="n">gcfg</span> <span class="o">&amp;=</span> <span class="n">DC_GENERAL_CFG_YUVM</span> <span class="o">|</span> <span class="n">DC_GENERAL_CFG_VDSE</span><span class="p">;</span>
	<span class="n">dcfg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Set FIFO priority (default 6/5) and enable. */</span>
	<span class="cm">/* FIXME: increase fifo priority for 1280x1024 and higher modes? */</span>
	<span class="n">gcfg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="n">DC_GENERAL_CFG_DFHPEL_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="mi">5</span> <span class="o">&lt;&lt;</span> <span class="n">DC_GENERAL_CFG_DFHPSL_SHIFT</span><span class="p">)</span> <span class="o">|</span> <span class="n">DC_GENERAL_CFG_DFLE</span><span class="p">;</span>

	<span class="cm">/* Framebuffer start offset. */</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_FB_ST_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Line delta and line buffer length. */</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GFX_PITCH</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">fix</span><span class="p">.</span><span class="n">line_length</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_LINE_SIZE</span><span class="p">,</span>
		<span class="p">((</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">xres</span> <span class="o">*</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">bits_per_pixel</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>


	<span class="cm">/* Enable graphics and video data and unmask address lines. */</span>
	<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_GDEN</span> <span class="o">|</span> <span class="n">DC_DISPLAY_CFG_VDEN</span> <span class="o">|</span>
		<span class="n">DC_DISPLAY_CFG_A20M</span> <span class="o">|</span> <span class="n">DC_DISPLAY_CFG_A18M</span><span class="p">;</span>

	<span class="cm">/* Set pixel format. */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">bits_per_pixel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_DISP_MODE_8BPP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_DISP_MODE_16BPP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">32</span>:
		<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_DISP_MODE_24BPP</span><span class="p">;</span>
		<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_PALB</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable timing generator. */</span>
	<span class="n">dcfg</span> <span class="o">|=</span> <span class="n">DC_DISPLAY_CFG_TGEN</span><span class="p">;</span>

	<span class="cm">/* Horizontal and vertical timings. */</span>
	<span class="n">hactive</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">xres</span><span class="p">;</span>
	<span class="n">hblankstart</span> <span class="o">=</span> <span class="n">hactive</span><span class="p">;</span>
	<span class="n">hsyncstart</span> <span class="o">=</span> <span class="n">hblankstart</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">right_margin</span><span class="p">;</span>
	<span class="n">hsyncend</span> <span class="o">=</span>  <span class="n">hsyncstart</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">hsync_len</span><span class="p">;</span>
	<span class="n">hblankend</span> <span class="o">=</span> <span class="n">hsyncend</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">left_margin</span><span class="p">;</span>
	<span class="n">htotal</span> <span class="o">=</span> <span class="n">hblankend</span><span class="p">;</span>

	<span class="n">vactive</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">yres</span><span class="p">;</span>
	<span class="n">vblankstart</span> <span class="o">=</span> <span class="n">vactive</span><span class="p">;</span>
	<span class="n">vsyncstart</span> <span class="o">=</span> <span class="n">vblankstart</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">lower_margin</span><span class="p">;</span>
	<span class="n">vsyncend</span> <span class="o">=</span>  <span class="n">vsyncstart</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">vsync_len</span><span class="p">;</span>
	<span class="n">vblankend</span> <span class="o">=</span> <span class="n">vsyncend</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">var</span><span class="p">.</span><span class="n">upper_margin</span><span class="p">;</span>
	<span class="n">vtotal</span> <span class="o">=</span> <span class="n">vblankend</span><span class="p">;</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_H_ACTIVE_TIMING</span><span class="p">,</span> <span class="p">(</span><span class="n">hactive</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>    <span class="o">|</span>
			<span class="p">((</span><span class="n">htotal</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_H_BLANK_TIMING</span><span class="p">,</span> <span class="p">(</span><span class="n">hblankstart</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">((</span><span class="n">hblankend</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_H_SYNC_TIMING</span><span class="p">,</span> <span class="p">(</span><span class="n">hsyncstart</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>   <span class="o">|</span>
			<span class="p">((</span><span class="n">hsyncend</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_V_ACTIVE_TIMING</span><span class="p">,</span> <span class="p">(</span><span class="n">vactive</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>    <span class="o">|</span>
			<span class="p">((</span><span class="n">vtotal</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_V_BLANK_TIMING</span><span class="p">,</span> <span class="p">(</span><span class="n">vblankstart</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">((</span><span class="n">vblankend</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_V_SYNC_TIMING</span><span class="p">,</span> <span class="p">(</span><span class="n">vsyncstart</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>   <span class="o">|</span>
			<span class="p">((</span><span class="n">vsyncend</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="cm">/* Write final register values. */</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_DISPLAY_CFG</span><span class="p">,</span> <span class="n">dcfg</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_GENERAL_CFG</span><span class="p">,</span> <span class="n">gcfg</span><span class="p">);</span>

	<span class="n">gx_configure_display</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>

	<span class="cm">/* Relock display controller registers */</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_UNLOCK</span><span class="p">,</span> <span class="n">DC_UNLOCK_LOCK</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">gx_set_hw_palette_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">fb_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">regno</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="n">red</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">green</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">blue</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">gxfb_par</span> <span class="o">*</span><span class="n">par</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">par</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* Hardware palette is in RGB 8-8-8 format. */</span>
	<span class="n">val</span>  <span class="o">=</span> <span class="p">(</span><span class="n">red</span>   <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff0000</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">green</span><span class="p">)</span>      <span class="o">&amp;</span> <span class="mh">0x00ff00</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">blue</span>  <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0000ff</span><span class="p">;</span>

	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_PAL_ADDRESS</span><span class="p">,</span> <span class="n">regno</span><span class="p">);</span>
	<span class="n">write_dc</span><span class="p">(</span><span class="n">par</span><span class="p">,</span> <span class="n">DC_PAL_DATA</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
