Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Oct  8 16:04:57 2018
| Host         : DESKTOP-9BSENP7 running 64-bit major release  (build 9200)
| Command      : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
| Design       : system_top
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 29279 |     0 |    274080 | 10.68 |
|   LUT as Logic             | 27905 |     0 |    274080 | 10.18 |
|   LUT as Memory            |  1374 |     0 |    144000 |  0.95 |
|     LUT as Distributed RAM |   270 |     0 |           |       |
|     LUT as Shift Register  |  1104 |     0 |           |       |
| CLB Registers              | 55828 |     0 |    548160 | 10.18 |
|   Register as Flip Flop    | 55828 |     0 |    548160 | 10.18 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
| CARRY8                     |   227 |     0 |     34260 |  0.66 |
| F7 Muxes                   |  7459 |     0 |    137040 |  5.44 |
| F8 Muxes                   |  3282 |     0 |     68520 |  4.79 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 64    |          Yes |           - |          Set |
| 2850  |          Yes |           - |        Reset |
| 175   |          Yes |         Set |            - |
| 52740 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  9553 |     0 |     34260 | 27.88 |
|   CLBL                                    |  4534 |     0 |           |       |
|   CLBM                                    |  5019 |     0 |           |       |
| LUT as Logic                              | 27905 |     0 |    274080 | 10.18 |
|   using O5 output only                    |   195 |       |           |       |
|   using O6 output only                    | 25970 |       |           |       |
|   using O5 and O6                         |  1740 |       |           |       |
| LUT as Memory                             |  1374 |     0 |    144000 |  0.95 |
|   LUT as Distributed RAM                  |   270 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   134 |       |           |       |
|     using O5 and O6                       |   136 |       |           |       |
|   LUT as Shift Register                   |  1104 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   206 |       |           |       |
|     using O5 and O6                       |   898 |       |           |       |
| LUT Flip Flop Pairs                       |  6241 |     0 |    274080 |  2.28 |
|   fully used LUT-FF pairs                 |  1150 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  4946 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  3882 |       |           |       |
| Unique Control Sets                       |   869 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  147 |     0 |       912 | 16.12 |
|   RAMB36/FIFO*    |  145 |     0 |       912 | 15.90 |
|     RAMB36E2 only |  145 |       |           |       |
|   RAMB18          |    4 |     0 |      1824 |  0.22 |
|     RAMB18E2 only |    4 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   40 |    40 |       328 | 12.20 |
| HPIOB_M          |    5 |     5 |        96 |  5.21 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    4 |     4 |        96 |  4.17 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_M          |   16 |    16 |        60 | 26.67 |
|   INPUT          |    7 |       |           |       |
|   OUTPUT         |    8 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_S          |   15 |    15 |        60 | 25.00 |
|   INPUT          |    7 |       |           |       |
|   OUTPUT         |    8 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    1 |     1 |        96 |  1.04 |
|   OBUFDS         |    1 |     1 |           |       |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    1 |     1 |       208 |  0.48 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       404 |  1.24 |
|   BUFGCE             |    2 |     0 |       116 |  1.72 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    2 |     0 |       168 |  1.19 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    4 |     4 |        24 |  16.67 |
| GTHE4_COMMON    |    1 |     0 |         6 |  16.67 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 52740 |            Register |
| LUT6          | 21851 |                 CLB |
| MUXF7         |  7459 |                 CLB |
| MUXF8         |  3282 |                 CLB |
| FDCE          |  2850 |            Register |
| LUT2          |  2180 |                 CLB |
| LUT4          |  2046 |                 CLB |
| LUT3          |  1599 |                 CLB |
| LUT5          |  1495 |                 CLB |
| SRL16E        |  1081 |                 CLB |
| SRLC32E       |   919 |                 CLB |
| LUT1          |   474 |                 CLB |
| RAMD32        |   244 |                 CLB |
| CARRY8        |   227 |                 CLB |
| FDSE          |   175 |            Register |
| RAMB36E2      |   145 |           Block Ram |
| RAMD64E       |   128 |                 CLB |
| FDPE          |    64 |            Register |
| RAMS32        |    34 |                 CLB |
| OBUF          |    19 |                 I/O |
| IBUFCTRL      |    16 |              Others |
| INBUF         |    15 |                 I/O |
| RAMB18E2      |     4 |           Block Ram |
| GTHE4_CHANNEL |     4 |            Advanced |
| SRLC16E       |     2 |                 CLB |
| OBUFT         |     2 |                 I/O |
| BUFG_GT_SYNC  |     2 |               Clock |
| BUFG_GT       |     2 |               Clock |
| BUFGCE        |     2 |               Clock |
| PS8           |     1 |            Advanced |
| OBUFDS        |     1 |                 I/O |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_COMMON  |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BUFG_PS       |     1 |               Clock |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| dbg_hub_CV |    1 |
+------------+------+


