

================================================================
== Vitis HLS Report for 'forwardPropagation_8_8_s'
================================================================
* Date:           Fri Mar 21 12:03:30 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.709 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       94|       94|  0.940 us|  0.940 us|   94|   94|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353   |forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1   |       55|       55|  0.550 us|  0.550 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376  |forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1  |       14|       14|  0.140 us|  0.140 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384   |forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1   |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%C_0 = alloca i64 1" [../layer.h:77->../layer.h:157]   --->   Operation 16 'alloca' 'C_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%net_0 = alloca i64 1" [../layer.h:159]   --->   Operation 17 'alloca' 'net_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%output_0 = alloca i64 1" [../activation.cpp:12->../layer.h:170]   --->   Operation 18 'alloca' 'output_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i64 %C_0, i64 0, i64 0"   --->   Operation 19 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%C_0_addr_1 = getelementptr i64 %C_0, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'C_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i64 %net_0, i64 0, i64 0"   --->   Operation 23 'getelementptr' 'net_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%net_0_addr_1 = getelementptr i64 %net_0, i64 0, i64 1"   --->   Operation 24 'getelementptr' 'net_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_1"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%C_0_addr_2 = getelementptr i64 %C_0, i64 0, i64 2"   --->   Operation 27 'getelementptr' 'C_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%C_0_addr_3 = getelementptr i64 %C_0, i64 0, i64 3"   --->   Operation 28 'getelementptr' 'C_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_2"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_3"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%net_0_addr_2 = getelementptr i64 %net_0, i64 0, i64 2"   --->   Operation 31 'getelementptr' 'net_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%net_0_addr_3 = getelementptr i64 %net_0, i64 0, i64 3"   --->   Operation 32 'getelementptr' 'net_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_2"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_3"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%C_0_addr_4 = getelementptr i64 %C_0, i64 0, i64 4"   --->   Operation 35 'getelementptr' 'C_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%C_0_addr_5 = getelementptr i64 %C_0, i64 0, i64 5"   --->   Operation 36 'getelementptr' 'C_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_4"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 38 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_5"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%net_0_addr_4 = getelementptr i64 %net_0, i64 0, i64 4"   --->   Operation 39 'getelementptr' 'net_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%net_0_addr_5 = getelementptr i64 %net_0, i64 0, i64 5"   --->   Operation 40 'getelementptr' 'net_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_4"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 42 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_5"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%C_0_addr_6 = getelementptr i64 %C_0, i64 0, i64 6"   --->   Operation 43 'getelementptr' 'C_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%C_0_addr_7 = getelementptr i64 %C_0, i64 0, i64 7"   --->   Operation 44 'getelementptr' 'C_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_6"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 46 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_7"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%net_0_addr_6 = getelementptr i64 %net_0, i64 0, i64 6"   --->   Operation 47 'getelementptr' 'net_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%net_0_addr_7 = getelementptr i64 %net_0, i64 0, i64 7"   --->   Operation 48 'getelementptr' 'net_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_6"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 50 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_7"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%weights_val_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %weights_val"   --->   Operation 51 'read' 'weights_val_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read29"   --->   Operation 52 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_8 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read28"   --->   Operation 53 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_9 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read27"   --->   Operation 54 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_10 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read26"   --->   Operation 55 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_11 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read25"   --->   Operation 56 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_12 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read24"   --->   Operation 57 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_13 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read23"   --->   Operation 58 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_14 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read8"   --->   Operation 59 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (2.13ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1, i64 %C_0, i4096 %weights_val_read, i64 %p_read_14, i64 %p_read_13, i64 %p_read_12, i64 %p_read_11, i64 %p_read_10, i64 %p_read_9, i64 %p_read_8, i64 %p_read"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i64 %output_0, i64 0, i64 0"   --->   Operation 61 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%output_0_addr_1 = getelementptr i64 %output_0, i64 0, i64 1"   --->   Operation 62 'getelementptr' 'output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 64 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_1"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 0.79>
ST_6 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1, i64 %C_0, i4096 %weights_val_read, i64 %p_read_14, i64 %p_read_13, i64 %p_read_12, i64 %p_read_11, i64 %p_read_10, i64 %p_read_9, i64 %p_read_8, i64 %p_read"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%output_0_addr_2 = getelementptr i64 %output_0, i64 0, i64 2"   --->   Operation 66 'getelementptr' 'output_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%output_0_addr_3 = getelementptr i64 %output_0, i64 0, i64 3"   --->   Operation 67 'getelementptr' 'output_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_2"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 69 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_3"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.13>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%biases_val_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %biases_val"   --->   Operation 70 'read' 'biases_val_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [2/2] (2.13ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1, i64 %C_0, i512 %biases_val_read, i64 %net_0"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%output_0_addr_4 = getelementptr i64 %output_0, i64 0, i64 4"   --->   Operation 72 'getelementptr' 'output_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%output_0_addr_5 = getelementptr i64 %output_0, i64 0, i64 5"   --->   Operation 73 'getelementptr' 'output_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_4"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 75 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_5"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 0.79>
ST_8 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1, i64 %C_0, i512 %biases_val_read, i64 %net_0"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%output_0_addr_6 = getelementptr i64 %output_0, i64 0, i64 6"   --->   Operation 77 'getelementptr' 'output_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%output_0_addr_7 = getelementptr i64 %output_0, i64 0, i64 7"   --->   Operation 78 'getelementptr' 'output_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_6"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 80 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %output_0_addr_7"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1, i64 %net_0, i64 %output_0"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1, i64 %net_0, i64 %output_0"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.79>
ST_11 : Operation 83 [2/2] (0.79ns)   --->   "%output_0_load = load i3 %output_0_addr" [../layer.h:170]   --->   Operation 83 'load' 'output_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 84 [2/2] (0.79ns)   --->   "%output_0_load_1 = load i3 %output_0_addr_1" [../layer.h:170]   --->   Operation 84 'load' 'output_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 0.79>
ST_12 : Operation 85 [1/2] (0.79ns)   --->   "%output_0_load = load i3 %output_0_addr" [../layer.h:170]   --->   Operation 85 'load' 'output_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 86 [1/2] (0.79ns)   --->   "%output_0_load_1 = load i3 %output_0_addr_1" [../layer.h:170]   --->   Operation 86 'load' 'output_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 87 [2/2] (0.79ns)   --->   "%output_0_load_2 = load i3 %output_0_addr_2" [../layer.h:170]   --->   Operation 87 'load' 'output_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 88 [2/2] (0.79ns)   --->   "%output_0_load_3 = load i3 %output_0_addr_3" [../layer.h:170]   --->   Operation 88 'load' 'output_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 13 <SV = 12> <Delay = 0.79>
ST_13 : Operation 89 [1/2] (0.79ns)   --->   "%output_0_load_2 = load i3 %output_0_addr_2" [../layer.h:170]   --->   Operation 89 'load' 'output_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 90 [1/2] (0.79ns)   --->   "%output_0_load_3 = load i3 %output_0_addr_3" [../layer.h:170]   --->   Operation 90 'load' 'output_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 91 [2/2] (0.79ns)   --->   "%output_0_load_4 = load i3 %output_0_addr_4" [../layer.h:170]   --->   Operation 91 'load' 'output_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 92 [2/2] (0.79ns)   --->   "%output_0_load_5 = load i3 %output_0_addr_5" [../layer.h:170]   --->   Operation 92 'load' 'output_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 0.79>
ST_14 : Operation 93 [1/2] (0.79ns)   --->   "%output_0_load_4 = load i3 %output_0_addr_4" [../layer.h:170]   --->   Operation 93 'load' 'output_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 94 [1/2] (0.79ns)   --->   "%output_0_load_5 = load i3 %output_0_addr_5" [../layer.h:170]   --->   Operation 94 'load' 'output_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 95 [2/2] (0.79ns)   --->   "%output_0_load_6 = load i3 %output_0_addr_6" [../layer.h:170]   --->   Operation 95 'load' 'output_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 96 [2/2] (0.79ns)   --->   "%output_0_load_7 = load i3 %output_0_addr_7" [../layer.h:170]   --->   Operation 96 'load' 'output_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 15 <SV = 14> <Delay = 0.79>
ST_15 : Operation 97 [1/2] (0.79ns)   --->   "%output_0_load_6 = load i3 %output_0_addr_6" [../layer.h:170]   --->   Operation 97 'load' 'output_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 98 [1/2] (0.79ns)   --->   "%output_0_load_7 = load i3 %output_0_addr_7" [../layer.h:170]   --->   Operation 98 'load' 'output_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%mrv = insertvalue i512 <undef>, i64 %output_0_load" [../layer.h:221]   --->   Operation 99 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i512 %mrv, i64 %output_0_load_1" [../layer.h:221]   --->   Operation 100 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i512 %mrv_1, i64 %output_0_load_2" [../layer.h:221]   --->   Operation 101 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i512 %mrv_2, i64 %output_0_load_3" [../layer.h:221]   --->   Operation 102 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i512 %mrv_3, i64 %output_0_load_4" [../layer.h:221]   --->   Operation 103 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i512 %mrv_4, i64 %output_0_load_5" [../layer.h:221]   --->   Operation 104 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i512 %mrv_5, i64 %output_0_load_6" [../layer.h:221]   --->   Operation 105 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i512 %mrv_6, i64 %output_0_load_7" [../layer.h:221]   --->   Operation 106 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln221 = ret i512 %mrv_7" [../layer.h:221]   --->   Operation 107 'ret' 'ret_ln221' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_0              (alloca       ) [ 0011111110000000]
net_0            (alloca       ) [ 0011111111100000]
output_0         (alloca       ) [ 0011111111100000]
C_0_addr         (getelementptr) [ 0000000000000000]
C_0_addr_1       (getelementptr) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
net_0_addr       (getelementptr) [ 0000000000000000]
net_0_addr_1     (getelementptr) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
C_0_addr_2       (getelementptr) [ 0000000000000000]
C_0_addr_3       (getelementptr) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
net_0_addr_2     (getelementptr) [ 0000000000000000]
net_0_addr_3     (getelementptr) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
C_0_addr_4       (getelementptr) [ 0000000000000000]
C_0_addr_5       (getelementptr) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
net_0_addr_4     (getelementptr) [ 0000000000000000]
net_0_addr_5     (getelementptr) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
C_0_addr_6       (getelementptr) [ 0000000000000000]
C_0_addr_7       (getelementptr) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
net_0_addr_6     (getelementptr) [ 0000000000000000]
net_0_addr_7     (getelementptr) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
weights_val_read (read         ) [ 0000001000000000]
p_read           (read         ) [ 0000001000000000]
p_read_8         (read         ) [ 0000001000000000]
p_read_9         (read         ) [ 0000001000000000]
p_read_10        (read         ) [ 0000001000000000]
p_read_11        (read         ) [ 0000001000000000]
p_read_12        (read         ) [ 0000001000000000]
p_read_13        (read         ) [ 0000001000000000]
p_read_14        (read         ) [ 0000001000000000]
output_0_addr    (getelementptr) [ 0000001111111000]
output_0_addr_1  (getelementptr) [ 0000001111111000]
store_ln0        (store        ) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
call_ln0         (call         ) [ 0000000000000000]
output_0_addr_2  (getelementptr) [ 0000000111111100]
output_0_addr_3  (getelementptr) [ 0000000111111100]
store_ln0        (store        ) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
biases_val_read  (read         ) [ 0000000010000000]
output_0_addr_4  (getelementptr) [ 0000000011111110]
output_0_addr_5  (getelementptr) [ 0000000011111110]
store_ln0        (store        ) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
call_ln0         (call         ) [ 0000000000000000]
output_0_addr_6  (getelementptr) [ 0000000001111111]
output_0_addr_7  (getelementptr) [ 0000000001111111]
store_ln0        (store        ) [ 0000000000000000]
store_ln0        (store        ) [ 0000000000000000]
call_ln0         (call         ) [ 0000000000000000]
output_0_load    (load         ) [ 0000000000000111]
output_0_load_1  (load         ) [ 0000000000000111]
output_0_load_2  (load         ) [ 0000000000000011]
output_0_load_3  (load         ) [ 0000000000000011]
output_0_load_4  (load         ) [ 0000000000000001]
output_0_load_5  (load         ) [ 0000000000000001]
output_0_load_6  (load         ) [ 0000000000000000]
output_0_load_7  (load         ) [ 0000000000000000]
mrv              (insertvalue  ) [ 0000000000000000]
mrv_1            (insertvalue  ) [ 0000000000000000]
mrv_2            (insertvalue  ) [ 0000000000000000]
mrv_3            (insertvalue  ) [ 0000000000000000]
mrv_4            (insertvalue  ) [ 0000000000000000]
mrv_5            (insertvalue  ) [ 0000000000000000]
mrv_6            (insertvalue  ) [ 0000000000000000]
mrv_7            (insertvalue  ) [ 0000000000000000]
ret_ln221        (ret          ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read23">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read23"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read24">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read24"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read25">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read26">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read26"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read27">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read27"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read28">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read28"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read29">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read29"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="biases_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4096"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="C_0_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="net_0_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_0/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_0_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="weights_val_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4096" slack="0"/>
<pin id="66" dir="0" index="1" bw="4096" slack="0"/>
<pin id="67" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_val_read/5 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_8_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_9_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_10_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_11_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_12_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_13_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_14_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="biases_val_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="512" slack="0"/>
<pin id="120" dir="0" index="1" bw="512" slack="0"/>
<pin id="121" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_val_read/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="C_0_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="C_0_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="3" slack="0"/>
<pin id="146" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="148" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 store_ln0/3 store_ln0/3 store_ln0/4 store_ln0/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="net_0_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="net_0_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="3" slack="0"/>
<pin id="175" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="177" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 store_ln0/3 store_ln0/3 store_ln0/4 store_ln0/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="C_0_addr_2_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="C_0_addr_3_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_3/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="net_0_addr_2_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_2/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="net_0_addr_3_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="3" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_3/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="C_0_addr_4_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_4/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="C_0_addr_5_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_5/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="net_0_addr_4_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_4/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="net_0_addr_5_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_5/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="C_0_addr_6_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_6/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="C_0_addr_7_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_7/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="net_0_addr_6_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_6/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="net_0_addr_7_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_7/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="output_0_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="output_0_addr_1_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_1/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="0" index="2" bw="0" slack="0"/>
<pin id="297" dir="0" index="4" bw="3" slack="0"/>
<pin id="298" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="299" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="64" slack="0"/>
<pin id="300" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/5 store_ln0/5 store_ln0/6 store_ln0/6 store_ln0/7 store_ln0/7 store_ln0/8 store_ln0/8 output_0_load/11 output_0_load_1/11 output_0_load_2/12 output_0_load_3/12 output_0_load_4/13 output_0_load_5/13 output_0_load_6/14 output_0_load_7/14 "/>
</bind>
</comp>

<comp id="305" class="1004" name="output_0_addr_2_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_2/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="output_0_addr_3_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="3" slack="0"/>
<pin id="316" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_3/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="output_0_addr_4_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="4" slack="0"/>
<pin id="325" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_4/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="output_0_addr_5_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_5/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="output_0_addr_6_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="4" slack="0"/>
<pin id="341" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_6/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="output_0_addr_7_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_7/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="0" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="4096" slack="0"/>
<pin id="357" dir="0" index="3" bw="64" slack="0"/>
<pin id="358" dir="0" index="4" bw="64" slack="0"/>
<pin id="359" dir="0" index="5" bw="64" slack="0"/>
<pin id="360" dir="0" index="6" bw="64" slack="0"/>
<pin id="361" dir="0" index="7" bw="64" slack="0"/>
<pin id="362" dir="0" index="8" bw="64" slack="0"/>
<pin id="363" dir="0" index="9" bw="64" slack="0"/>
<pin id="364" dir="0" index="10" bw="64" slack="0"/>
<pin id="365" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="512" slack="0"/>
<pin id="380" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="390" class="1004" name="mrv_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="512" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="3"/>
<pin id="393" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/15 "/>
</bind>
</comp>

<comp id="395" class="1004" name="mrv_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="512" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="3"/>
<pin id="398" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/15 "/>
</bind>
</comp>

<comp id="400" class="1004" name="mrv_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="512" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="2"/>
<pin id="403" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/15 "/>
</bind>
</comp>

<comp id="405" class="1004" name="mrv_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="512" slack="0"/>
<pin id="407" dir="0" index="1" bw="64" slack="2"/>
<pin id="408" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/15 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mrv_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="512" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="1"/>
<pin id="413" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/15 "/>
</bind>
</comp>

<comp id="415" class="1004" name="mrv_5_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="512" slack="0"/>
<pin id="417" dir="0" index="1" bw="64" slack="1"/>
<pin id="418" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/15 "/>
</bind>
</comp>

<comp id="420" class="1004" name="mrv_6_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="512" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/15 "/>
</bind>
</comp>

<comp id="426" class="1004" name="mrv_7_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="512" slack="0"/>
<pin id="428" dir="0" index="1" bw="64" slack="0"/>
<pin id="429" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/15 "/>
</bind>
</comp>

<comp id="432" class="1005" name="weights_val_read_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4096" slack="1"/>
<pin id="434" dir="1" index="1" bw="4096" slack="1"/>
</pin_list>
<bind>
<opset="weights_val_read "/>
</bind>
</comp>

<comp id="437" class="1005" name="p_read_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="442" class="1005" name="p_read_8_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="447" class="1005" name="p_read_9_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="1"/>
<pin id="449" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="452" class="1005" name="p_read_10_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="457" class="1005" name="p_read_11_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="1"/>
<pin id="459" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="462" class="1005" name="p_read_12_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="467" class="1005" name="p_read_13_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="472" class="1005" name="p_read_14_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="477" class="1005" name="output_0_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="6"/>
<pin id="479" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="output_0_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="output_0_addr_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="6"/>
<pin id="484" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="output_0_addr_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="output_0_addr_2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="6"/>
<pin id="489" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="output_0_addr_2 "/>
</bind>
</comp>

<comp id="492" class="1005" name="output_0_addr_3_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="6"/>
<pin id="494" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="output_0_addr_3 "/>
</bind>
</comp>

<comp id="497" class="1005" name="biases_val_read_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="512" slack="1"/>
<pin id="499" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="biases_val_read "/>
</bind>
</comp>

<comp id="502" class="1005" name="output_0_addr_4_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="6"/>
<pin id="504" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="output_0_addr_4 "/>
</bind>
</comp>

<comp id="507" class="1005" name="output_0_addr_5_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="6"/>
<pin id="509" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="output_0_addr_5 "/>
</bind>
</comp>

<comp id="512" class="1005" name="output_0_addr_6_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="6"/>
<pin id="514" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="output_0_addr_6 "/>
</bind>
</comp>

<comp id="517" class="1005" name="output_0_addr_7_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="6"/>
<pin id="519" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="output_0_addr_7 "/>
</bind>
</comp>

<comp id="522" class="1005" name="output_0_load_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="3"/>
<pin id="524" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_0_load "/>
</bind>
</comp>

<comp id="527" class="1005" name="output_0_load_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="3"/>
<pin id="529" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_0_load_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="output_0_load_2_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="2"/>
<pin id="534" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_0_load_2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="output_0_load_3_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="2"/>
<pin id="539" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_0_load_3 "/>
</bind>
</comp>

<comp id="542" class="1005" name="output_0_load_4_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_0_load_4 "/>
</bind>
</comp>

<comp id="547" class="1005" name="output_0_load_5_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="1"/>
<pin id="549" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_0_load_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="38" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="52" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="52" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="150"><net_src comp="124" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="158"><net_src comp="56" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="166"><net_src comp="56" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="179"><net_src comp="153" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="182" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="197"><net_src comp="189" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="198" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="213"><net_src comp="205" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="214" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="229"><net_src comp="221" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="230" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="245"><net_src comp="237" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="260"><net_src comp="246" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="261"><net_src comp="253" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="22" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="262" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="277"><net_src comp="269" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="283"><net_src comp="22" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="22" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="292" pin=4"/></net>

<net id="302"><net_src comp="278" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="26" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="319"><net_src comp="305" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="320"><net_src comp="312" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="326"><net_src comp="22" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="30" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="321" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="336"><net_src comp="328" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="342"><net_src comp="22" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="22" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="351"><net_src comp="337" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="352"><net_src comp="344" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="367"><net_src comp="64" pin="2"/><net_sink comp="353" pin=2"/></net>

<net id="368"><net_src comp="112" pin="2"/><net_sink comp="353" pin=3"/></net>

<net id="369"><net_src comp="106" pin="2"/><net_sink comp="353" pin=4"/></net>

<net id="370"><net_src comp="100" pin="2"/><net_sink comp="353" pin=5"/></net>

<net id="371"><net_src comp="94" pin="2"/><net_sink comp="353" pin=6"/></net>

<net id="372"><net_src comp="88" pin="2"/><net_sink comp="353" pin=7"/></net>

<net id="373"><net_src comp="82" pin="2"/><net_sink comp="353" pin=8"/></net>

<net id="374"><net_src comp="76" pin="2"/><net_sink comp="353" pin=9"/></net>

<net id="375"><net_src comp="70" pin="2"/><net_sink comp="353" pin=10"/></net>

<net id="382"><net_src comp="46" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="118" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="292" pin="7"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="292" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="64" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="440"><net_src comp="70" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="353" pin=10"/></net>

<net id="445"><net_src comp="76" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="353" pin=9"/></net>

<net id="450"><net_src comp="82" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="353" pin=8"/></net>

<net id="455"><net_src comp="88" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="353" pin=7"/></net>

<net id="460"><net_src comp="94" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="353" pin=6"/></net>

<net id="465"><net_src comp="100" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="353" pin=5"/></net>

<net id="470"><net_src comp="106" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="353" pin=4"/></net>

<net id="475"><net_src comp="112" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="353" pin=3"/></net>

<net id="480"><net_src comp="278" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="485"><net_src comp="285" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="490"><net_src comp="305" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="495"><net_src comp="312" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="500"><net_src comp="118" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="505"><net_src comp="321" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="510"><net_src comp="328" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="515"><net_src comp="337" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="520"><net_src comp="344" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="525"><net_src comp="292" pin="7"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="530"><net_src comp="292" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="535"><net_src comp="292" pin="7"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="540"><net_src comp="292" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="545"><net_src comp="292" pin="7"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="550"><net_src comp="292" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="415" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: forwardPropagation<8, 8> : p_read8 | {5 }
	Port: forwardPropagation<8, 8> : p_read23 | {5 }
	Port: forwardPropagation<8, 8> : p_read24 | {5 }
	Port: forwardPropagation<8, 8> : p_read25 | {5 }
	Port: forwardPropagation<8, 8> : p_read26 | {5 }
	Port: forwardPropagation<8, 8> : p_read27 | {5 }
	Port: forwardPropagation<8, 8> : p_read28 | {5 }
	Port: forwardPropagation<8, 8> : p_read29 | {5 }
	Port: forwardPropagation<8, 8> : weights_val | {5 }
	Port: forwardPropagation<8, 8> : biases_val | {7 }
  - Chain level:
	State 1
		C_0_addr : 1
		C_0_addr_1 : 1
		store_ln0 : 2
		store_ln0 : 2
		net_0_addr : 1
		net_0_addr_1 : 1
		store_ln0 : 2
		store_ln0 : 2
	State 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 3
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 4
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 5
		store_ln0 : 1
		store_ln0 : 1
	State 6
		store_ln0 : 1
		store_ln0 : 1
	State 7
		store_ln0 : 1
		store_ln0 : 1
	State 8
		store_ln0 : 1
		store_ln0 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		ret_ln221 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 |   112   |  4.401  |  12763  |  25385  |
|   call   | grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376 |    3    |  1.467  |   709   |   3003  |
|          |  grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384 |    0    |  0.978  |   136   |   179   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                 weights_val_read_read_fu_64                 |    0    |    0    |    0    |    0    |
|          |                      p_read_read_fu_70                      |    0    |    0    |    0    |    0    |
|          |                     p_read_8_read_fu_76                     |    0    |    0    |    0    |    0    |
|          |                     p_read_9_read_fu_82                     |    0    |    0    |    0    |    0    |
|   read   |                     p_read_10_read_fu_88                    |    0    |    0    |    0    |    0    |
|          |                     p_read_11_read_fu_94                    |    0    |    0    |    0    |    0    |
|          |                    p_read_12_read_fu_100                    |    0    |    0    |    0    |    0    |
|          |                    p_read_13_read_fu_106                    |    0    |    0    |    0    |    0    |
|          |                    p_read_14_read_fu_112                    |    0    |    0    |    0    |    0    |
|          |                 biases_val_read_read_fu_118                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                          mrv_fu_390                         |    0    |    0    |    0    |    0    |
|          |                         mrv_1_fu_395                        |    0    |    0    |    0    |    0    |
|          |                         mrv_2_fu_400                        |    0    |    0    |    0    |    0    |
|insertvalue|                         mrv_3_fu_405                        |    0    |    0    |    0    |    0    |
|          |                         mrv_4_fu_410                        |    0    |    0    |    0    |    0    |
|          |                         mrv_5_fu_415                        |    0    |    0    |    0    |    0    |
|          |                         mrv_6_fu_420                        |    0    |    0    |    0    |    0    |
|          |                         mrv_7_fu_426                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                             |   115   |  6.846  |  13608  |  28567  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|   C_0  |    0   |   128  |    8   |    0   |
|  net_0 |    0   |   128  |    8   |    0   |
|output_0|    0   |   128  |    8   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   384  |   24   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| biases_val_read_reg_497|   512  |
| output_0_addr_1_reg_482|    3   |
| output_0_addr_2_reg_487|    3   |
| output_0_addr_3_reg_492|    3   |
| output_0_addr_4_reg_502|    3   |
| output_0_addr_5_reg_507|    3   |
| output_0_addr_6_reg_512|    3   |
| output_0_addr_7_reg_517|    3   |
|  output_0_addr_reg_477 |    3   |
| output_0_load_1_reg_527|   64   |
| output_0_load_2_reg_532|   64   |
| output_0_load_3_reg_537|   64   |
| output_0_load_4_reg_542|   64   |
| output_0_load_5_reg_547|   64   |
|  output_0_load_reg_522 |   64   |
|    p_read_10_reg_452   |   64   |
|    p_read_11_reg_457   |   64   |
|    p_read_12_reg_462   |   64   |
|    p_read_13_reg_467   |   64   |
|    p_read_14_reg_472   |   64   |
|    p_read_8_reg_442    |   64   |
|    p_read_9_reg_447    |   64   |
|     p_read_reg_437     |   64   |
|weights_val_read_reg_432|  4096  |
+------------------------+--------+
|          Total         |  5528  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      grp_access_fu_140                      |  p0  |   4  |   3  |   12   ||    0    ||    20   |
|                      grp_access_fu_140                      |  p2  |   4  |   0  |    0   ||    0    ||    20   |
|                      grp_access_fu_169                      |  p0  |   4  |   3  |   12   ||    0    ||    20   |
|                      grp_access_fu_169                      |  p2  |   4  |   0  |    0   ||    0    ||    20   |
|                      grp_access_fu_292                      |  p0  |   8  |   3  |   24   ||    0    ||    43   |
|                      grp_access_fu_292                      |  p2  |   8  |   0  |    0   ||    0    ||    43   |
|  grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 |  p2  |   2  | 4096 |  8192  ||    0    ||    9    |
|  grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 |  p3  |   2  |  64  |   128  ||    0    ||    9    |
|  grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 |  p4  |   2  |  64  |   128  ||    0    ||    9    |
|  grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 |  p5  |   2  |  64  |   128  ||    0    ||    9    |
|  grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 |  p6  |   2  |  64  |   128  ||    0    ||    9    |
|  grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 |  p7  |   2  |  64  |   128  ||    0    ||    9    |
|  grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 |  p8  |   2  |  64  |   128  ||    0    ||    9    |
|  grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 |  p9  |   2  |  64  |   128  ||    0    ||    9    |
|  grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 |  p10 |   2  |  64  |   128  ||    0    ||    9    |
| grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376 |  p2  |   2  |  512 |  1024  ||    0    ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                            Total                            |      |      |      |  10288 ||  8.984  ||    0    ||   256   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   115  |    6   |  13608 |  28567 |    -   |
|   Memory  |    0   |    -   |    -   |   384  |   24   |    0   |
|Multiplexer|    -   |    -   |    8   |    0   |   256  |    -   |
|  Register |    -   |    -   |    -   |  5528  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   115  |   15   |  19520 |  28847 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
