{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654941538406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654941538406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 11:58:58 2022 " "Processing started: Sat Jun 11 11:58:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654941538406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941538406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB2 -c LAB2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2 -c LAB2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941538406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654941538638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654941538638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2-comp " "Found design unit 1: LAB2-comp" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654941544896 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2 " "Found entity 1: LAB2" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654941544896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB2 " "Elaborating entity \"LAB2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654941544916 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BB LAB2.vhd(30) " "VHDL Process Statement warning at LAB2.vhd(30): inferring latch(es) for signal or variable \"BB\", which holds its previous value in one or more paths through the process" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654941544919 "|LAB2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BC LAB2.vhd(30) " "VHDL Process Statement warning at LAB2.vhd(30): inferring latch(es) for signal or variable \"BC\", which holds its previous value in one or more paths through the process" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654941544919 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[0\] LAB2.vhd(30) " "Inferred latch for \"BC\[0\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[1\] LAB2.vhd(30) " "Inferred latch for \"BC\[1\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[2\] LAB2.vhd(30) " "Inferred latch for \"BC\[2\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[3\] LAB2.vhd(30) " "Inferred latch for \"BC\[3\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[4\] LAB2.vhd(30) " "Inferred latch for \"BC\[4\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[5\] LAB2.vhd(30) " "Inferred latch for \"BC\[5\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[6\] LAB2.vhd(30) " "Inferred latch for \"BC\[6\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[7\] LAB2.vhd(30) " "Inferred latch for \"BC\[7\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[8\] LAB2.vhd(30) " "Inferred latch for \"BC\[8\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[9\] LAB2.vhd(30) " "Inferred latch for \"BC\[9\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[10\] LAB2.vhd(30) " "Inferred latch for \"BC\[10\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[11\] LAB2.vhd(30) " "Inferred latch for \"BC\[11\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[12\] LAB2.vhd(30) " "Inferred latch for \"BC\[12\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[13\] LAB2.vhd(30) " "Inferred latch for \"BC\[13\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[14\] LAB2.vhd(30) " "Inferred latch for \"BC\[14\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[15\] LAB2.vhd(30) " "Inferred latch for \"BC\[15\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[0\] LAB2.vhd(30) " "Inferred latch for \"BB\[0\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[1\] LAB2.vhd(30) " "Inferred latch for \"BB\[1\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[2\] LAB2.vhd(30) " "Inferred latch for \"BB\[2\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[3\] LAB2.vhd(30) " "Inferred latch for \"BB\[3\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[4\] LAB2.vhd(30) " "Inferred latch for \"BB\[4\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[5\] LAB2.vhd(30) " "Inferred latch for \"BB\[5\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[6\] LAB2.vhd(30) " "Inferred latch for \"BB\[6\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[7\] LAB2.vhd(30) " "Inferred latch for \"BB\[7\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[8\] LAB2.vhd(30) " "Inferred latch for \"BB\[8\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[9\] LAB2.vhd(30) " "Inferred latch for \"BB\[9\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[10\] LAB2.vhd(30) " "Inferred latch for \"BB\[10\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[11\] LAB2.vhd(30) " "Inferred latch for \"BB\[11\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[12\] LAB2.vhd(30) " "Inferred latch for \"BB\[12\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[13\] LAB2.vhd(30) " "Inferred latch for \"BB\[13\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[14\] LAB2.vhd(30) " "Inferred latch for \"BB\[14\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[15\] LAB2.vhd(30) " "Inferred latch for \"BB\[15\]\" at LAB2.vhd(30)" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941544920 "|LAB2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[0\]\$latch " "Latch BB\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545323 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[1\]\$latch " "Latch BB\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545323 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[2\]\$latch " "Latch BB\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545323 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[3\]\$latch " "Latch BB\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545323 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[4\]\$latch " "Latch BB\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545323 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[5\]\$latch " "Latch BB\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545323 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[6\]\$latch " "Latch BB\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545323 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[7\]\$latch " "Latch BB\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545323 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[8\]\$latch " "Latch BB\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545323 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[9\]\$latch " "Latch BB\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545323 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[10\]\$latch " "Latch BB\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545323 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[11\]\$latch " "Latch BB\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545323 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[12\]\$latch " "Latch BB\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545323 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[13\]\$latch " "Latch BB\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[14\]\$latch " "Latch BB\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[15\]\$latch " "Latch BB\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[0\]\$latch " "Latch BC\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[1\]\$latch " "Latch BC\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[2\]\$latch " "Latch BC\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[3\]\$latch " "Latch BC\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[4\]\$latch " "Latch BC\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[5\]\$latch " "Latch BC\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[6\]\$latch " "Latch BC\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[7\]\$latch " "Latch BC\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[8\]\$latch " "Latch BC\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[9\]\$latch " "Latch BC\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[10\]\$latch " "Latch BC\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[11\]\$latch " "Latch BC\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[12\]\$latch " "Latch BC\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[13\]\$latch " "Latch BC\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[14\]\$latch " "Latch BC\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[15\]\$latch " "Latch BC\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654941545324 ""}  } { { "LAB2.vhd" "" { Text "C:/Users/Kacper/Desktop/Dutka_Fryt/LAB2/LAB2.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654941545324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654941545438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654941547745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654941547745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "910 " "Implemented 910 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654941547794 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654941547794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "763 " "Implemented 763 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654941547794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654941547794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654941547805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 11:59:07 2022 " "Processing ended: Sat Jun 11 11:59:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654941547805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654941547805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654941547805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654941547805 ""}
