INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGACodes/testScript/callPWM/callPWM.srcs/sources_1/imports/Submodulos/ROM_grados_numericos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_grados_numericos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGACodes/testScript/callPWM/callPWM.srcs/sources_1/imports/Submodulos/controlador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGACodes/testScript/callPWM/callPWM.srcs/sources_1/imports/Submodulos/divisor_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divisor_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGACodes/testScript/callPWM/callPWM.srcs/sources_1/imports/Submodulos/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGACodes/testScript/callPWM/callPWM.srcs/sources_1/imports/Submodulos/rotary_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotary_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGACodes/testScript/callPWM/callPWM.srcs/sources_1/imports/Submodulos/transmisor_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmisor_async
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGACodes/testScript/callPWM/callPWM.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [C:/FPGACodes/testScript/callPWM/callPWM.srcs/sources_1/new/topModule.v:104]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/FPGACodes/testScript/callPWM/callPWM.srcs/sources_1/new/topModule.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGACodes/testScript/callPWM/callPWM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
