
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.00000000000000000000;
1.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_1";
mvm_20_20_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_1' with
	the parameters "20,20,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "1,20,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 816 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b16_g1'
  Processing 'mvm_20_20_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:39  199911.0      1.07     542.1   11108.7                          
    0:00:39  199911.0      1.07     542.1   11108.7                          
    0:00:39  200246.1      1.07     542.1   11108.7                          
    0:00:39  200573.3      1.07     542.1   11108.7                          
    0:00:40  200900.5      1.07     542.1   11108.7                          
    0:00:40  201227.7      1.07     542.1   11108.7                          
    0:00:40  201554.8      1.07     542.1   11108.7                          
    0:00:55  196446.1      0.61     349.7    2947.3                          
    0:00:56  196446.1      0.61     349.7    2947.3                          
    0:00:56  196446.1      0.61     349.7    2947.3                          
    0:00:56  196445.3      0.61     349.7    2947.3                          
    0:00:56  196445.3      0.61     349.7    2947.3                          
    0:00:57  196445.3      0.61     349.7    2947.3                          
    0:01:16  154122.3      0.57     208.3       0.0                          
    0:01:23  153967.7      0.57     207.1       0.0                          
    0:01:25  153973.3      0.57     206.8       0.0                          
    0:01:26  153982.9      0.56     205.7       0.0                          
    0:01:27  153981.5      0.55     204.3       0.0                          
    0:01:28  153981.5      0.55     203.6       0.0                          
    0:01:29  153988.7      0.53     200.7       0.0                          
    0:01:30  153989.8      0.53     199.5       0.0                          
    0:01:31  153996.4      0.53     195.6       0.0                          
    0:01:32  153995.1      0.52     195.5       0.0                          
    0:01:32  153997.0      0.52     194.8       0.0                          
    0:01:33  153998.8      0.52     194.0       0.0                          
    0:01:33  154000.7      0.52     193.2       0.0                          
    0:01:33  154002.6      0.52     193.0       0.0                          
    0:01:34  154006.3      0.52     192.9       0.0                          
    0:01:34  154011.9      0.52     192.0       0.0                          
    0:01:35  154015.3      0.51     191.0       0.0                          
    0:01:35  154015.6      0.51     190.5       0.0                          
    0:01:36  154015.9      0.51     190.3       0.0                          
    0:01:36  153845.4      0.51     190.3       0.0                          
    0:01:36  153845.4      0.51     190.3       0.0                          
    0:01:37  153845.4      0.51     190.3       0.0                          
    0:01:37  153845.4      0.51     190.3       0.0                          
    0:01:37  153845.4      0.51     190.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:37  153845.4      0.51     190.3       0.0                          
    0:01:37  153852.5      0.49     188.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[20]/D
    0:01:37  153859.7      0.48     187.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[20]/D
    0:01:37  153861.3      0.48     186.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[20]/D
    0:01:37  153873.8      0.47     181.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[26]/D
    0:01:37  153881.0      0.47     180.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[25]/D
    0:01:37  153884.5      0.47     180.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[27]/D
    0:01:37  153889.2      0.47     180.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:01:38  153895.9      0.46     178.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[20]/D
    0:01:38  153900.7      0.46     176.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[24]/D
    0:01:38  153903.6      0.46     176.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:01:38  153912.7      0.46     175.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:01:38  153916.9      0.46     175.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:01:38  153924.9      0.45     172.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[21]/D
    0:01:38  153932.6      0.44     171.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[20]/D
    0:01:38  153943.2      0.44     168.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[20]/D
    0:01:38  153943.5      0.44     168.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[20]/D
    0:01:38  153947.8      0.43     168.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[28]/D
    0:01:38  153948.0      0.43     168.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[28]/D
    0:01:38  153964.0      0.43     167.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[20]/D
    0:01:39  153975.4      0.42     166.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[25]/D
    0:01:39  153982.6      0.42     165.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:39  153989.0      0.42     165.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:01:39  153996.4      0.42     164.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:01:39  154003.6      0.42     163.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:39  154013.2      0.42     161.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:39  154022.5      0.42     161.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[20]/D
    0:01:39  154024.4      0.41     161.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[26]/D
    0:01:39  154031.3      0.41     160.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[28]/D
    0:01:39  154035.3      0.41     160.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[29]/D
    0:01:39  154040.6      0.41     159.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[21]/D
    0:01:39  154045.1      0.41     159.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[29]/D
    0:01:40  154043.8      0.41     159.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[20]/D
    0:01:40  154051.0      0.41     158.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[20]/D
    0:01:40  154065.1      0.40     157.4       0.0 path/path/path/genblk1.add_in_reg[24]/D
    0:01:40  154075.2      0.40     156.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[29]/D
    0:01:40  154083.7      0.40     155.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[28]/D
    0:01:40  154091.4      0.40     155.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:01:40  154095.7      0.40     155.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[28]/D
    0:01:40  154104.7      0.40     155.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[20]/D
    0:01:40  154113.2      0.39     154.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[19]/D
    0:01:40  154119.1      0.39     154.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[21]/D
    0:01:41  154127.6      0.39     153.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[27]/D
    0:01:41  154132.6      0.39     153.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:41  154140.1      0.39     153.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:41  154152.8      0.39     152.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[20]/D
    0:01:41  154157.6      0.39     152.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[26]/D
    0:01:41  154165.4      0.39     152.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[28]/D
    0:01:41  154173.3      0.39     151.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:41  154183.4      0.38     150.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:01:41  154186.9      0.38     150.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:42  154197.8      0.38     150.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[28]/D
    0:01:42  154202.6      0.38     150.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[20]/D
    0:01:42  154207.4      0.38     149.9       0.0 path/path/path/genblk1.add_in_reg[24]/D
    0:01:42  154214.3      0.38     149.5       0.0 path/path/path/genblk1.add_in_reg[24]/D
    0:01:42  154221.7      0.38     149.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:42  154226.5      0.38     148.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[21]/D
    0:01:42  154232.4      0.38     148.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[21]/D
    0:01:42  154245.7      0.38     148.3       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:42  154252.1      0.38     148.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[19]/D
    0:01:42  154260.8      0.38     147.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:01:42  154264.3      0.37     147.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:01:42  154267.2      0.37     147.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:01:43  154272.5      0.37     146.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:01:43  154276.0      0.37     146.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:43  154281.9      0.37     146.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[20]/D
    0:01:43  154287.4      0.37     146.2       0.0 path/path/path/genblk1.add_in_reg[29]/D
    0:01:43  154290.1      0.37     146.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:43  154293.8      0.37     145.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[27]/D
    0:01:43  154296.5      0.37     145.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:43  154301.5      0.37     145.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:43  154308.7      0.37     145.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:01:43  154316.7      0.37     144.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:01:43  154318.8      0.36     144.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[21]/D
    0:01:44  154323.1      0.36     144.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:44  154324.7      0.36     144.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:44  154327.9      0.36     144.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:01:44  154335.1      0.36     143.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[28]/D
    0:01:44  154339.3      0.36     143.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:44  154344.4      0.36     143.5       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:44  154352.6      0.36     143.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:44  154360.6      0.36     143.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:01:44  154365.1      0.36     142.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[20]/D
    0:01:44  154370.4      0.36     142.8       0.0 path/path/path/genblk1.add_in_reg[21]/D
    0:01:44  154375.0      0.36     142.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:44  154380.8      0.36     142.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[19]/D
    0:01:44  154384.0      0.36     142.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[20]/D
    0:01:45  154386.9      0.36     141.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[20]/D
    0:01:45  154394.1      0.36     141.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[21]/D
    0:01:45  154396.8      0.36     141.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[25]/D
    0:01:45  154404.5      0.35     141.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[29]/D
    0:01:45  154411.7      0.35     141.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[28]/D
    0:01:45  154417.8      0.35     141.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[20]/D
    0:01:45  154420.7      0.35     140.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:45  154426.0      0.35     140.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:01:45  154431.1      0.35     140.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:01:45  154439.9      0.35     140.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:01:45  154442.3      0.35     139.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:01:45  154448.4      0.35     139.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[21]/D
    0:01:46  154451.8      0.35     139.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[20]/D
    0:01:46  154456.1      0.35     139.5       0.0 path/path/path/genblk1.add_in_reg[20]/D
    0:01:46  154458.7      0.35     139.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:46  154466.5      0.35     139.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[21]/D
    0:01:46  154473.1      0.35     139.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:01:46  154477.9      0.35     138.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:46  154489.6      0.35     138.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[26]/D
    0:01:46  154491.7      0.35     138.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:01:46  154500.0      0.35     138.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:01:46  154511.9      0.35     137.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:46  154514.3      0.35     137.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:01:46  154519.4      0.35     137.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:46  154520.7      0.35     137.4       0.0 path/path/path/genblk1.add_in_reg[24]/D
    0:01:47  154522.3      0.34     137.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:47  154528.2      0.34     137.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[28]/D
    0:01:47  154533.2      0.34     136.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:01:47  154539.3      0.34     136.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[21]/D
    0:01:47  154544.1      0.34     136.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[21]/D
    0:01:47  154547.6      0.34     136.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[26]/D
    0:01:47  154549.7      0.34     136.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[20]/D
    0:01:47  154551.8      0.34     136.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:01:47  154553.7      0.34     136.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[21]/D
    0:01:47  154557.4      0.34     136.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:47  154559.8      0.34     136.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:01:48  154562.8      0.34     135.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:01:48  154569.9      0.34     135.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[28]/D
    0:01:48  154574.2      0.34     135.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[26]/D
    0:01:48  154575.0      0.34     135.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[28]/D
    0:01:48  154577.9      0.34     135.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:01:48  154578.4      0.34     135.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[24]/D
    0:01:48  154582.4      0.34     134.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[20]/D
    0:01:48  154584.3      0.34     134.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:01:48  154588.6      0.34     134.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:01:48  154590.2      0.34     134.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[27]/D
    0:01:48  154592.8      0.34     134.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[20]/D
    0:01:48  154595.2      0.34     134.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:48  154600.3      0.34     134.5       0.0 path/path/path/genblk1.add_in_reg[21]/D
    0:01:49  154603.2      0.34     134.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[28]/D
    0:01:49  154611.7      0.34     133.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:49  154616.2      0.34     133.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[19]/D
    0:01:49  154619.1      0.33     133.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:49  154621.8      0.33     133.4       0.0 path/path/path/genblk1.add_in_reg[25]/D
    0:01:49  154625.3      0.33     133.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:49  154631.6      0.33     133.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:49  154635.1      0.33     133.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[27]/D
    0:01:49  154638.8      0.33     132.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:01:49  154641.5      0.33     132.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[24]/D
    0:01:49  154645.7      0.33     132.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:01:49  154644.9      0.33     132.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:50  154648.1      0.33     132.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:01:50  154653.5      0.33     132.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[27]/D
    0:01:50  154658.2      0.33     132.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:01:50  154662.5      0.33     132.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:50  154671.3      0.33     132.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:01:50  154676.6      0.33     131.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:01:50  154679.0      0.33     131.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:01:50  154687.0      0.33     131.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[21]/D
    0:01:50  154688.8      0.33     131.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:01:50  154693.1      0.33     131.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[21]/D
    0:01:50  154696.8      0.33     131.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[27]/D
    0:01:50  154702.1      0.33     131.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[27]/D
    0:01:51  154705.3      0.33     131.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[26]/D
    0:01:51  154712.8      0.33     131.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:51  154716.5      0.33     131.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[20]/D
    0:01:51  154722.1      0.33     131.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[20]/D
    0:01:51  154724.0      0.33     131.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:51  154725.5      0.33     131.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[24]/D
    0:01:51  154728.7      0.33     131.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:01:51  154731.7      0.33     130.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[27]/D
    0:01:51  154732.5      0.33     130.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[21]/D
    0:01:51  154733.5      0.33     130.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[28]/D
    0:01:51  154735.1      0.33     130.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:01:51  154741.5      0.33     130.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:01:52  154745.5      0.33     130.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[21]/D
    0:01:52  154748.7      0.33     130.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[21]/D
    0:01:52  154749.8      0.33     130.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[29]/D
    0:01:52  154753.7      0.32     130.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[21]/D
    0:01:52  154758.8      0.32     130.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[29]/D
    0:01:52  154760.9      0.32     130.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:01:52  154767.0      0.32     130.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:01:52  154772.1      0.32     129.9       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:01:52  154781.1      0.32     129.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[28]/D
    0:01:52  154785.9      0.32     129.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[21]/D
    0:01:52  154786.2      0.32     129.7       0.0 path/path/path/genblk1.add_in_reg[27]/D
    0:01:53  154788.6      0.32     129.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[21]/D
    0:01:53  154792.3      0.32     129.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:53  154801.4      0.32     129.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:01:53  154805.3      0.32     129.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[25]/D
    0:01:53  154805.6      0.32     129.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:01:53  154808.0      0.32     128.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:53  154812.5      0.32     128.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[27]/D
    0:01:53  154816.5      0.32     128.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:53  154823.4      0.32     128.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[25]/D
    0:01:53  154824.8      0.32     128.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[21]/D
    0:01:53  154828.8      0.32     128.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:53  154834.3      0.32     128.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:53  154837.8      0.32     128.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:01:54  154843.1      0.32     128.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:01:54  154848.4      0.32     128.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:01:54  154849.8      0.32     128.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:54  154853.5      0.32     128.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:01:54  154862.0      0.32     128.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:54  154865.7      0.32     128.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[28]/D
    0:01:54  154873.7      0.32     127.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:01:54  154879.0      0.32     127.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:01:54  154881.4      0.32     127.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[21]/D
    0:01:54  154884.9      0.32     127.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:54  154888.3      0.32     127.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:54  154895.3      0.32     127.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:01:55  154901.1      0.32     127.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:01:55  154905.9      0.31     127.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:01:55  154907.2      0.31     127.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:01:55  154908.8      0.31     127.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:01:55  154912.3      0.31     127.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[28]/D
    0:01:55  154913.1      0.31     127.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:01:55  154921.6      0.31     126.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:55  154928.2      0.31     126.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:55  154930.6      0.31     126.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[26]/D
    0:01:55  154934.4      0.31     126.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:01:55  154941.3      0.31     126.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:01:55  154951.6      0.31     126.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:01:56  154956.4      0.31     126.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[25]/D
    0:01:56  154964.9      0.31     126.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[21]/D
    0:01:56  154971.1      0.31     125.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[19]/D
    0:01:56  154974.5      0.31     125.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[28]/D
    0:01:56  154979.8      0.31     125.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[21]/D
    0:01:56  154990.5      0.31     125.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:01:56  154996.6      0.31     125.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:56  155001.1      0.31     125.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[21]/D
    0:01:56  155005.1      0.31     125.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[20]/D
    0:01:56  155008.8      0.31     125.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:56  155013.6      0.31     124.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:01:56  155018.4      0.31     124.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:01:56  155020.5      0.31     124.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[20]/D
    0:01:57  155024.3      0.31     124.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:57  155031.7      0.31     124.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:57  155034.4      0.31     124.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:01:57  155039.4      0.31     124.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:57  155043.7      0.31     124.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[28]/D
    0:01:57  155046.3      0.31     124.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:57  155052.5      0.31     123.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[21]/D
    0:01:57  155057.0      0.31     123.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:57  155059.1      0.31     123.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:01:57  155061.5      0.31     123.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:57  155064.2      0.31     123.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:58  155065.0      0.31     123.8       0.0 path/path/path/genblk1.add_in_reg[20]/D
    0:01:58  155070.3      0.31     123.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:01:58  155073.5      0.31     123.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[21]/D
    0:01:58  155077.2      0.31     123.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:01:58  155079.9      0.31     123.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:58  155082.3      0.30     123.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:58  155084.6      0.30     123.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[25]/D
    0:01:58  155093.4      0.30     123.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[21]/D
    0:01:58  155095.3      0.30     123.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:58  155097.7      0.30     123.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[21]/D
    0:01:58  155099.0      0.30     123.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[25]/D
    0:01:58  155104.3      0.30     123.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:01:58  155107.5      0.30     123.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:01:58  155109.4      0.30     122.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:01:58  155114.4      0.30     122.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[21]/D
    0:01:59  155119.2      0.30     122.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:01:59  155121.4      0.30     122.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:59  155126.7      0.30     122.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[19]/D
    0:01:59  155128.0      0.30     122.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[20]/D
    0:01:59  155131.5      0.30     122.6       0.0                          
    0:02:01  151521.8      0.30     122.6       0.0                          
    0:02:01  151521.8      0.30     122.6       0.0                          
    0:02:02  151526.4      0.30     122.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:02  151530.4      0.30     122.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[19]/D
    0:02:02  151533.0      0.30     122.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[28]/D
    0:02:02  151542.3      0.30     122.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:02  151547.4      0.30     122.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:02  151549.2      0.30     122.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[21]/D
    0:02:02  151552.2      0.30     122.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:02  151556.7      0.30     121.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[27]/D
    0:02:02  151559.1      0.30     121.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[27]/D
    0:02:02  151564.4      0.30     121.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[20]/D
    0:02:02  151565.2      0.30     121.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[19]/D
    0:02:02  151567.9      0.30     121.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[28]/D
    0:02:02  151573.4      0.30     121.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:03  151574.2      0.30     121.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:02:03  151578.0      0.30     121.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:02:03  151580.6      0.30     121.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[26]/D
    0:02:03  151582.8      0.30     121.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[19]/D
    0:02:03  151582.8      0.30     121.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:03  151585.2      0.30     121.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[21]/D
    0:02:03  151587.8      0.30     121.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[29]/D
    0:02:03  151589.9      0.30     121.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:02:03  151591.3      0.30     121.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[21]/D
    0:02:03  151594.5      0.30     121.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:03  151595.8      0.30     120.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[20]/D
    0:02:03  151600.0      0.30     120.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:02:04  151603.5      0.30     120.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:04  151604.6      0.30     120.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[27]/D
    0:02:04  151605.6      0.30     120.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:02:04  151606.7      0.30     120.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:02:04  151609.9      0.30     120.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:02:04  151611.0      0.30     120.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[21]/D
    0:02:04  151612.0      0.30     120.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[28]/D
    0:02:04  151620.3      0.30     120.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:04  151623.5      0.30     120.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:04  151625.3      0.30     120.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:04  151624.5      0.30     120.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:02:05  151627.4      0.30     120.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[21]/D
    0:02:05  151634.4      0.30     120.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[24]/D
    0:02:05  151638.9      0.30     120.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:05  151641.8      0.30     120.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:05  151646.6      0.30     120.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:02:05  151651.4      0.30     120.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:02:05  151656.2      0.30     120.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[28]/D
    0:02:05  151657.0      0.30     120.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[27]/D
    0:02:05  151661.5      0.30     120.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:02:05  151668.1      0.30     120.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[24]/D
    0:02:05  151668.9      0.29     119.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:02:05  151670.0      0.29     119.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[28]/D
    0:02:05  151671.9      0.29     119.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:06  151676.1      0.29     119.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:06  151678.3      0.29     119.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:02:06  151682.2      0.29     119.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:02:06  151684.9      0.29     119.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[27]/D
    0:02:06  151692.6      0.29     119.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[24]/D
    0:02:06  151697.4      0.29     119.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[27]/D
    0:02:06  151701.1      0.29     119.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[20]/D
    0:02:06  151702.7      0.29     119.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:06  151705.4      0.29     119.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[20]/D
    0:02:06  151709.4      0.29     119.1       0.0 path/path/path/genblk1.add_in_reg[26]/D
    0:02:06  151712.6      0.29     119.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[20]/D
    0:02:06  151714.2      0.29     119.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:02:06  151717.6      0.29     119.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:07  151716.0      0.29     119.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[19]/D
    0:02:07  151718.7      0.29     119.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:07  151721.6      0.29     119.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:07  151728.3      0.29     118.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:02:07  151730.7      0.29     118.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:07  151738.4      0.29     118.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:07  151740.2      0.29     118.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:02:07  151740.5      0.29     118.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[28]/D
    0:02:07  151746.3      0.29     118.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:07  151746.9      0.29     118.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:07  151750.6      0.29     118.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[20]/D
    0:02:07  151753.5      0.29     118.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:02:07  151758.1      0.29     118.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[20]/D
    0:02:08  151758.1      0.29     118.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:02:08  151761.5      0.29     118.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[20]/D
    0:02:08  151766.0      0.29     118.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[27]/D
    0:02:08  151768.2      0.29     118.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[19]/D
    0:02:08  151771.1      0.29     118.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[21]/D
    0:02:08  151774.8      0.29     118.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:02:08  151776.7      0.29     118.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:08  151778.3      0.29     118.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[19]/D
    0:02:08  151778.5      0.29     118.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:08  151783.3      0.29     117.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:08  151787.3      0.29     117.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:02:08  151793.4      0.29     117.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[26]/D
    0:02:08  151794.8      0.29     117.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:02:09  151797.4      0.29     117.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:02:09  151796.4      0.29     117.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:09  151800.9      0.29     117.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:02:09  151798.5      0.29     117.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151802.7      0.29     117.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:02:09  151807.0      0.29     117.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:09  151813.6      0.29     117.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151819.2      0.29     117.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:09  151824.3      0.29     117.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151828.0      0.29     116.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[18]/D
    0:02:09  151831.7      0.29     116.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:09  151833.9      0.29     116.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151837.9      0.29     116.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:09  151837.6      0.29     116.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[25]/D
    0:02:09  151838.6      0.29     116.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:09  151842.6      0.29     116.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[26]/D
    0:02:10  151844.2      0.29     116.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:02:10  151846.9      0.29     116.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:10  151848.2      0.29     116.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:02:10  151849.6      0.28     116.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:10  151849.6      0.28     116.0       0.0                          
    0:02:10  151849.6      0.28     116.0       0.0                          
    0:02:15  149571.8      0.29     115.8       0.0                          
    0:02:17  148171.3      0.29     115.8       0.0                          
    0:02:17  148153.8      0.29     115.8       0.0                          
    0:02:17  148148.4      0.29     115.8       0.0                          
    0:02:17  148147.4      0.29     115.8       0.0                          
    0:02:17  148147.4      0.29     115.8       0.0                          
    0:02:18  148147.4      0.29     115.8       0.0                          
    0:02:20  147898.7      0.30     116.8       0.0                          
    0:02:20  147898.1      0.30     116.9       0.0                          
    0:02:20  147898.1      0.30     116.9       0.0                          
    0:02:20  147898.1      0.30     116.9       0.0                          
    0:02:20  147898.1      0.30     116.9       0.0                          
    0:02:20  147898.1      0.30     116.9       0.0                          
    0:02:20  147898.1      0.30     116.9       0.0                          
    0:02:20  147899.7      0.29     116.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:20  147906.1      0.29     116.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[28]/D
    0:02:20  147909.3      0.29     116.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:21  147910.6      0.29     115.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:02:21  147914.6      0.29     115.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:21  147920.2      0.28     115.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:02:21  147921.8      0.28     115.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:21  147925.3      0.28     115.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[27]/D
    0:02:21  147932.7      0.28     115.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:21  147938.3      0.28     115.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:02:21  147940.4      0.28     115.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:21  147943.1      0.28     115.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:02:21  147945.2      0.28     115.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[19]/D
    0:02:21  147945.2      0.28     115.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:21  147944.7      0.28     115.3       0.0                          
    0:02:22  147941.0      0.28     115.3       0.0                          
    0:02:22  147937.8      0.28     115.3       0.0                          
    0:02:24  147901.8      0.28     115.2       0.0                          
    0:02:24  147892.8      0.28     115.2       0.0                          
    0:02:24  147886.4      0.28     115.2       0.0                          
    0:02:24  147882.2      0.28     115.1       0.0                          
    0:02:24  147875.5      0.28     115.1       0.0                          
    0:02:24  147866.7      0.28     115.0       0.0                          
    0:02:25  147820.5      0.28     115.0       0.0                          
    0:02:25  147668.8      0.28     115.0       0.0                          
    0:02:25  147514.8      0.28     115.0       0.0                          
    0:02:26  147362.4      0.28     115.0       0.0                          
    0:02:26  147210.8      0.28     115.0       0.0                          
    0:02:26  147056.8      0.28     115.0       0.0                          
    0:02:27  146904.3      0.28     115.0       0.0                          
    0:02:27  146783.1      0.28     115.0       0.0                          
    0:02:27  146770.3      0.28     115.0       0.0                          
    0:02:28  146763.9      0.28     115.0       0.0                          
    0:02:28  146759.9      0.28     115.0       0.0                          
    0:02:28  146759.1      0.28     114.9       0.0                          
    0:02:29  146757.3      0.28     114.9       0.0                          
    0:02:29  146756.7      0.28     114.9       0.0                          
    0:02:29  146737.6      0.28     114.9       0.0                          
    0:02:29  146731.7      0.28     114.9       0.0                          
    0:02:31  146731.7      0.28     114.9       0.0                          
    0:02:32  146705.6      0.30     115.6       0.0                          
    0:02:32  146705.6      0.30     115.6       0.0                          
    0:02:32  146705.6      0.30     115.6       0.0                          
    0:02:32  146705.6      0.30     115.6       0.0                          
    0:02:32  146705.6      0.30     115.6       0.0                          
    0:02:32  146705.6      0.30     115.6       0.0                          
    0:02:32  146710.4      0.29     115.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[28]/D
    0:02:33  146776.9      0.28     114.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[20]/D
    0:02:33  146781.5      0.28     114.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[26]/D
    0:02:33  146787.0      0.28     114.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:02:33  146789.4      0.28     114.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:02:33  146794.2      0.28     114.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[29]/D
    0:02:33  146797.7      0.28     114.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:02:33  146801.4      0.28     114.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:33  146806.5      0.28     114.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:02:33  146811.0      0.28     114.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:02:33  146816.8      0.28     114.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:33  146819.2      0.28     114.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:02:33  146821.9      0.28     114.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:02:34  146824.3      0.28     114.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:34  146829.6      0.28     114.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:34  146831.7      0.28     114.4       0.0 path/path/path/genblk1.add_in_reg[18]/D
    0:02:34  146832.0      0.28     114.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[19]/D
    0:02:34  146837.3      0.28     114.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[28]/D
    0:02:34  146840.5      0.28     114.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[26]/D
    0:02:34  146843.7      0.28     114.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:34  146852.7      0.28     113.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:34  146853.5      0.28     113.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:34  146855.1      0.28     113.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:34  146857.0      0.28     113.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:02:34  146860.7      0.28     113.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[19]/D
    0:02:34  146866.6      0.28     113.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:02:35  146869.8      0.28     113.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[27]/D
    0:02:35  146874.3      0.28     113.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:02:35  146871.9      0.28     113.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:35  146877.2      0.28     113.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[21]/D
    0:02:35  146878.8      0.28     113.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:35  146879.9      0.28     113.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:35  146885.2      0.28     113.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:35  146887.6      0.28     113.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:02:35  146888.9      0.28     113.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[22]/D
    0:02:35  146890.3      0.28     113.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:02:35  146891.3      0.28     113.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:02:36  146893.2      0.28     113.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:36  146896.1      0.28     113.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:36  146901.2      0.28     112.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[26]/D
    0:02:36  146902.0      0.28     112.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:02:36  146904.3      0.28     112.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:36  146908.1      0.28     112.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[18]/D
    0:02:36  146917.1      0.28     112.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[26]/D
    0:02:36  146921.9      0.28     112.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:36  146928.3      0.28     112.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[29]/D
    0:02:36  146931.2      0.28     112.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:02:36  146934.4      0.28     112.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:02:36  146935.7      0.28     112.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:02:36  146940.0      0.28     112.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:37  146941.9      0.28     112.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:37  146946.4      0.28     112.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[19]/D
    0:02:37  146949.6      0.28     112.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[28]/D
    0:02:37  146950.6      0.28     112.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[28]/D
    0:02:37  146951.7      0.28     112.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[20]/D
    0:02:37  146953.8      0.28     112.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:37  146956.8      0.28     112.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[25]/D
    0:02:37  146956.5      0.28     112.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:02:37  146958.3      0.28     112.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:02:37  146959.1      0.28     112.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:37  146965.0      0.28     112.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[28]/D
    0:02:38  146966.6      0.28     112.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:02:38  146970.1      0.28     112.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:02:38  146972.4      0.28     112.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:38  146977.2      0.28     112.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[28]/D
    0:02:38  146978.0      0.28     112.0       0.0 path/path/path/genblk1.add_in_reg[20]/D
    0:02:38  146980.4      0.28     112.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:38  146981.8      0.28     112.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[26]/D
    0:02:38  146983.4      0.28     112.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[26]/D
    0:02:38  146984.7      0.28     111.9       0.0                          
    0:02:38  146984.7      0.28     111.9       0.0                          
    0:02:38  146990.0      0.28     111.9       0.0 path/path/path/genblk1.add_in_reg[20]/D
    0:02:38  146995.1      0.28     111.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:38  146996.4      0.28     111.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:39  146997.2      0.28     111.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[26]/D
    0:02:39  147000.6      0.28     111.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[26]/D
    0:02:39  147004.1      0.27     111.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[26]/D
    0:02:39  147007.8      0.27     111.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[28]/D
    0:02:39  147012.6      0.27     111.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[26]/D
    0:02:39  147012.9      0.27     111.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:39  147018.5      0.27     111.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:02:39  147023.5      0.27     111.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:02:39  147024.8      0.27     111.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[24]/D
    0:02:39  147027.5      0.27     111.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[19]/D
    0:02:39  147029.6      0.27     111.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:02:40  147031.2      0.27     111.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[21]/D
    0:02:40  147034.4      0.27     111.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[27]/D
    0:02:40  147036.8      0.27     111.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[26]/D
    0:02:40  147039.7      0.27     111.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:40  147043.2      0.27     111.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:02:40  147046.4      0.27     111.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[19]/D
    0:02:40  147050.9      0.27     111.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[26]/D
    0:02:40  147056.5      0.27     111.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[21]/D
    0:02:40  147062.4      0.27     111.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[26]/D
    0:02:40  147066.1      0.27     111.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[21]/D
    0:02:40  147070.1      0.27     111.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[26]/D
    0:02:40  147073.0      0.27     111.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[28]/D
    0:02:41  147075.7      0.27     111.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[25]/D
    0:02:41  147075.7      0.27     110.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1604 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 02:45:01 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              63866.600500
Buf/Inv area:                     3868.970023
Noncombinational area:           83209.053133
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                147075.653633
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 02:45:08 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  96.4852 mW   (93%)
  Net Switching Power  =   7.4687 mW    (7%)
                         ---------
Total Dynamic Power    = 103.9538 mW  (100%)

Cell Leakage Power     =   3.1229 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       9.3568e+04        1.1390e+03        1.4038e+06        9.6108e+04  (  89.76%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.9186e+03        6.3297e+03        1.7190e+06        1.0967e+04  (  10.24%)
--------------------------------------------------------------------------------------------------
Total          9.6486e+04 uW     7.4688e+03 uW     3.1229e+06 nW     1.0707e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 02:45:08 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[10].path/path/genblk1.add_in_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[10].path/Mat_a_Mem/Mem/U546/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out[8] (memory_b16_SIZE20_LOGSIZE5_20)
                                                          0.00       0.23 f
  path/genblk1[10].path/Mat_a_Mem/data_out[8] (seqMemory_b16_SIZE20_20)
                                                          0.00       0.23 f
  path/genblk1[10].path/path/in0[8] (mac_b16_g1_10)       0.00       0.23 f
  path/genblk1[10].path/path/mult_21/a[8] (mac_b16_g1_10_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[10].path/path/mult_21/U1221/ZN (XNOR2_X1)
                                                          0.06       0.30 f
  path/genblk1[10].path/path/mult_21/U900/ZN (NAND2_X1)
                                                          0.04       0.34 r
  path/genblk1[10].path/path/mult_21/U833/Z (BUF_X2)      0.04       0.38 r
  path/genblk1[10].path/path/mult_21/U1372/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[10].path/path/mult_21/U447/CO (FA_X1)      0.10       0.52 f
  path/genblk1[10].path/path/mult_21/U441/CO (FA_X1)      0.09       0.61 f
  path/genblk1[10].path/path/mult_21/U434/S (FA_X1)       0.13       0.75 r
  path/genblk1[10].path/path/mult_21/U433/S (FA_X1)       0.11       0.86 f
  path/genblk1[10].path/path/mult_21/U955/ZN (AND2_X1)
                                                          0.05       0.91 f
  path/genblk1[10].path/path/mult_21/U1039/ZN (AOI21_X1)
                                                          0.06       0.97 r
  path/genblk1[10].path/path/mult_21/U1023/ZN (OAI21_X1)
                                                          0.03       1.00 f
  path/genblk1[10].path/path/mult_21/U908/ZN (AOI21_X1)
                                                          0.07       1.07 r
  path/genblk1[10].path/path/mult_21/U935/ZN (OAI21_X1)
                                                          0.05       1.12 f
  path/genblk1[10].path/path/mult_21/U1505/ZN (AOI21_X1)
                                                          0.05       1.17 r
  path/genblk1[10].path/path/mult_21/U974/ZN (XNOR2_X1)
                                                          0.06       1.23 r
  path/genblk1[10].path/path/mult_21/product[26] (mac_b16_g1_10_DW_mult_tc_1)
                                                          0.00       1.23 r
  path/genblk1[10].path/path/genblk1.add_in_reg[26]/D (DFF_X1)
                                                          0.01       1.24 r
  data arrival time                                                  1.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  path/genblk1[10].path/path/genblk1.add_in_reg[26]/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.03       0.97
  data required time                                                 0.97
  --------------------------------------------------------------------------
  data required time                                                 0.97
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
