verilog xil_defaultlib "../../../bd/design_1/ip/design_1_ControlModuleWrapper_0_0/sim/design_1_ControlModuleWrapper_0_0.v" --include "../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" --include "../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../UART_Tester.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "glbl.v"
nosort
