-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer_Attention_layer_Pipeline_l_norm_i2_l_j1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    v22_ce0 : OUT STD_LOGIC;
    v22_we0 : OUT STD_LOGIC;
    v22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    outp_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_ce0 : OUT STD_LOGIC;
    outp_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_1_ce0 : OUT STD_LOGIC;
    outp_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_2_ce0 : OUT STD_LOGIC;
    outp_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_3_ce0 : OUT STD_LOGIC;
    outp_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_4_ce0 : OUT STD_LOGIC;
    outp_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_5_ce0 : OUT STD_LOGIC;
    outp_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_6_ce0 : OUT STD_LOGIC;
    outp_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_7_ce0 : OUT STD_LOGIC;
    outp_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_8_ce0 : OUT STD_LOGIC;
    outp_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_9_ce0 : OUT STD_LOGIC;
    outp_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_10_ce0 : OUT STD_LOGIC;
    outp_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_11_ce0 : OUT STD_LOGIC;
    outp_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_12_ce0 : OUT STD_LOGIC;
    outp_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_13_ce0 : OUT STD_LOGIC;
    outp_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_14_ce0 : OUT STD_LOGIC;
    outp_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    outp_V_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outp_V_15_ce0 : OUT STD_LOGIC;
    outp_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    grp_fu_232_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_232_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_232_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_232_p_ce : OUT STD_LOGIC );
end;


architecture behav of Bert_layer_Attention_layer_Pipeline_l_norm_i2_l_j1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3E000000 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000000000000000000000000";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_FFFFFFE8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv24_FFFFFF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111111";
    constant ap_const_lv24_FFFFE8 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111101000";
    constant ap_const_lv32_FFFFFFE7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111100111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln91_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln91_fu_430_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_reg_967 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_reg_967_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_reg_967_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_reg_967_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_reg_967_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_reg_967_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_reg_967_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_reg_967_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_reg_967_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_reg_967_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_reg_967_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_1_fu_438_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_1_reg_972 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_1_reg_972_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_1_reg_972_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_1_reg_972_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_1_reg_972_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_1_reg_972_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_1_reg_972_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_1_reg_972_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_1_reg_972_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_1_reg_972_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_1_reg_972_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln91_fu_446_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln91_reg_978 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln91_reg_978_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln92_mid2_v_reg_983 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln92_fu_460_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln92_reg_989 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln92_reg_989_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln94_1_reg_997 : STD_LOGIC_VECTOR (1 downto 0);
    signal v46_V_fu_592_p6 : STD_LOGIC_VECTOR (23 downto 0);
    signal v46_V_reg_1082 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_69_reg_1089 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_69_reg_1089_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_69_reg_1089_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_69_reg_1089_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1136_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1136_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1136_reg_1095_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1136_reg_1095_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1136_reg_1095_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1136_reg_1095_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1136_reg_1095_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1136_reg_1095_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_8_fu_623_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_V_8_reg_1100 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_V_8_reg_1100_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sub_ln1145_fu_659_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1145_reg_1107 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1145_reg_1107_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1145_fu_665_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1145_reg_1114 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1148_fu_669_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1148_reg_1119 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1144_fu_673_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1144_reg_1124 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1144_reg_1124_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1144_reg_1124_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln_fu_768_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln_reg_1129 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1159_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1159_reg_1134 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_16_reg_1139 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_67_reg_1144 : STD_LOGIC_VECTOR (0 downto 0);
    signal LD_fu_889_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal LD_reg_1149 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln810_fu_893_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v48_fu_897_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal v48_reg_1159 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln94_2_fu_520_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln97_2_fu_937_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j1_fu_144 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln92_fu_474_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j1_load : STD_LOGIC_VECTOR (3 downto 0);
    signal i2_fu_148 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i2_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten72_fu_152 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln91_1_fu_406_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_indvar_flatten72_load : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln92_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln91_fu_418_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_85_fu_498_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln94_fu_495_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln94_fu_505_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln94_1_fu_511_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln94_fu_514_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_540_p6 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_553_p6 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_86_fu_566_p6 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_87_fu_579_p6 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_V_fu_618_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_s_fu_629_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_70_fu_639_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln1244_fu_647_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_fu_651_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_677_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_90_fu_682_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln1148_fu_698_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1148_fu_703_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal lshr_ln1148_fu_707_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_65_fu_713_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln1147_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1148_fu_718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_730_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1150_fu_744_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_66_fu_749_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1150_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1150_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1150_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1159_fu_785_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1158_fu_782_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1159_fu_790_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln1160_fu_800_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1160_fu_805_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln1159_fu_794_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln1160_fu_809_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_14_fu_815_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1162_fu_822_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_15_fu_825_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln1165_fu_859_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1144_fu_852_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1170_fu_864_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1163_fu_849_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_58_fu_870_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_71_fu_877_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_84_fu_911_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_83_fu_904_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln97_fu_918_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln97_fu_922_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln97_1_fu_928_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln97_fu_931_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_mux_42_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Bert_layer_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_42_24_1_1_U1314 : component Bert_layer_mux_42_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        din3_WIDTH => 24,
        din4_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => outp_V_q0,
        din1 => outp_V_1_q0,
        din2 => outp_V_2_q0,
        din3 => outp_V_3_q0,
        din4 => trunc_ln92_reg_989_pp0_iter1_reg,
        dout => tmp_fu_540_p6);

    mux_42_24_1_1_U1315 : component Bert_layer_mux_42_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        din3_WIDTH => 24,
        din4_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => outp_V_4_q0,
        din1 => outp_V_5_q0,
        din2 => outp_V_6_q0,
        din3 => outp_V_7_q0,
        din4 => trunc_ln92_reg_989_pp0_iter1_reg,
        dout => tmp_s_fu_553_p6);

    mux_42_24_1_1_U1316 : component Bert_layer_mux_42_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        din3_WIDTH => 24,
        din4_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => outp_V_8_q0,
        din1 => outp_V_9_q0,
        din2 => outp_V_10_q0,
        din3 => outp_V_11_q0,
        din4 => trunc_ln92_reg_989_pp0_iter1_reg,
        dout => tmp_86_fu_566_p6);

    mux_42_24_1_1_U1317 : component Bert_layer_mux_42_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        din3_WIDTH => 24,
        din4_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => outp_V_12_q0,
        din1 => outp_V_13_q0,
        din2 => outp_V_14_q0,
        din3 => outp_V_15_q0,
        din4 => trunc_ln92_reg_989_pp0_iter1_reg,
        dout => tmp_87_fu_579_p6);

    mux_42_24_1_1_U1318 : component Bert_layer_mux_42_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        din3_WIDTH => 24,
        din4_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_fu_540_p6,
        din1 => tmp_s_fu_553_p6,
        din2 => tmp_86_fu_566_p6,
        din3 => tmp_87_fu_579_p6,
        din4 => trunc_ln91_reg_978_pp0_iter1_reg,
        dout => v46_V_fu_592_p6);

    flow_control_loop_pipe_sequential_init_U : component Bert_layer_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i2_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln91_fu_400_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i2_fu_148 <= select_ln91_1_fu_438_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i2_fu_148 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten72_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln91_fu_400_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten72_fu_152 <= add_ln91_1_fu_406_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten72_fu_152 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    j1_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln91_fu_400_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j1_fu_144 <= add_ln92_fu_474_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j1_fu_144 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1136_reg_1095_pp0_iter5_reg = ap_const_lv1_0))) then
                LD_reg_1149 <= LD_fu_889_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln1136_reg_1095 <= icmp_ln1136_fu_613_p2;
                icmp_ln1136_reg_1095_pp0_iter4_reg <= icmp_ln1136_reg_1095;
                icmp_ln1136_reg_1095_pp0_iter5_reg <= icmp_ln1136_reg_1095_pp0_iter4_reg;
                icmp_ln1136_reg_1095_pp0_iter6_reg <= icmp_ln1136_reg_1095_pp0_iter5_reg;
                icmp_ln1136_reg_1095_pp0_iter7_reg <= icmp_ln1136_reg_1095_pp0_iter6_reg;
                icmp_ln1136_reg_1095_pp0_iter8_reg <= icmp_ln1136_reg_1095_pp0_iter7_reg;
                icmp_ln1136_reg_1095_pp0_iter9_reg <= icmp_ln1136_reg_1095_pp0_iter8_reg;
                p_Result_69_reg_1089 <= v46_V_fu_592_p6(23 downto 23);
                p_Result_69_reg_1089_pp0_iter3_reg <= p_Result_69_reg_1089;
                p_Result_69_reg_1089_pp0_iter4_reg <= p_Result_69_reg_1089_pp0_iter3_reg;
                p_Result_69_reg_1089_pp0_iter5_reg <= p_Result_69_reg_1089_pp0_iter4_reg;
                select_ln91_1_reg_972_pp0_iter10_reg <= select_ln91_1_reg_972_pp0_iter9_reg;
                select_ln91_1_reg_972_pp0_iter2_reg <= select_ln91_1_reg_972_pp0_iter1_reg;
                select_ln91_1_reg_972_pp0_iter3_reg <= select_ln91_1_reg_972_pp0_iter2_reg;
                select_ln91_1_reg_972_pp0_iter4_reg <= select_ln91_1_reg_972_pp0_iter3_reg;
                select_ln91_1_reg_972_pp0_iter5_reg <= select_ln91_1_reg_972_pp0_iter4_reg;
                select_ln91_1_reg_972_pp0_iter6_reg <= select_ln91_1_reg_972_pp0_iter5_reg;
                select_ln91_1_reg_972_pp0_iter7_reg <= select_ln91_1_reg_972_pp0_iter6_reg;
                select_ln91_1_reg_972_pp0_iter8_reg <= select_ln91_1_reg_972_pp0_iter7_reg;
                select_ln91_1_reg_972_pp0_iter9_reg <= select_ln91_1_reg_972_pp0_iter8_reg;
                select_ln91_reg_967_pp0_iter10_reg <= select_ln91_reg_967_pp0_iter9_reg;
                select_ln91_reg_967_pp0_iter2_reg <= select_ln91_reg_967_pp0_iter1_reg;
                select_ln91_reg_967_pp0_iter3_reg <= select_ln91_reg_967_pp0_iter2_reg;
                select_ln91_reg_967_pp0_iter4_reg <= select_ln91_reg_967_pp0_iter3_reg;
                select_ln91_reg_967_pp0_iter5_reg <= select_ln91_reg_967_pp0_iter4_reg;
                select_ln91_reg_967_pp0_iter6_reg <= select_ln91_reg_967_pp0_iter5_reg;
                select_ln91_reg_967_pp0_iter7_reg <= select_ln91_reg_967_pp0_iter6_reg;
                select_ln91_reg_967_pp0_iter8_reg <= select_ln91_reg_967_pp0_iter7_reg;
                select_ln91_reg_967_pp0_iter9_reg <= select_ln91_reg_967_pp0_iter8_reg;
                sub_ln1145_reg_1107 <= sub_ln1145_fu_659_p2;
                sub_ln1145_reg_1107_pp0_iter4_reg <= sub_ln1145_reg_1107;
                tmp_V_8_reg_1100 <= tmp_V_8_fu_623_p3;
                tmp_V_8_reg_1100_pp0_iter4_reg <= tmp_V_8_reg_1100;
                trunc_ln1144_reg_1124 <= trunc_ln1144_fu_673_p1;
                trunc_ln1144_reg_1124_pp0_iter4_reg <= trunc_ln1144_reg_1124;
                trunc_ln1144_reg_1124_pp0_iter5_reg <= trunc_ln1144_reg_1124_pp0_iter4_reg;
                trunc_ln1145_reg_1114 <= trunc_ln1145_fu_665_p1;
                trunc_ln1148_reg_1119 <= trunc_ln1148_fu_669_p1;
                v46_V_reg_1082 <= v46_V_fu_592_p6;
                v48_reg_1159 <= v48_fu_897_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                select_ln91_1_reg_972_pp0_iter1_reg <= select_ln91_1_reg_972;
                select_ln91_reg_967_pp0_iter1_reg <= select_ln91_reg_967;
                trunc_ln91_reg_978_pp0_iter1_reg <= trunc_ln91_reg_978;
                trunc_ln92_reg_989_pp0_iter1_reg <= trunc_ln92_reg_989;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1136_reg_1095 = ap_const_lv1_0))) then
                icmp_ln1159_reg_1134 <= icmp_ln1159_fu_776_p2;
                    or_ln_reg_1129(0) <= or_ln_fu_768_p3(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_fu_400_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln94_1_reg_997 <= select_ln91_fu_430_p3(3 downto 2);
                select_ln91_1_reg_972 <= select_ln91_1_fu_438_p3;
                select_ln91_reg_967 <= select_ln91_fu_430_p3;
                trunc_ln91_reg_978 <= trunc_ln91_fu_446_p1;
                trunc_ln92_reg_989 <= trunc_ln92_fu_460_p1;
                zext_ln92_mid2_v_reg_983 <= select_ln91_1_fu_438_p3(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1136_reg_1095_pp0_iter4_reg = ap_const_lv1_0))) then
                m_16_reg_1139 <= m_15_fu_825_p2(63 downto 1);
                p_Result_67_reg_1144 <= m_15_fu_825_p2(25 downto 25);
            end if;
        end if;
    end process;
    or_ln_reg_1129(1) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    LD_fu_889_p1 <= p_Result_71_fu_877_p5(32 - 1 downto 0);
    a_fu_724_p2 <= (icmp_ln1148_fu_718_p2 and icmp_ln1147_fu_692_p2);
    add_ln1150_fu_744_p2 <= std_logic_vector(unsigned(trunc_ln1145_reg_1114) + unsigned(ap_const_lv24_FFFFE8));
    add_ln1159_fu_785_p2 <= std_logic_vector(unsigned(sub_ln1145_reg_1107_pp0_iter4_reg) + unsigned(ap_const_lv32_FFFFFFE7));
    add_ln1170_fu_864_p2 <= std_logic_vector(unsigned(sub_ln1165_fu_859_p2) + unsigned(select_ln1144_fu_852_p3));
    add_ln91_1_fu_406_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten72_load) + unsigned(ap_const_lv8_1));
    add_ln91_fu_418_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i2_load) + unsigned(ap_const_lv4_1));
    add_ln92_fu_474_p2 <= std_logic_vector(unsigned(select_ln91_fu_430_p3) + unsigned(ap_const_lv4_1));
    add_ln94_fu_514_p2 <= std_logic_vector(unsigned(sub_ln94_fu_505_p2) + unsigned(zext_ln94_1_fu_511_p1));
    add_ln97_fu_931_p2 <= std_logic_vector(unsigned(sub_ln97_fu_922_p2) + unsigned(zext_ln97_1_fu_928_p1));
    and_ln1150_fu_756_p2 <= (xor_ln1150_fu_738_p2 and p_Result_66_fu_749_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln91_fu_400_p2)
    begin
        if (((icmp_ln91_fu_400_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i2_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i2_fu_148)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i2_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i2_load <= i2_fu_148;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten72_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten72_fu_152)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten72_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_indvar_flatten72_load <= indvar_flatten72_fu_152;
        end if; 
    end process;


    ap_sig_allocacmp_j1_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j1_fu_144, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j1_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_j1_load <= j1_fu_144;
        end if; 
    end process;

    bitcast_ln810_fu_893_p1 <= LD_reg_1149;
    grp_fu_232_p_ce <= ap_const_logic_1;
    grp_fu_232_p_din0 <= bitcast_ln810_fu_893_p1;
    grp_fu_232_p_din1 <= ap_const_lv32_3E000000;
    icmp_ln1136_fu_613_p2 <= "1" when (v46_V_reg_1082 = ap_const_lv24_0) else "0";
    icmp_ln1147_fu_692_p2 <= "1" when (signed(tmp_90_fu_682_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln1148_fu_718_p2 <= "0" when (p_Result_65_fu_713_p2 = ap_const_lv24_0) else "1";
    icmp_ln1159_fu_776_p2 <= "1" when (signed(lsb_index_fu_677_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln91_fu_400_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten72_load = ap_const_lv8_90) else "0";
    icmp_ln92_fu_424_p2 <= "1" when (ap_sig_allocacmp_j1_load = ap_const_lv4_C) else "0";
    
    l_fu_651_p3_proc : process(sext_ln1244_fu_647_p1)
    begin
        l_fu_651_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if sext_ln1244_fu_647_p1(i) = '1' then
                l_fu_651_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    lsb_index_fu_677_p2 <= std_logic_vector(unsigned(sub_ln1145_reg_1107) + unsigned(ap_const_lv32_FFFFFFE8));
    lshr_ln1148_fu_707_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv24_FFFFFF),to_integer(unsigned('0' & zext_ln1148_fu_703_p1(24-1 downto 0)))));
    lshr_ln1159_fu_794_p2 <= std_logic_vector(shift_right(unsigned(zext_ln1158_fu_782_p1),to_integer(unsigned('0' & zext_ln1159_fu_790_p1(31-1 downto 0)))));
    m_14_fu_815_p3 <= 
        lshr_ln1159_fu_794_p2 when (icmp_ln1159_reg_1134(0) = '1') else 
        shl_ln1160_fu_809_p2;
    m_15_fu_825_p2 <= std_logic_vector(unsigned(m_14_fu_815_p3) + unsigned(zext_ln1162_fu_822_p1));
    or_ln1150_fu_762_p2 <= (and_ln1150_fu_756_p2 or a_fu_724_p2);
    or_ln_fu_768_p3 <= (ap_const_lv1_0 & or_ln1150_fu_762_p2);
    outp_V_10_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_10_ce0 <= ap_const_logic_1;
        else 
            outp_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_11_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_11_ce0 <= ap_const_logic_1;
        else 
            outp_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_12_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_12_ce0 <= ap_const_logic_1;
        else 
            outp_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_13_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_13_ce0 <= ap_const_logic_1;
        else 
            outp_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_14_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_14_ce0 <= ap_const_logic_1;
        else 
            outp_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_15_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_15_ce0 <= ap_const_logic_1;
        else 
            outp_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_1_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_1_ce0 <= ap_const_logic_1;
        else 
            outp_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_2_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_2_ce0 <= ap_const_logic_1;
        else 
            outp_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_3_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_3_ce0 <= ap_const_logic_1;
        else 
            outp_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_4_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_4_ce0 <= ap_const_logic_1;
        else 
            outp_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_5_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_5_ce0 <= ap_const_logic_1;
        else 
            outp_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_6_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_6_ce0 <= ap_const_logic_1;
        else 
            outp_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_7_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_7_ce0 <= ap_const_logic_1;
        else 
            outp_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_8_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_8_ce0 <= ap_const_logic_1;
        else 
            outp_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_9_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_9_ce0 <= ap_const_logic_1;
        else 
            outp_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_address0 <= zext_ln94_2_fu_520_p1(4 - 1 downto 0);

    outp_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_ce0 <= ap_const_logic_1;
        else 
            outp_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_65_fu_713_p2 <= (tmp_V_8_reg_1100 and lshr_ln1148_fu_707_p2);
    p_Result_66_fu_749_p3 <= tmp_V_8_reg_1100(to_integer(unsigned(add_ln1150_fu_744_p2)) downto to_integer(unsigned(add_ln1150_fu_744_p2))) when (to_integer(unsigned(add_ln1150_fu_744_p2)) >= 0 and to_integer(unsigned(add_ln1150_fu_744_p2)) <=23) else "-";
    p_Result_70_fu_639_p3 <= (ap_const_lv1_1 & p_Result_s_fu_629_p4);
    p_Result_71_fu_877_p5 <= (zext_ln1163_fu_849_p1(63 downto 32) & tmp_58_fu_870_p3 & zext_ln1163_fu_849_p1(22 downto 0));
    
    p_Result_s_fu_629_p4_proc : process(tmp_V_8_fu_623_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(24+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(24+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(24 - 1 downto 0);
    variable p_Result_s_fu_629_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(24 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(24 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(24 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_17(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := tmp_V_8_fu_623_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(24-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(24-1-unsigned(ap_const_lv32_17(5-1 downto 0)));
            for p_Result_s_fu_629_p4_i in 0 to 24-1 loop
                v0_cpy(p_Result_s_fu_629_p4_i) := tmp_V_8_fu_623_p3(24-1-p_Result_s_fu_629_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(24-1 downto 0)))));
        res_mask := res_mask(24-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_629_p4 <= resvalue(24-1 downto 0);
    end process;

    select_ln1144_fu_852_p3 <= 
        ap_const_lv8_7F when (p_Result_67_reg_1144(0) = '1') else 
        ap_const_lv8_7E;
    select_ln91_1_fu_438_p3 <= 
        add_ln91_fu_418_p2 when (icmp_ln92_fu_424_p2(0) = '1') else 
        ap_sig_allocacmp_i2_load;
    select_ln91_fu_430_p3 <= 
        ap_const_lv4_0 when (icmp_ln92_fu_424_p2(0) = '1') else 
        ap_sig_allocacmp_j1_load;
        sext_ln1244_fu_647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_70_fu_639_p3),32));

    shl_ln1160_fu_809_p2 <= std_logic_vector(shift_left(unsigned(zext_ln1158_fu_782_p1),to_integer(unsigned('0' & zext_ln1160_fu_805_p1(31-1 downto 0)))));
    sub_ln1145_fu_659_p2 <= std_logic_vector(unsigned(ap_const_lv32_18) - unsigned(l_fu_651_p3));
    sub_ln1148_fu_698_p2 <= std_logic_vector(signed(ap_const_lv5_11) - signed(trunc_ln1148_reg_1119));
    sub_ln1160_fu_800_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln1145_reg_1107_pp0_iter4_reg));
    sub_ln1165_fu_859_p2 <= std_logic_vector(unsigned(ap_const_lv8_8) - unsigned(trunc_ln1144_reg_1124_pp0_iter5_reg));
    sub_ln94_fu_505_p2 <= std_logic_vector(unsigned(tmp_85_fu_498_p3) - unsigned(zext_ln94_fu_495_p1));
    sub_ln97_fu_922_p2 <= std_logic_vector(unsigned(tmp_83_fu_904_p3) - unsigned(zext_ln97_fu_918_p1));
    tmp_58_fu_870_p3 <= (p_Result_69_reg_1089_pp0_iter5_reg & add_ln1170_fu_864_p2);
    tmp_83_fu_904_p3 <= (select_ln91_1_reg_972_pp0_iter10_reg & ap_const_lv4_0);
    tmp_84_fu_911_p3 <= (select_ln91_1_reg_972_pp0_iter10_reg & ap_const_lv2_0);
    tmp_85_fu_498_p3 <= (zext_ln92_mid2_v_reg_983 & ap_const_lv2_0);
    tmp_90_fu_682_p4 <= lsb_index_fu_677_p2(31 downto 1);
    tmp_91_fu_730_p3 <= lsb_index_fu_677_p2(31 downto 31);
    tmp_V_8_fu_623_p3 <= 
        tmp_V_fu_618_p2 when (p_Result_69_reg_1089(0) = '1') else 
        v46_V_reg_1082;
    tmp_V_fu_618_p2 <= std_logic_vector(unsigned(ap_const_lv24_0) - unsigned(v46_V_reg_1082));
    trunc_ln1144_fu_673_p1 <= l_fu_651_p3(8 - 1 downto 0);
    trunc_ln1145_fu_665_p1 <= sub_ln1145_fu_659_p2(24 - 1 downto 0);
    trunc_ln1148_fu_669_p1 <= sub_ln1145_fu_659_p2(5 - 1 downto 0);
    trunc_ln91_fu_446_p1 <= select_ln91_1_fu_438_p3(2 - 1 downto 0);
    trunc_ln92_fu_460_p1 <= select_ln91_fu_430_p3(2 - 1 downto 0);
    v22_address0 <= zext_ln97_2_fu_937_p1(8 - 1 downto 0);

    v22_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            v22_ce0 <= ap_const_logic_1;
        else 
            v22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v22_d0 <= v48_reg_1159;

    v22_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            v22_we0 <= ap_const_logic_1;
        else 
            v22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    v48_fu_897_p3 <= 
        ap_const_lv32_0 when (icmp_ln1136_reg_1095_pp0_iter9_reg(0) = '1') else 
        grp_fu_232_p_dout0;
    xor_ln1150_fu_738_p2 <= (tmp_91_fu_730_p3 xor ap_const_lv1_1);
    zext_ln1148_fu_703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1148_fu_698_p2),24));
    zext_ln1158_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_8_reg_1100_pp0_iter4_reg),64));
    zext_ln1159_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1159_fu_785_p2),64));
    zext_ln1160_fu_805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1160_fu_800_p2),64));
    zext_ln1162_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_reg_1129),64));
    zext_ln1163_fu_849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_16_reg_1139),64));
    zext_ln94_1_fu_511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln94_1_reg_997),4));
    zext_ln94_2_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln94_fu_514_p2),64));
    zext_ln94_fu_495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln92_mid2_v_reg_983),4));
    zext_ln97_1_fu_928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln91_reg_967_pp0_iter10_reg),8));
    zext_ln97_2_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln97_fu_931_p2),64));
    zext_ln97_fu_918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_84_fu_911_p3),8));
end behav;
