Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Jun 15 11:48:45 2017
| Host         : 0381-JDD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file red_pitaya_top_control_sets_placed.rpt
| Design       : red_pitaya_top
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   236 |
| Minimum Number of register sites lost to control set restrictions |   559 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4788 |         1313 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2185 |          581 |
| Yes          | No                    | No                     |            2787 |          818 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1401 |          380 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                                         Enable Signal                                                                                                         |                                                             Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  adc_clk                                                  | i_ps/axi_master[0]/axi_awpop                                                                                                                                                                                                  | i_ps/axi_master[0]/axi_awburst_o[0]_i_1__0_n_6                                                                                          |                1 |              1 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_awpop                                                                                                                                                                                                  | i_ps/axi_master[1]/axi_awburst_o[0]_i_1_n_6                                                                                             |                1 |              1 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                |                                                                                                                                         |                1 |              2 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_8[0]                                                                                                                                                                                         |                                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | dpll_wrapper_inst/parallel_bus_register_phase_ok_reset_frontend/rst_frontend0_internal_reg                                                                                                                                    |                                                                                                                                         |                1 |              4 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode[8]_i_1_n_0 |                                                                                                                                         |                1 |              4 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode[8]_i_1_n_0 |                                                                                                                                         |                1 |              4 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                       | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_awpop                                                                                                                                                                                                  | i_hk/SR[0]                                                                                                                              |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_awpush                                                                                                                                                                                                 | i_hk/SR[0]                                                                                                                              |                1 |              4 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode[8]_i_1_n_0 |                                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | i_scope/i_wr1/E[0]                                                                                                                                                                                                            | i_hk/SR[0]                                                                                                                              |                1 |              4 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                       |                                                                                                                                         |                2 |              4 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                       | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  adc_clk                                                  | i_scope/i_wr1/dat_cnt[3]_i_1__0_n_6                                                                                                                                                                                           | i_scope/i_wr0/clear                                                                                                                     |                1 |              4 |
|  adc_clk                                                  | i_scope/i_wr0/dat_cnt[3]_i_1_n_6                                                                                                                                                                                              | i_scope/i_wr0/clear                                                                                                                     |                2 |              4 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                  |                                                                                                                                         |                2 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_awlen_o[3]_i_1_n_6                                                                                                                                                                                     | i_ps/axi_master[1]/axi_awaddr_o[31]_i_1_n_6                                                                                             |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_awfill_lvl[3]_i_1_n_6                                                                                                                                                                                  | i_hk/SR[0]                                                                                                                              |                1 |              4 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                       |                                                                                                                                         |                2 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_rfill_lvl[3]_i_1__0_n_6                                                                                                                                                                                | i_hk/SR[0]                                                                                                                              |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/input_and_output_mux_selector_reg[0][0]                                                                                                                                                                    |                                                                                                                                         |                2 |              4 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                   |                                                                                                                                         |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_awpop                                                                                                                                                                                                  | i_hk/SR[0]                                                                                                                              |                1 |              4 |
|  adc_clk                                                  | i_scope/i_wr0/axi_wwr_pt_reg[0][0]                                                                                                                                                                                            | i_hk/SR[0]                                                                                                                              |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_awpush                                                                                                                                                                                                 | i_hk/SR[0]                                                                                                                              |                2 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_rfill_lvl[3]_i_1_n_6                                                                                                                                                                                   | i_hk/SR[0]                                                                                                                              |                2 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_wpop                                                                                                                                                                                                   | i_hk/SR[0]                                                                                                                              |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_wfill_lvl[3]_i_1__0_n_6                                                                                                                                                                                | i_hk/SR[0]                                                                                                                              |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_wfill_lvl[3]_i_1_n_6                                                                                                                                                                                   | i_hk/SR[0]                                                                                                                              |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/wr_cnt[3]_i_1__0_n_6                                                                                                                                                                                       | i_hk/SR[0]                                                                                                                              |                2 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_wpop                                                                                                                                                                                                   | i_hk/SR[0]                                                                                                                              |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[1]/wr_cnt[3]_i_1_n_6                                                                                                                                                                                          | i_hk/SR[0]                                                                                                                              |                1 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_awfill_lvl[3]_i_1__0_n_6                                                                                                                                                                               | i_hk/SR[0]                                                                                                                              |                2 |              4 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_awlen_o[3]_i_1__0_n_6                                                                                                                                                                                  | i_ps/axi_master[0]/axi_awaddr_o[31]_i_1__0_n_6                                                                                          |                1 |              4 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                         | i_ps/system_i/system_i/xadc/inst/SOFT_RESET_I/reset2ip_reset                                                                            |                1 |              4 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/broadcast_opcode[8]_i_1_n_0 |                                                                                                                                         |                1 |              4 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                                |                4 |              5 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_9[0]                                                                                                                                                                                         |                                                                                                                                         |                2 |              5 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/ack_cnt[5]_i_2_n_6                                                                                                                                                                                         | i_ps/axi_slave_gp0/ack_cnt[5]_i_1_n_6                                                                                                   |                1 |              5 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                       | i_ps/system_i/system_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                          |                2 |              6 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                             |                2 |              7 |
|  adc_clk                                                  | adc_rstn                                                                                                                                                                                                                      | i_ps/axi_slave_gp0/sys_rdata_reg[25]_0                                                                                                  |                2 |              7 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                           |                4 |              8 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/exp_p_dir_o_reg[7][0]                                                                                                                                                                                      | i_hk/SR[0]                                                                                                                              |                3 |              8 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/write_address[11]_i_1__0_n_6        |                3 |              8 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/write_address[11]_i_1_n_6           |                3 |              8 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/write_address[11]_i_1__1_n_6        |                3 |              8 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/write_address[11]_i_1__2_n_6        |                3 |              8 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/led_o_reg[7][0]                                                                                                                                                                                            | i_hk/SR[0]                                                                                                                              |                3 |              8 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_3[0]                                                                                                                                                                                         |                                                                                                                                         |                2 |              8 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/exp_p_dat_o_reg[7][0]                                                                                                                                                                                      | i_hk/SR[0]                                                                                                                              |                4 |              8 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/exp_n_dir_o_reg[7][0]                                                                                                                                                                                      | i_hk/SR[0]                                                                                                                              |                3 |              8 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/exp_n_dat_o_reg[7][0]                                                                                                                                                                                      | i_hk/SR[0]                                                                                                                              |                2 |              8 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | i_scope/i_wr0/clear                                                                                                                     |                5 |              8 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                         | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_wstrb_o[7]_i_1__0_n_6                                                                                                                                                                                  | i_ps/axi_master[0]/axi_wdata_o[63]_i_1__0_n_6                                                                                           |                2 |              9 |
|  adc_clk                                                  | i_hk/sel                                                                                                                                                                                                                      | i_hk/SR[0]                                                                                                                              |                4 |              9 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_wstrb_o[7]_i_1_n_6                                                                                                                                                                                     | i_ps/axi_master[1]/axi_wdata_o[63]_i_1_n_6                                                                                              |                3 |              9 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC0_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/ce                                                                                                                 |                                                                                                                                         |                3 |             10 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC0_inst/phase_offset                                                                                                                                                                                      |                                                                                                                                         |                4 |             10 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC1_inst/CORDIC_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/ce                                                                                                                 |                                                                                                                                         |                3 |             10 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC1_inst/phase_offset                                                                                                                                                                                      |                                                                                                                                         |                6 |             10 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | i_ps/axi_slave_gp0/ack_cnt[0]_i_1_n_6                                                                                                   |                5 |             11 |
|  adc_clk                                                  | dpll_wrapper_inst/registers_read_inst/fifo_data_count_max_reg[10]_i_1_n_8                                                                                                                                                     | dpll_wrapper_inst/registers_read_inst/SR[0]                                                                                             |                3 |             11 |
|  adc_clk                                                  | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/E[0]                                                                                                                                          |                                                                                                                                         |                6 |             11 |
|  adc_clk                                                  | dpll_wrapper_inst/registers_read_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                           | dpll_wrapper_inst/registers_read_inst/SR[0]                                                                                             |                3 |             11 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                    |                                                                                                                                         |                3 |             12 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                   |                                                                                                                                         |                4 |             12 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                  |                                                                                                                                         |                5 |             12 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_6                                                                  |                                                                                                                                         |                3 |             12 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                         |                                                                                                                                         |                5 |             12 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                  |                                                                                                                                         |                4 |             12 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                             |                                                                                                                                         |                4 |             13 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/registers_read_inst/SR[0]                                                                                             |                4 |             13 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                |                                                                                                                                         |                4 |             14 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                         |                3 |             14 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/output_summing_dac1_auxilary/data_output_reg[14]_i_1_n_6                                                              |                3 |             15 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/output_summing_dac0_auxilary/data_output_reg[14]_i_1__0_n_6                                                           |                2 |             15 |
|  adc_clk                                                  | ram_data_logger_i/write_address                                                                                                                                                                                               | ram_data_logger_i/write_address[14]_i_1_n_6                                                                                             |                5 |             15 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_11[0]                                                                                                                                                                                        |                                                                                                                                         |                5 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__1_n_6                                                                                                |                                                                                                                                         |                3 |             16 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/xadc/inst/SOFT_RESET_I/SR[0]                                                                                     |                3 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__2_n_6                                                                                                |                                                                                                                                         |                5 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/latch_op         |                                                                                                                                         |                4 |             16 |
|  adc_clk                                                  | dpll_wrapper_inst/aux_data_mux_inst/ADC0_next[15]_i_2_n_6                                                                                                                                                                     | dpll_wrapper_inst/aux_data_mux_inst/ADC1_next[15]_i_1_n_6                                                                               |                6 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/cntrl_mem_we                |                                                                                                                                         |                2 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_10[0]                                                                                                                                                                                        |                                                                                                                                         |                6 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/m_axis_data_tvalid          |                                                                                                                                         |                4 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/latch_op         |                                                                                                                                         |                4 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/cntrl_mem_we                |                                                                                                                                         |                2 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/m_axis_data_tvalid          |                                                                                                                                         |                5 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/latch_op         |                                                                                                                                         |                2 |             16 |
|  adc_clk                                                  | dpll_wrapper_inst/aux_data_mux_inst/ADC0_next[15]_i_2_n_6                                                                                                                                                                     | dpll_wrapper_inst/aux_data_mux_inst/ADC0_next[15]_i_1_n_6                                                                               |                4 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/cntrl_mem_we                |                                                                                                                                         |                2 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/m_axis_data_tvalid          |                                                                                                                                         |                2 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/latch_op         |                                                                                                                                         |                7 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/number_of_frequencies_reg[0][0]                                                                                                                                                                            |                                                                                                                                         |                2 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/cntrl_mem_we                |                                                                                                                                         |                2 |             16 |
|  adc_clk                                                  | ram_data_logger_i/output_reg[15]_0[0]                                                                                                                                                                                         |                                                                                                                                         |                3 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/m_axis_data_tvalid          |                                                                                                                                         |                5 |             16 |
|  adc_clk                                                  | ram_data_logger_i/output_reg[15][0]                                                                                                                                                                                           |                                                                                                                                         |                5 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/amplitude_reg[15][0]                                                                                                                                                                                       |                                                                                                                                         |                5 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/amplitude_reg[15]_0[0]                                                                                                                                                                                     |                                                                                                                                         |                3 |             16 |
|  adc_clk                                                  | dpll_wrapper_inst/sel                                                                                                                                                                                                         | dpll_wrapper_inst/parallel_bus_register_phase_ok_reset_frontend/clear                                                                   |                4 |             16 |
|  adc_clk                                                  | dpll_wrapper_inst/system_identification_vna_inst/output_to_logger[15]_i_1_n_6                                                                                                                                                 |                                                                                                                                         |                6 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/dither0_lockin_output_reg_reg[32][0]                                                                                                                                                                       |                                                                                                                                         |                4 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/dither1_lockin_output_reg_reg[32][0]                                                                                                                                                                       |                                                                                                                                         |                5 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/first_modulation_frequency_reg[32][1]                                                                                                                                                                      |                                                                                                                                         |                6 |             16 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dither_lockin_wrapper1/parallel_bus_register_enable/output_to_dac_internal_reg[0]                                     |                3 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/sys_rdata_reg[15][1]                                                                                                                                                                                       | i_ps/axi_slave_gp0/sys_rdata_reg[15]_1[0]                                                                                               |                3 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/sys_rdata_reg[15][2]                                                                                                                                                                                       | i_ps/axi_slave_gp0/sys_rdata_reg[15]_0[0]                                                                                               |                3 |             16 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dither_lockin_wrapper0/parallel_bus_register_enable/output_to_dac_internal_reg[0]                                     |                3 |             16 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/modulation_frequency_step_reg[32][1]                                                                                                                                                                       |                                                                                                                                         |                4 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__0_n_6                                                                                                |                                                                                                                                         |                6 |             16 |
|  adc_clk_2x                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1_n_6                                                                                                   |                                                                                                                                         |                3 |             16 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                            | i_ps/system_i/system_i/xadc/inst/SOFT_RESET_I/reset2ip_reset                                                                            |                6 |             17 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/read_address_rep[4]_i_1_n_6         |                5 |             17 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/read_address_rep[4]_i_1__1_n_6      |                5 |             17 |
|  adc_clk                                                  | i_scope/i_wr0/pop                                                                                                                                                                                                             | i_scope/i_wr0/clear                                                                                                                     |                5 |             17 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/read_address_rep[4]_i_1__0_n_6      |                5 |             17 |
|  adc_clk                                                  | i_scope/i_wr1/pop                                                                                                                                                                                                             | i_scope/i_wr0/clear                                                                                                                     |                4 |             17 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/read_address_rep[4]_i_1__2_n_6      |                5 |             17 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_4[0]                                                                                                                                                                                         |                                                                                                                                         |                6 |             18 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_13[0]                                                                                                                                                                                        |                                                                                                                                         |                5 |             18 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/reset_complete_reg_n_6                                                                                                    | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/RAM_output[17]_i_1__1_n_6           |                3 |             18 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_gain_reg[0][0]                                                                                                                                                                                      |                                                                                                                                         |                5 |             18 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/reset_complete_reg_n_6                                                                                                    | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_output[17]_i_1__2_n_6           |                7 |             18 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | i_hk/SR[0]                                                                                                                              |               14 |             18 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/reset_complete_reg_n_6                                                                                                    | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/RAM_output[17]_i_1__0_n_6           |                4 |             18 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/reset_complete_reg_n_6                                                                                                    | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_filter_16_pts_inst/delay_inst/RAM_output[17]_i_1_n_6              |                5 |             18 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                 |                                                                                                                                         |                5 |             20 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                             | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                               |                4 |             20 |
|  adc_clk                                                  | dpll_wrapper_inst/registers_read_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      | dpll_wrapper_inst/registers_read_inst/SR[0]                                                                                             |                6 |             22 |
|  adc_clk                                                  | dpll_wrapper_inst/registers_read_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                      | dpll_wrapper_inst/registers_read_inst/SR[0]                                                                                             |                5 |             22 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                               |                6 |             24 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                           | i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                 |               12 |             25 |
|  adc_clk                                                  | adc_rstn                                                                                                                                                                                                                      |                                                                                                                                         |               14 |             25 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_2nd_accumulator[37]_i_1__0_n_6                                                                                                   | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_2nd_accumulator[63]_i_1__0_n_6             |                4 |             26 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst2/phase_2nd_accumulator[37]_i_1_n_6                                                                                                      | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst2/phase_2nd_accumulator[63]_i_1_n_6                |                4 |             26 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst1/phase_2nd_accumulator[37]_i_1__2_n_6                                                                                                   | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst1/phase_2nd_accumulator[63]_i_1__2_n_6             |                5 |             26 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst2/phase_2nd_accumulator[37]_i_1__1_n_6                                                                                                   | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst2/phase_2nd_accumulator[63]_i_1__1_n_6             |                5 |             26 |
|  adc_clk                                                  | ram_data_logger_i/output_reg[26]_2[0]                                                                                                                                                                                         |                                                                                                                                         |                6 |             27 |
|  adc_clk                                                  | ram_data_logger_i/output_reg[26]_0[0]                                                                                                                                                                                         |                                                                                                                                         |                7 |             27 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/quadrature_dither_generator_inst/clear                                      |                7 |             27 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/output_register_reg[37]_0                                                                                                              | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/output_register_reg[63]_0                        |               10 |             27 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dither_lockin_wrapper0/dither_lockin_inst/quadrature_dither_generator_inst/clear                                      |                7 |             27 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst1/output_register_reg[37]_0                                                                                                              | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst1/output_register_reg[63]_0                        |                9 |             27 |
|  adc_clk                                                  | ram_data_logger_i/output_reg[26][0]                                                                                                                                                                                           |                                                                                                                                         |                6 |             27 |
|  adc_clk                                                  | dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/modulation_periods_counter0                                                                                                                                       | dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/modulation_periods_counter                                                  |                7 |             27 |
|  adc_clk                                                  | ram_data_logger_i/output_reg[26]_1[0]                                                                                                                                                                                         |                                                                                                                                         |                9 |             27 |
|  adc_clk                                                  | dpll_wrapper_inst/dither_lockin_wrapper0/dither_lockin_inst/modulation_periods_counter0                                                                                                                                       | dpll_wrapper_inst/dither_lockin_wrapper0/dither_lockin_inst/modulation_periods_counter                                                  |                7 |             27 |
|  dac_clk_1x                                               |                                                                                                                                                                                                                               |                                                                                                                                         |               10 |             29 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/sys_rdata_reg[31]_0                                                                                                                                                                                        |                                                                                                                                         |               16 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_7[0]                                                                                                                                                                                         |                                                                                                                                         |               11 |             32 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_awaddr_o0_in                                                                                                                                                                                           | i_ps/axi_master[1]/axi_awaddr_o[31]_i_1_n_6                                                                                             |                7 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_14[0]                                                                                                                                                                                        |                                                                                                                                         |                9 |             32 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                 |                                                                                                                                         |                6 |             32 |
|  adc_clk                                                  | dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/E[0]                                                                                                                                                                |                                                                                                                                         |               10 |             32 |
|  adc_clk                                                  | dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/data_output_register_reg[0][0]                                                                                                                                      |                                                                                                                                         |               12 |             32 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_awaddr_o0_in                                                                                                                                                                                           | i_ps/axi_master[0]/axi_awaddr_o[31]_i_1__0_n_6                                                                                          |                8 |             32 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/clear                                                   |                8 |             32 |
|  adc_clk                                                  | dpll_wrapper_inst/registers_read_inst/counter_for_throughput_test[0]_i_2_n_6                                                                                                                                                  | dpll_wrapper_inst/registers_read_inst/counter_for_throughput_test[0]_i_1_n_6                                                            |                8 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/register_lsbs_reg[0][0]                                                                                                                                                                                    |                                                                                                                                         |                7 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/first_modulation_frequency_reg[32][0]                                                                                                                                                                      |                                                                                                                                         |                7 |             32 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dual_type_frequency_counter_inst1/master_counter_reg[0]_i_1_n_7                                                       |                8 |             32 |
|  adc_clk                                                  | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/samples_accumulator_register[31]_i_1_n_6                                                                                                      |                                                                                                                                         |                8 |             32 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dual_type_frequency_counter_inst0/clear                                                                               |                8 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/modulation_frequency_step_reg[32][0]                                                                                                                                                                       |                                                                                                                                         |                7 |             32 |
|  adc_clk                                                  | dpll_wrapper_inst/registers_read_inst/data_counter_for_throughput_test[0]_i_2_n_6                                                                                                                                             | dpll_wrapper_inst/registers_read_inst/data_counter_for_throughput_test[0]_i_1_n_6                                                       |                8 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/number_of_cycles_integration_reg[0][0]                                                                                                                                                                     |                                                                                                                                         |                6 |             32 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/system_identification_vna_inst/p_0_in[1]                                                                              |                5 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/register_lsbs_reg[0]_0[0]                                                                                                                                                                                  |                                                                                                                                         |                9 |             32 |
|  adc_clk                                                  | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/fsm_wait_counter[31]_i_1_n_6                                                                                                                  |                                                                                                                                         |               13 |             32 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                 |                                                                                                                                         |                8 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_12[0]                                                                                                                                                                                        |                                                                                                                                         |                7 |             32 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/counter0_out_clk_enable_faster                                                                                                                                            |                                                                                                                                         |                8 |             32 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                  |                                                                                                                                         |               10 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_15[0]                                                                                                                                                                                        |                                                                                                                                         |               10 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_16[0]                                                                                                                                                                                        |                                                                                                                                         |               15 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_17[0]                                                                                                                                                                                        |                                                                                                                                         |               13 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_18[0]                                                                                                                                                                                        |                                                                                                                                         |               10 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_19[0]                                                                                                                                                                                        |                                                                                                                                         |                8 |             32 |
|  adc_clk                                                  | i_ps/gp0_maxi_arstn_reg_n_6                                                                                                                                                                                                   |                                                                                                                                         |               13 |             32 |
|  adc_clk                                                  | i_ps/system_i/wr_wdata_reg[31][0]                                                                                                                                                                                             |                                                                                                                                         |                7 |             32 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                |                                                                                                                                         |               10 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_5[0]                                                                                                                                                                                         |                                                                                                                                         |               10 |             32 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_6[0]                                                                                                                                                                                         |                                                                                                                                         |                7 |             32 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/dual_type_frequency_counter_inst0/output_clk_enable_N_times_faster_internal_reg_i_1_n_7                               |                9 |             33 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                |                                                                                                                                         |               11 |             34 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/wr_awid[11]_i_1_n_6                                                                                                                                                                                        |                                                                                                                                         |               15 |             35 |
|  adc_clk                                                  | i_ps/system_i/E[0]                                                                                                                                                                                                            |                                                                                                                                         |               13 |             35 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst1/output_register_reg[37]_0                                                                                                              |                                                                                                                                         |               12 |             37 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/output_register_reg[37]_0                                                                                                              |                                                                                                                                         |               12 |             37 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst2/phase_2nd_accumulator[37]_i_1_n_6                                                                                                      |                                                                                                                                         |                6 |             38 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/rst_integration2                                                                                                                                                          |                                                                                                                                         |               12 |             38 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst2/phase_2nd_accumulator[37]_i_1__1_n_6                                                                                                   |                                                                                                                                         |                6 |             38 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/rst_integration2                                                                                                                                                          |                                                                                                                                         |               13 |             38 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_2nd_accumulator[37]_i_1__0_n_6                                                                                                   |                                                                                                                                         |                6 |             38 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst1/phase_2nd_accumulator[37]_i_1__2_n_6                                                                                                   |                                                                                                                                         |                6 |             38 |
|  adc_clk                                                  | dpll_wrapper_inst/PLL1_loop_filters/out_saturation_inst/E[0]                                                                                                                                                                  | dpll_wrapper_inst/parallel_bus_register_pll1_gaini/synchronous_clear                                                                    |               12 |             45 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                         |               10 |             47 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                |                                                                                                                                         |               13 |             47 |
|  adc_clk                                                  | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/current_modulation_frequency[47]_i_1_n_6                                                                                                      |                                                                                                                                         |               16 |             48 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_20[0]                                                                                                                                                                                        |                                                                                                                                         |                9 |             48 |
|  adc_clk                                                  | dpll_wrapper_inst/dither_lockin_wrapper0/dither_lockin_inst/result_I_internal[47]_i_1__0_n_6                                                                                                                                  |                                                                                                                                         |               16 |             48 |
|  adc_clk                                                  | dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/result_I_internal[47]_i_1_n_6                                                                                                                                     |                                                                                                                                         |               17 |             48 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/output_reg[0]_21[0]                                                                                                                                                                                        |                                                                                                                                         |               11 |             48 |
|  adc_clk                                                  | dpll_wrapper_inst/PLL0_loop_filters/out_saturation_inst/E[0]                                                                                                                                                                  | dpll_wrapper_inst/parallel_bus_register_pll0_gaini/synchronous_clear                                                                    |               13 |             51 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5_i_1__0_n_6                                                                                                                                                                         |                                                                                                                                         |                7 |             56 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_awfifo_reg_0_15_0_5_i_1_n_6                                                                                                                                                                            |                                                                                                                                         |                7 |             56 |
|  adc_clk                                                  | i_hk/dna_value0                                                                                                                                                                                                               | i_hk/SR[0]                                                                                                                              |               13 |             57 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/p_0_out                                                                                                                   |                                                                                                                                         |                9 |             59 |
|  adc_clk                                                  | dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_filter_16_pts_inst/delay_inst/p_0_out                                                                                                                   |                                                                                                                                         |                8 |             59 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               18 |             59 |
|  adc_clk                                                  | i_scope/i_wr0/next_address                                                                                                                                                                                                    | i_scope/i_wr1/next_address[32]_i_1__0_n_6                                                                                               |               16 |             60 |
|  adc_clk                                                  | i_scope/i_wr0/next_address_0                                                                                                                                                                                                  | i_scope/i_wr0/next_address[32]_i_1_n_6                                                                                                  |               13 |             60 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/rst_integration_delayed                                                                                                                |                                                                                                                                         |               25 |             64 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_wdata_o0_in                                                                                                                                                                                            | i_ps/axi_master[0]/axi_wdata_o[63]_i_1__0_n_6                                                                                           |               18 |             64 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst2/rst_integration_delayed_reg_n_6                                                                                                        |                                                                                                                                         |               20 |             64 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_wdata_o0_in                                                                                                                                                                                            | i_ps/axi_master[1]/axi_wdata_o[63]_i_1_n_6                                                                                              |               15 |             64 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst2/rst_integration_delayed_reg_n_6                                                                                                        |                                                                                                                                         |               17 |             64 |
|  adc_clk                                                  | dpll_wrapper_inst/dual_type_frequency_counter_inst0/triangular_frequency_counter_inst1/rst_integration_delayed                                                                                                                |                                                                                                                                         |               19 |             64 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/rst_frontend1                                                                                                         |               20 |             76 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/rst_frontend0                                                                                                         |               24 |             82 |
|  adc_clk                                                  | i_ps/axi_master[1]/axi_wfifo_reg_0_15_0_5_i_1_n_6                                                                                                                                                                             |                                                                                                                                         |               13 |            104 |
|  adc_clk                                                  | i_ps/axi_master[0]/axi_wfifo_reg_0_15_0_5_i_1__0_n_6                                                                                                                                                                          |                                                                                                                                         |               13 |            104 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               | i_ps/system_i/system_i/xadc/inst/SOFT_RESET_I/reset2ip_reset                                                                            |               27 |            115 |
|  i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                                                                                               |                                                                                                                                         |               42 |            119 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/macc_clear_reg_n_6                                      |               32 |            128 |
|  adc_clk                                                  | dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/modulation_frequency_index                                                                                                                    | dpll_wrapper_inst/rst_frontend0                                                                                                         |               45 |            144 |
|  adc_clk                                                  | i_ps/axi_slave_gp0/DAC1_out_reg_reg[0][0]                                                                                                                                                                                     |                                                                                                                                         |               48 |            160 |
|  adc_clk_2x                                               |                                                                                                                                                                                                                               |                                                                                                                                         |              162 |            492 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/parallel_bus_register_pll0_gaini/synchronous_clear                                                                    |              166 |            608 |
|  adc_clk                                                  |                                                                                                                                                                                                                               | dpll_wrapper_inst/parallel_bus_register_pll1_gaini/synchronous_clear                                                                    |              152 |            630 |
|  adc_clk                                                  |                                                                                                                                                                                                                               |                                                                                                                                         |             1149 |           4296 |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


