$date
	Sat Oct  7 11:29:19 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_t $end
$var wire 16 ! out [15:0] $end
$var reg 1 " enable $end
$var reg 4 # in [3:0] $end
$scope module M1 $end
$var wire 1 $ enable $end
$var wire 4 % in [3:0] $end
$var reg 16 & out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
b0 #
0"
b0 !
$end
#100
b1 #
b1 %
#200
b1 &
b1 !
1"
1$
b0 #
b0 %
#300
b10 &
b10 !
b1 #
b1 %
#400
b100 &
b100 !
b10 #
b10 %
#500
b1000 &
b1000 !
b11 #
b11 %
#600
b10000 &
b10000 !
b100 #
b100 %
#700
b100000 &
b100000 !
b101 #
b101 %
#800
b1000000 &
b1000000 !
b110 #
b110 %
#900
b10000000 &
b10000000 !
b111 #
b111 %
#1000
b100000000 &
b100000000 !
b1000 #
b1000 %
#1100
b1000000000 &
b1000000000 !
b1001 #
b1001 %
#1200
b10000000000 &
b10000000000 !
b1010 #
b1010 %
#1300
b100000000000 &
b100000000000 !
b1011 #
b1011 %
#1400
b1000000000000 &
b1000000000000 !
b1100 #
b1100 %
#1500
b10000000000000 &
b10000000000000 !
b1101 #
b1101 %
#1600
b100000000000000 &
b100000000000000 !
b1110 #
b1110 %
#1700
b1000000000000000 &
b1000000000000000 !
b1111 #
b1111 %
#1800
