{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696721646946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696721646948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  7 17:34:06 2023 " "Processing started: Sat Oct  7 17:34:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696721646948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696721646948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio4 -c Laboratorio4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio4 -c Laboratorio4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696721646948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696721648125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696721648125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randombombs.sv 1 1 " "Found 1 design units, including 1 entities, in source file randombombs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RandomBombs " "Found entity 1: RandomBombs" {  } { { "RandomBombs.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/RandomBombs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696721668918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696721668918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BOMB_COUNT bomb_count RandomBombs_Testbench.sv(4) " "Verilog HDL Declaration information at RandomBombs_Testbench.sv(4): object \"BOMB_COUNT\" differs only in case from object \"bomb_count\" in the same scope" {  } { { "RandomBombs_Testbench.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/RandomBombs_Testbench.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1696721668922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randombombs_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file randombombs_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RandomBombs_Testbench " "Found entity 1: RandomBombs_Testbench" {  } { { "RandomBombs_Testbench.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/RandomBombs_Testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696721668923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696721668923 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Buscaminas.sv(54) " "Verilog HDL information at Buscaminas.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "Buscaminas.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/Buscaminas.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1696721668926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buscaminas.sv 1 1 " "Found 1 design units, including 1 entities, in source file buscaminas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Buscaminas " "Found entity 1: Buscaminas" {  } { { "Buscaminas.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/Buscaminas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696721668927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696721668927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buscaminas_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file buscaminas_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Buscaminas_TB " "Found entity 1: Buscaminas_TB" {  } { { "Buscaminas_TB.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/Buscaminas_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696721668930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696721668930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generatebombs.sv 1 1 " "Found 1 design units, including 1 entities, in source file generatebombs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GenerateBombs " "Found entity 1: GenerateBombs" {  } { { "GenerateBombs.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/GenerateBombs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696721668933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696721668933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement.sv 1 1 " "Found 1 design units, including 1 entities, in source file movement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Movement " "Found entity 1: Movement" {  } { { "Movement.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/Movement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696721668936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696721668936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file movement_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Movement_Testbench " "Found entity 1: Movement_Testbench" {  } { { "Movement_Testbench.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/Movement_Testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696721668940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696721668940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Buscaminas " "Elaborating entity \"Buscaminas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696721669008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start Buscaminas.sv(31) " "Verilog HDL or VHDL warning at Buscaminas.sv(31): object \"start\" assigned a value but never read" {  } { { "Buscaminas.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/Buscaminas.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1696721669015 "|Buscaminas"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1696721669015 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1696721669015 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1696721669015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomBombs RandomBombs:RandomBombs_MainInstance " "Elaborating entity \"RandomBombs\" for hierarchy \"RandomBombs:RandomBombs_MainInstance\"" {  } { { "Buscaminas.sv" "RandomBombs_MainInstance" { Text "C:/Users/Bryan Gomez/Documents/L4/Buscaminas.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696721669017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RandomBombs.sv(29) " "Verilog HDL assignment warning at RandomBombs.sv(29): truncated value with size 32 to match size of target (3)" {  } { { "RandomBombs.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/RandomBombs.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696721669039 "|Buscaminas|RandomBombs:RandomBombs_MainInstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RandomBombs.sv(30) " "Verilog HDL assignment warning at RandomBombs.sv(30): truncated value with size 32 to match size of target (3)" {  } { { "RandomBombs.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/RandomBombs.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696721669040 "|Buscaminas|RandomBombs:RandomBombs_MainInstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RandomBombs.sv(39) " "Verilog HDL assignment warning at RandomBombs.sv(39): truncated value with size 32 to match size of target (3)" {  } { { "RandomBombs.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/RandomBombs.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696721669041 "|Buscaminas|RandomBombs:RandomBombs_MainInstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RandomBombs.sv(40) " "Verilog HDL assignment warning at RandomBombs.sv(40): truncated value with size 32 to match size of target (3)" {  } { { "RandomBombs.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/RandomBombs.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696721669042 "|Buscaminas|RandomBombs:RandomBombs_MainInstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RandomBombs.sv(49) " "Verilog HDL assignment warning at RandomBombs.sv(49): truncated value with size 32 to match size of target (3)" {  } { { "RandomBombs.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/RandomBombs.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696721669161 "|Buscaminas|RandomBombs:RandomBombs_MainInstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RandomBombs.sv(50) " "Verilog HDL assignment warning at RandomBombs.sv(50): truncated value with size 32 to match size of target (3)" {  } { { "RandomBombs.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/RandomBombs.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696721669161 "|Buscaminas|RandomBombs:RandomBombs_MainInstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RandomBombs.sv(202) " "Verilog HDL assignment warning at RandomBombs.sv(202): truncated value with size 32 to match size of target (8)" {  } { { "RandomBombs.sv" "" { Text "C:/Users/Bryan Gomez/Documents/L4/RandomBombs.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696721669934 "|Buscaminas|RandomBombs:RandomBombs_MainInstance"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1696721835065 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1696721835065 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1696721835065 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1696721835066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bryan Gomez/Documents/L4/output_files/Laboratorio4.map.smsg " "Generated suppressed messages file C:/Users/Bryan Gomez/Documents/L4/output_files/Laboratorio4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1696721839240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696721839362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  7 17:37:19 2023 " "Processing ended: Sat Oct  7 17:37:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696721839362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:13 " "Elapsed time: 00:03:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696721839362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:00 " "Total CPU time (on all processors): 00:03:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696721839362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696721839362 ""}
