x86/cpu: Add Lakefield, Alder Lake and Rocket Lake models to the to Intel CPU family

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-294.el8
commit-author Tony Luck <tony.luck@intel.com>
commit e00b62f0b06d0ae2b844049f216807617aff0cdb
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-294.el8/e00b62f0.failed

Add three new Intel CPU models.

	Signed-off-by: Tony Luck <tony.luck@intel.com>
	Signed-off-by: Ingo Molnar <mingo@kernel.org>
Link: https://lore.kernel.org/r/20200721043749.31567-1-tony.luck@intel.com
(cherry picked from commit e00b62f0b06d0ae2b844049f216807617aff0cdb)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/include/asm/intel-family.h
diff --cc arch/x86/include/asm/intel-family.h
index 147d173c2aa7,5e658ba2654a..000000000000
--- a/arch/x86/include/asm/intel-family.h
+++ b/arch/x86/include/asm/intel-family.h
@@@ -64,8 -86,17 +64,19 @@@
  #define INTEL_FAM6_COMETLAKE		0xA5
  #define INTEL_FAM6_COMETLAKE_L		0xA6
  
++<<<<<<< HEAD
 +#define INTEL_FAM6_TIGERLAKE_L		0x8C
 +#define INTEL_FAM6_TIGERLAKE		0x8D
++=======
+ #define INTEL_FAM6_ROCKETLAKE		0xA7
+ 
+ #define INTEL_FAM6_SAPPHIRERAPIDS_X	0x8F
++>>>>>>> e00b62f0b06d (x86/cpu: Add Lakefield, Alder Lake and Rocket Lake models to the to Intel CPU family)
+ 
+ /* Hybrid Core/Atom Processors */
+ 
+ #define	INTEL_FAM6_LAKEFIELD		0x8A
+ #define INTEL_FAM6_ALDERLAKE		0x97
  
  /* "Small Core" Processors (Atom) */
  
* Unmerged path arch/x86/include/asm/intel-family.h
