0.6
2017.4
Dec 15 2017
21:07:18
E:/VLSI_files/Adders/Adders.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
E:/VLSI_files/Adders/Adders.srcs/sources_1/new/FA_using_HA.v,1678976231,verilog,,,,FA_using_HA,,,,,,,,
E:/VLSI_files/Adders/Adders.srcs/sources_1/new/HA_Case.v,1679153914,verilog,,,,HA_Case,,,,,,,,
E:/VLSI_files/Adders/Adders.srcs/sources_1/new/Mux_2x1.v,1679152971,verilog,,,,Mux_2x1,,,,,,,,
E:/VLSI_files/Adders/Adders.srcs/sources_1/new/halfAdder_data.v,1676644301,verilog,,E:/VLSI_files/Adders/Adders.srcs/sources_1/new/FA_using_HA.v,,halfAdder_data,,,,,,,,
