[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of UCC28950PWR production of TEXAS INSTRUMENTS from the text:1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12UCC28950\nDCMRSUMRTTMINDELEFDELCDDELABSS/ENCOMPEA-EA+VREF 24\n23\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13 ADELEFADELCSSYNCOUTFOUTEOUTDOUTCOUTBOUTAVDDGND\nRDCMHI\nRDCM RCS R7A\nB\nC\nD\nE\nFCVDDVBIAS\nSYNC\nVREFR5\nC2C1\nR4R3CREF\nR2 R1\nVSENSE\nENABLE+\n-CT\nAVDD\nBVDDQA\nQBCVDD\nDVDDQC\nQD\nQE QF\nE F COUT+\n-\nVSENSEUCC27324 UCC27324C3 R6\nCSS\nRAB\nRCD\nREF\nRTMIN\nRT\nRSUMVREFVIN\nRLF1\nCLFDAT1\nLOUT\nVOUTRLF2VDDCIN\nRAHI\nRAEFHI\nRAEFRA\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nUCC28950 Green Phase-Shifted Full-Bridge Controller WithSynchronous Rectification\n11Features\n1•Enhanced Wide Range Resonant Zero Voltage\nSwitching (ZVS) Capability\n•Direct Synchronous Rectifier (SR) Control\n•Light-Load Efficiency Management Including\n–Burst Mode Operation\n–Discontinuous Conduction Mode (DCM),\nDynamic SROnandOffControl with\nProgrammable Threshold\n–Programmable Adaptive Delay\n•Average orPeak Current Mode Control With\nProgrammable Slope Compensation andVoltage\nMode Control\n•Naturally Handles Pre-Biased Start UpWith DCM\nMode\n•Closed Loop Soft Start andEnable Function\n•Programmable Switching Frequency upto1MHz\nwith Bi-Directional Synchronization\n•(±3%) Cycle-by-Cycle Current Limit Protection\nWith Hiccup Mode Support\n•150-µAStart-Up Current\n•VDDUndervoltage Lockout\n•Wide Temperature Range –40°Cto+125 °C\n2Applications\n•Phase-Shifted Full-Bridge Converters\n•Datacom, Telecom, andWireless Base-Station\nPower\n•Server, Power Supplies\n•Industrial Power Systems\n•High-Density Power Architectures\n•Solar Inverters, andElectric Vehicles3Description\nThe UCC28950 enhanced phase-shifted controller\nbuilds upon Texas Instrument ’sindustry standard\nUCx895 phase-shifted controller family with\nenhancements that offer best inclass efficiency in\ntoday ’shigh performance power systems. The\nUCC28950 implements advanced control ofthefull-\nbridge along with active control ofthesynchronous\nrectifier output stage.\nThe primary-side signals allow programmable delays\ntoensure ZVS operation over wide-load current and\ninput voltage range, while theload current naturally\ntunes the secondary-side synchronous rectifiers\nswitching delays, maximizing overall system\nefficiency.\nThe UCC28950 also offers multiple light-load\nmanagement features including burst mode and\ndynamic SRon/off control when transitioning inand\noutofDiscontinuous Current Mode (DCM) operation,\nensuring ZVS operation isextended down tomuch\nlighter loads.\nInaddition, the UCC28950 includes support for\ncurrent orvoltage mode control. Programmable\nswitching frequency upto1MHz and awide setof\nprotection features including cycle-by-cycle current\nlimit, UVLO and thermal shutdown. A90-degree\nphase-shifted interleaved synchronized operation can\nbeeasily arranged between twoconverters.\nTheUCC28950 isavailable inTSSOP-24 package.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nUCC28950 TSSOP (24) 7.80 mmx4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nUCC28950 Typical Application\n2UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics ........................................... 6\n6.6 Timing Requirements ................................................ 8\n6.7 Dissipation Ratings ................................................... 8\n6.8 Typical Characteristics ............................................ 11\n7Detailed Description ............................................ 15\n7.1 Overview ................................................................. 15\n7.2 Functional Block Diagram ....................................... 167.3 Feature Description ................................................. 17\n7.4 Device Functional Modes ........................................ 34\n8Application andImplementation ........................ 35\n8.1 Application Information ............................................ 35\n8.2 Typical Application .................................................. 38\n9Power Supply Recommendations ...................... 66\n10Layout ................................................................... 66\n10.1 Layout Guidelines ................................................. 66\n10.2 Layout Example .................................................... 67\n11Device andDocumentation Support ................. 68\n11.1 Device Support ...................................................... 68\n11.2 Documentation Support ........................................ 68\n11.3 Community Resources .......................................... 68\n11.4 Trademarks ........................................................... 68\n11.5 Electrostatic Discharge Caution ............................ 68\n11.6 Glossary ................................................................ 68\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 68\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(November 2015) toRevision D Page\n•Changed PinFunctions table tobealphabetized. ................................................................................................................. 4\n•Added texttoUCC28950 Startup Timing Diagram note, "Narrower pulse widths (less than 50% duty cycle) may be\nobserved inthefirstOUTD pulse ofaburst. Theuser must design thebootstrap capacitor charging circuit ofthe\ngate driver device sothatthefirstOUTC pulse istransmitted totheMOSFET gate inallcases. Transformer based\ngate driver circuits arenotaffected. This behavior isdescribed inmore detail intheapplication note, Gate Driver\nDesign Considerations ".......................................................................................................................................................... 9\nChanges from Revision B(October 2011) toRevision C Page\n•Added PinConfiguration andFunctions section, Handling Rating table, Feature Description section, Device\nFunctional Modes ,Application andImplementation section, Power Supply Recommendations section, Layout\nsection, Device andDocumentation Support section, andMechanical, Packaging, andOrderable Information\nsection ................................................................................................................................................................................... 1\n•Moved Standard Temperature Range from ESD table toAbsolute Maximum Ratings table ............................................... 5\n•Changed Figure 6Startup Current value from mAtoµA..................................................................................................... 11\n•Changed Figure 11Nominal Switching Frequency value from HztokHz. .......................................................................... 12\n•Changed Figure 12Maximum Switching Frequency value from HztokHz. ....................................................................... 12\n•Updated Adaptive Delay section. ......................................................................................................................................... 19\n•Changed values inEquation 3............................................................................................................................................ 19\n•Changed values inEquation 4............................................................................................................................................ 19\n•Changed lineinFigure 34tostop atRTMIN=10kΩandTMIN =800ns.............................................................................. 23\n•Changed content inSlope Compensation (RSUM)section. ................................................................................................... 25\n•Added TMINsetting toFigure 39............................................................................................................................................ 27\n•Updated Synchronization (SYNC) section. ........................................................................................................................... 31\n•Changed Detailed Design Procedure intheTypical Application section. ............................................................................ 39\n•Deleted Vgvs.QgforQEandQFFETs graph from Select FETs QEandQFsection. ....................................................... 48\n•Added Daughter Board Schematic. ..................................................................................................................................... 62\n3UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated•Added Power Stage Schematic. .......................................................................................................................................... 63\nChanges from Revision A(July 2010) toRevision B Page\n•Added Naturally Handles Pre-Biased Start Upwith DCM Mode bullet .................................................................................. 1\n•Added Datacom, Telecom, andWireless Base-Station Power .............................................................................................. 1\n•Changed Server, Telecom Power Supplies bullet toServer, Power Supplies ....................................................................... 1\nChanges from Original (March 2010) toRevision A Page\n•Changed UCC28950 Typical Application Diagram ................................................................................................................. 1\n•Changed Converter switching frequency from 1400 kHzto1000 kHz................................................................................... 5\n•Changed Functional Block Diagram ..................................................................................................................................... 16\n•Added Figure 30................................................................................................................................................................... 20\n•Changed Equation ................................................................................................................................................................ 21\n•Added Typical Application Diagram ...................................................................................................................................... 21\n•Added always deliver even number ofPower cycles toPower transformer. ....................................................................... 23\n•Deleted deliver either oneortwopower delivery cycle pulses. Ifcontroller delivers apower delivery cycle forOUTB\nandOUTC, then itstops. Ifitstarts delivering toOUTA andOUTD, then itcontinues with another power delivery\ncycle toOUTB andOUTC, andthen itstops. ...................................................................................................................... 23\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12UCC28950\nDCMRSUMRTTMINDELEFDELCDDELABSS/ENCOMPEA-EA+VREF 24\n23\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13 ADELEFADELCSSYNCOUTFOUTEOUTDOUTCOUTBOUTAVDDGND\n4UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nPWPackage\n24-Pin TSSOP\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNO. NAME\n14 ADEL IDead-time programming fortheprimary switches over CSvoltage range, TABSET and\nTCDSET .\n13 ADELEF IDelay-time programming between primary side andsecondary side switches, TAFSET\nandTBESET .\n4 COMP I/O Error amplifier output andinput tothePWM comparator.\n15 CS I Current sense forcycle-by-cycle over-current protection andadaptive delay functions.\n12 DCM I DCM threshold setting.\n6 DELAB I Dead-time delay programming between OUTA andOUTB.\n7 DELCD I Dead-time delay programming between OUTC andOUTD.\n8 DELEF I Delay-time programming between OUTA toOUTF, andOUTB toOUTE.\n2 EA+ I Error amplifier non-inverting input.\n3 EA– I Error amplifier inverting input.\n24 GND — Ground. Allsignals arereferenced tothisnode.\n22 OUTA O 0.2-A sink/source primary switching output.\n21 OUTB O 0.2-A sink/source primary switching output.\n20 OUTC O 0.2-A sink/source primary switching output.\n19 OUTD O 0.2-A sink/source primary switching output.\n18 OUTE O 0.2-A sink/source synchronous switching output.\n11 RSUM I Slope compensation programming. Voltage mode orpeak current mode setting.\n10 RT I Oscillator frequency set.Master orslave mode setting.\n5 SS/EN I Soft-start programming, device enable andhiccup mode protection circuit.\n16 SYNC I/O Synchronization outfrom Master controller toinput ofslave controller.\n17 OUTF O 0.2-A sink/source synchronous switching output.\n9 TMIN I Minimum duty cycle programming inburst mode.\n23 VDD I Bias supply input.\n1 VREF O 5-V, ±1.5%, 20-mA reference voltage output.\n5UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) These devices aresensitive toelectrostatic discharge; follow proper device handling procedures.\n(3) Allvoltages arewith respect toGND unless otherwise noted. Currents arepositive into, negative outofthespecified terminal. See\nPackaging Section ofthedatasheet forthermal limitations andconsiderations ofpackages.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nInput supply voltage, VDD(3)–0.4 20 V\nOUTA, OUTB, OUTC, OUTD, OUTE, OUTF –0.4 VDD +0.4 V\nInput voltage onDELAB, DELCD, DELEF, SS/EN, DCM, TMIN, RT,SYNC, RSUM, EA+, EA-,\nCOMP, CS,ADEL, ADELEF–0.4 VREF +0.4 V\nOutput voltage onVREF –0.4 5.6 V\nContinuous total power dissipation See Dissipation Ratings\nOperating virtual junction temperature, TJ –40 +150 °C\nOperating ambient temperature, TA –40 +125 °C\nLead temperature (soldering, 10sec.) +300 °C\nStorage temperature, Tstg –65 +150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)2000 V\nCharged device model (CDM), perJEDEC specification JESD22-\nC101(2) 500 V\n(1) Verified during characterization only.6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nSupply voltage range, VDD 8 12 17 V\nOperating junction temperature range –40 125 °C\nConverter switching frequency setting range, FSW(nom) 50 1000 kHz\nProgrammable delay range between OUTA, OUTB andOUTC, OUTD setby\nresistors DELAB andDELCD andparameter KA(1) 30 1000 ns\nProgrammable delay range between OUTA, OUTF andOUTB, OUTE setby\nresistor DELEF, andparameter KEF(1) 30 1400 ns\nProgrammable DCM range aspercentage ofvoltage atCS(1)5% 30%\nProgrammable TMINrange 100 800 ns\n6UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)UCC28950\nUNIT PW(TSSOP)\n24PINS\nRθJA Junction-to-ambient thermal resistance 93.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 24.2 °C/W\nRθJB Junction-to-board thermal resistance 47.9 °C/W\nψJT Junction-to-top characterization parameter 0.7 °C/W\nψJB Junction-to-board characterization parameter 47.4 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a °C/W\n(1) Typical values forTA=25°C6.5 Electrical Characteristics\nVDD=12V,TA=TJ=–40°Cto+125 °C,CVDD=1µF,CREF=1µF,RAB=22.6 kΩ,RCD=22.6 kΩ,REF=13.3 kΩ,RSUM=124\nkΩ,RTMIN=88.7 kΩ,RT=59kΩconnected between RTpinand5-Vvoltage supply tosetFSW=100kHz(FOSC=200kHz)\n(unless otherwise noted). Allcomponent designations arefrom Figure 48.\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nUNDERVOLTAGE LOCKOUT (UVLO)\nUVLO_RTH Start threshold 6.75 7.3 7.9 V\nUVLO_FTHMinimum operating voltage\nafter start6.15 6.7 7.2 V\nUVLO_HYST Hysteresis 0.53 0.6 0.75 V\nSUPPLY CURRENTS\nIDD(off) Startup current VDDis5.2V 150 270 µA\nIDD Operating supply current 5 10 mA\nVREF OUTPUT VOLTAGE\nVREF VREF total output range 0≤IR≤20mA; VDD=from 8Vto17V 4.925 5 5.075 V\nISCC Short circuit current VREF =0V –53 –23 mA\nSWITCHING FREQUENCY (½OFINTERNAL OSCILLATOR FREQUENCY FOSC)\nFSW(nom) Total range 92 100 108 kHz\nDMAX Maximum duty cycle 95% 97%\nSYNCHRONIZATION\nPHSYNC Total rangeRT=59kΩbetween RTandGND; Input pulses\n200kHz, D=0.5atSYNC85 90 95 °PH\nFSYNC Total rangeRT=59kΩbetween RTand5V;–40°C≤TJ≤\n+125 °C180 200 220 kHz\nTPW Pulse width 2.2 2.5 2.8 µs\n7UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nVDD=12V,TA=TJ=–40°Cto+125 °C,CVDD=1µF,CREF=1µF,RAB=22.6 kΩ,RCD=22.6 kΩ,REF=13.3 kΩ,RSUM=124\nkΩ,RTMIN=88.7 kΩ,RT=59kΩconnected between RTpinand5-Vvoltage supply tosetFSW=100kHz(FOSC=200kHz)\n(unless otherwise noted). Allcomponent designations arefrom Figure 48.\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\n(2) Verified during characterization only.\n(3) Verified during characterization only.ERROR AMPLIFIER\nVICMCommon mode input\nvoltage rangeVICMrange ensures parameters, thefunctionality\nensured for3.6V<VICM<VREF +0.4V,and\n–0.4V<VICM<0.5V0.5 3.6 V\nVIO Offset voltage –7 7 mV\nIBIAS Input bias current –1 1 µA\nEAHIGH High-level output voltage (EA+) –(EA–)=500mV, IEAOUT =–0.5mA 3.9 4.25 V\nEALOW Low-level output voltage (EA+) –(EA–)=–500mV, IEAOUT =0.5mA 0.25 0.35 V\nISOURCEError amplifier source\ncurrent–8 –3.75 –0.5 mA\nISINK Error amplifier sink current 2.7 4.6 5.75 mA\nIVOL Open-loop dcgain 100 dB\nGBW Unity gain bandwidth(2)3 MHz\nCYCLE-BY-CYCLE CURRENT LIMIT\nVCS_LIMCSpincycle-by-cycle\nthreshold1.94 2 2.06 V\nINTERNAL HICCUP MODE SETTINGS\nIDSDischarge current toset\ncycle-by-cycle current limit\ndurationCS=2.5V,VSS =4V 15 20 25 µA\nVHCC Hiccup OFF Time threshold 3.2 3.6 4.2 V\nIHCCDischarge current toset\nHiccup Mode OFF Time1.90 2.55 3.2 µA\nSOFT START/ENABLE\nISS Charge current VSS=0V 20 25 30 µA\nVSS_STDShutdown/restart/reset\nthreshold0.25 0.50 0.70 V\nVSS_PU Pullupthreshold 3.3 3.7 4.3 V\nVSS_CL Clamp voltage 4.20 4.65 4.95 V\nLIGHT-LOAD EFFICIENCY CIRCUIT\nVDCMDCM threshold, T=25°CVDCM=0.4V,Sweep CSconfirm there are\nOUTE andOUTF pulses0.37 0.39 0.41 V\nDCM threshold, T=0°Cto\n+85°C(3)VDCM=0.4V,Sweep CS,confirm there are\nOUTE andOUTF pulses0.364 0.390 0.416 V\nDCM threshold, T=–40°C\nto+125 °C(3)VDCM=0.4V,Sweep CS,confirm there are\nOUTE andOUTF pulses0.35 0.39 0.43 V\nIDCM_SRC DCM Sourcing Current CS<DCM threshold 14 20 26 µA\nOUTPUTS OUTA, OUTB, OUTC, OUTD, OUTE, OUTF\nISINK/SRC Sink/Source peak current(3)0.2 A\nRSRC Output source resistance IOUT=20mA 10 20 35Ω\nRSINK Output sink resistance IOUT=20mA 5 10 30Ω\nTHERMAL SHUTDOWN\nRising threshold(3)160 °C\nFalling threshold(3)140 °C\nHysteresis 20 °C\n8UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated(1) See Figure 28fortiming diagram andTABSET1 ,TABSET2 ,TCDSET1 ,TCDSET2 definitions.\n(2) See Figure 31fortiming diagram andTAFSET1 ,TAFSET2 ,TBESET1 ,TBESET2 definitions.\n(3) Pair ofoutputs OUTC, OUTE andOUTD, OUTF always going high simultaneously.\n(4) Outputs AorBarenever allowed togohigh ifboth outputs OUTE andOUTF arehigh.\n(5) Alldelay settings aremeasured relative to50% ofpulse amplitude.6.6 Timing Requirements\nMIN NOM MAX UNIT\nCYCLE-BY-CYCLE CURRENT LIMIT\nTCSPropagation delay from CStoOUTC andOUTD outputs\nInput pulse between CSandGND from zero to2.5V100 ns\nPROGRAMMABLE DELAY TIME SET ACCURACY AND RANGE(1)(2)(3)(4)(5)\nTABSET1Short delay time setaccuracy between OUTA andOUTB\nCS=ADEL =ADELEF =1.8V32 45 56 ns\nTABSET2Long delay time setaccuracy between OUTA andOUTB\nCS=ADEL =ADELEF =0.2V216 270 325 ns\nTCDSET1Short delay time setaccuracy between OUTC andOUTD\nCS=ADEL =ADELEF =1.8V32 45 56 ns\nTCDSET2Long delay time setaccuracy between OUTC andOUTD\nCS=ADEL =ADELEF =0.2V216 270 325 ns\nTAFSET1Short delay time setaccuracy between falling OUTA, OUTF\nCS=ADEL =ADELEF =0.2V22 35 48 ns\nTAFSET2Long delay time setaccuracy between falling OUTA, OUTF\nCS=ADEL =ADELEF =1.8V190 240 290 ns\nTBESET1Short delay time setaccuracy between falling OUTB, OUTE\nCS=ADEL =ADELEF =0.2V22 35 48 ns\nTBESET2Long delay time setaccuracy between falling OUTB, OUTE\nCS=ADEL =ADELEF =1.8V190 240 290 ns\nΔTADBCPulse matching between OUTA rise, OUTD fallandOUTB rise,\nOUTC fall\nCS=ADEL =ADELEF =1.8V,COMP =2V–50 0 50 ns\nΔTABBAHalf cycle matching between OUTA rise, OUTB riseandOUTB rise,\nOUTA rise\nCS=ADEL =ADELEF =1.8V,COMP =2V–50 0 50 ns\nΔTEEFFPulse matching between OUTE fall,OUTE riseandOUTF fall,OUTF\nrise\nCS=ADEL =ADELEF =0.2V,COMP =2V–60 0 60 ns\nΔTEFFEPulse matching between OUTE fall,OUTF riseandOUTF fall,OUTE\nrise\nCS=ADEL =ADELEF =0.2V,COMP =2V–60 0 60 ns\nLIGHT-LOAD EFFICIENCY CIRCUIT\nTMIN Total range, RTMIN =88.7 kΩ 425 525 625 ns\nOUTPUTS OUTA, OUTB, OUTC, OUTD, OUTE, OUTF\nTR Rise time, CLOAD =100pF 9 25 ns\nTF Falltime, CLOAD =100pF 7 25 ns\n6.7 Dissipation Ratings\nover operating free-air temperature range (unless otherwise noted)\nPACKAGE DERATING FACTOR POWER RATING\nABOVE TA=25°C TA<25°C TA=70°C TA=85°C\nPW 10.7 mW/ °C 1.07 W 0.59 W 0.429 W\nVDD\nVDD_GOOD\nVREF\nVREF_GOOD\nCLK\nTMIN\nRAMP\nPWM\nA\nB\nC\nD\nE\nFCOMP\nBurst Mode at the beginning of\nstart up until PWM> TMINpulses2 VP-PTMIN PWMSS > 0.5 V, then release COMP, DCM, CS , Outputs A,B,C,D,E and F\nAdd 0.85 V offset to RAMP\nNo PWM pulses shorter than TMIN\nexcept during cycle-by-cycle current limit4.8-V rise, 4.6-V fall7.3-V rise, 6.7-V fall\nTMIN\n9UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedNooutput delay shown, COMP-to-RAMP offset notincluded.\nThere isnopulse onOUTE during burst mode atstartup. Two falling edge PWM pulses arerequired before enabling\nthesynchronous rectifier outputs. Narrower pulse widths (less than 50% duty cycle) may beobserved inthefirst\nOUTD pulse ofaburst. Theuser must design thebootstrap capacitor charging circuit ofthegate driver device sothat\nthefirstOUTC pulse istransmitted totheMOSFET gate inallcases. Transformer based gate driver circuits arenot\naffected. This behavior isdescribed inmore detail intheapplication note, Gate Driver Design Considerations .\nFigure 1.UCC28950 Startup Timing Diagram\nVDD\nVDD_GOOD\nVREF\nVREF_GOOD\nCLK\nTMIN\nNo PWM pulses shorter than TMIN except\nduring cycle-by-cycle current limit\nA\nB\nC\nD\nE\nF7.3V rise, 6.7V fall\n4.8V rise, 4.6V fall\nTMINVDD failed and VDD_GOOD goes low,\nEverything is shutdown\nRAMP 2Vp-pCOMP\nPWMAdd 0.85V offset to RAMP\n10UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedNooutput delay shown, COMP-to-RAMP offset notincluded.\nFigure 2.UCC28950 Steady State/Shutdown Timing Diagram\n-40 125\nTJ- Temperature - °C5.010\n25VREF- Voltage Reference - V5.005\n4.995\n4.985\n4.9755.000\n4.990\n4.980ILOAD= 10µA\nILOAD= 1 mA\nILOAD= 10 mA\nILOAD= 20 mA\n-40 125\nTJ- Temperature - °C5.001\n25VREF- Line Voltage Regulation - V4.999\n4.995\n4.991\n4.9874.997\n4.993\n4.989\n4.985VREF_ 10 mA _ 12 VDD\nVREF_ 10 mA _ 10 VDD\nVREF_ 10 mA _ 8 VDD\n-40 125\nTJ- Temperature - °C3.43.53.63.9\n253.73.8\nIDD- Operating Supply Current - mA\n-40 125\nTJ - Temperature - °C50100150250\n25200IDD - Startup Current - PA\n-40 125\nTJ- Temperature - °C6.26.46.87.07.6\n256.67.27.4\nUVLO - Under Voltage Lockout Thresholds - VUVLO_RTH\nUVLO_FTH\n-40 125\nTJ- Temperature - °C580590610640\n25600620630\nUVLO - Under Voltage Lockout Hysteresis - mVUVLO_HYST\n11UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated6.8 Typical Characteristics\nFigure 3.UVLO Thresholds vsTemperature Figure 4.UVLO Hysteresis vsTemperature\nFigure 5.Supply Current vsTemperature Figure 6.Startup Current vsTemperature\nFigure 7.Voltage Reference (VDD =12V)vsTemperature Figure 8.Line Voltage Regulation (ILOAD =10mA) vs\nTemperature\n-40 125\nTJ- Temperature - °C-0.500.00\n25Error Amplifier OFFSET voltage - mV-0.05\n-0.15\n-0.25\n-0.45-0.35VIO= 500 mV\nVIO= 3.6 V\nVIO= 2.5 V-0.10\n-0.20\n-0.30\n-0.40\n-40 125\nTJ- Temperature - °C85125\n25AVOL - Voltage Error Amplifier - dB115\n105\n95120\n110\n100\n90\n-40 125\nTJ - Temperature - °C9991079\n25FSW(max)  - Maximum Switching Frequency - kHz1059\n1039\n1019\n-40 125\nTJ - Temperature - °C93.695.4\n25FSW(nom)  - Nominal Switching Frequency - kHz95.0\n94.6\n94.0\n-40 125\nTJ- Temperature - °C35.036.036.538.5\n2538.0\nShort Circuit Current - mA37.5\n37.0\n35.5\n-40 125\nTJ- Temperature - °C93.694.294.495.4\n2595.2\nDMAX- Maximum Duty Cycle - %95.0\n94.6\n93.894.8\n94.0\n12UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 9.Short Circuit Current vsTemperature Figure 10.Maximum Duty Cycle vsTemperature\nFigure 11.Nominal Switching Frequency vsTemperature Figure 12.Maximum Switching Frequency vsTemperature\nFigure 13.Error Amplifier Offset Voltage vsTemperature Figure 14.Voltage Error Amplifier (Open Loop Gain) vs\nTemperature\n-40 125\nTJ- Temperature - °C1.9841.996\n25VCS(lim)- Current Sense Cycle-By-Cycle Limit - V1.990\n1.9881.994\n1.992\n1.986\n-40 125\nTJ- Temperature - °C95110\n25TCS(prop)- Current Sense Propagation Delay - ns107\n104\n101\n98\n-40 125\nTJ - Temperature - °C4.6744.692\n25VSS(CL) - SS Clamp Voltage - V4.682\n4.6804.688\n4.686\n4.6764.690\n4.684\n4.678\n-40 125\nTJ - Temperature - °C3.6953.715\n25VSS(pu)  - SS Pullup Threshold - V3.705\n3.7003.710\n-40 125\nTJ- Temperature - °C23.526.0\n25ISS- Charge Current – µA25.5\n25.0\n24.5\n24.0\n-40 125\nTJ- Temperature - °C0.300.60\n25VSS(std)- Shutdown/Restart/Reset Threshold - V0.45\n0.400.55\n0.50\n0.35\n13UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 15.ISSCharge Current vsTemperature Figure 16.Shutdown/Restart/Reset Threshold vs\nTemperature\nFigure 17.SSPull-Up Threshold vsTemperature Figure 18.SSClamp Voltage vsTemperature\nFigure 19.Current Sense Cycle-by-Cycle Limit vs\nTemperatureFigure 20.Current Sense Propagation Delay vsTemperature\n-40 125\nTJ- Temperature - °C220280\n25TOFFTIME- Dead Time Delay - ns270\n260\n250\n230240TCDSET2\nTABSET2\nTAFSET2\nTBESET2\n-40 125\nTJ- Temperature - °C3050\n25TOFFTIME- Dead Time Delay - ns45\n40\n35TCDSET1\nTABSET1\nTAFSET1\nTBESET1\n-40 125\nTJ- Temperature - °C25RSRC- Outputs Source Resistance –Ω25\n21\n19\n1523\n17RSRC_OUTARSRC_OUTCRSRC_OUTF\n-40 125\nTJ- Temperature - °C25RSRC- Outputs Source Resistance –Ω25\n21\n19\n1523\n17RSRC_OUTBRSRC_OUTDRSRC_OUTE\n-40 125\nTJ- Temperature - °C25RSINK- Outputs Sink Resistance –Ω17.5\n13.5\n11.5\n7.515.5\n9.5RSINK_OUTARSINK_OUTDRSINK_OUTF\n-40 125\nTJ- Temperature - °C25RSINK- Outputs Sink Resistance –Ω17.5\n13.5\n11.5\n7.515.5\n9.5RSINK_OUTBRSINK_OUTCRSINK_OUTE\n14UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 21.Outputs Sink Resistance vsTemperature Figure 22.Outputs Sink Resistance vsTemperature\nFigure 23.Outputs Source Resistance vsTemperature Figure 24.Outputs Source Resistance vsTemperature\nFigure 25.Dead Time Delay vsTemperature Figure 26.Dead Time Delay vsTemperature\n-40 125\nTJ - Temperature - °C0.3750.405\n25DCM Threshold - V0.400\n0.390\n0.385\n0.3800.395\n0.380\n15UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 27.DCM Threshold vsTemperature\n7Detailed Description\n7.1 Overview\nThe UCC28950 device combines allthefunctions necessary tocontrol aphase-shifted fullbridge power stage in\na24-pin TSSOP package. Thedevice includes twoSynchronous-Rectifier (SR), gate-drive outputs aswellasthe\noutputs needed todrive allfour switches inthefull-bridge circuit. The dead times between theupper and lower\nswitches inthefullbridge may besetusing theDELAB and DELCD inputs. Further, thisdead time may be\ndynamically adjusted according totheload level using theADEL pin.This allows theuser tooptimize thedead\ntime fortheir particular power circuit andtoachieve ZVS over theentire operating range. Inasimilar manner, the\ndead times between thefullbridge switches and thesecondary SRs may beoptimized using theDELEF input.\nThis dead time may also bedynamically adjusted according totheload, using theADELEF input tothe\ncontroller. ADCM (Discontinuous Conduction Mode) option disables theSRs atauser settable light load inorder\ntoimprove power circuit efficiency. The device enters alight-load-burst mode ifthefeedback loop demands a\nconduction time less than auser settable level (TMIN).\nAthigher-power levels, two ormore UCC28950 devices may beeasily synchronized inaMaster/Slave\nconfiguration. ASS/EN input may beused tosetthelength ofthesoftstart process andtoturn thecontroller on\nand off.The controller may beconfigured forVoltage mode orCurrent mode control. Cycle-by-cycle current\nlimiting isprovided inVoltage mode and Peak Current mode. The switching frequency may besetover awide\nrange making thisdevice suited toboth IGBT andMOSFET based designs.\nENThermal\nShutdown\n5V LDO+VDD\n23 VDDUVLO\nCOMP\nVDD\n1 VREFReference\nGeneratorVDD\nON/OFF\n7.3 V Rise\n6.7 V Fall+\n-Programmable\nDelay AB22 OUTA\n6 DELAB\n21 OUTB14ADEL\nProgrammable\nDelay CD20 OUTC\n7 DELCD\n19 OUTD\nProgrammable\nDelay EF18 OUTE\n8 DELEF\n17 OUTF13 ADELEF\nSoft Start and Enable\nwith 0.55 V Threshold\n5\nSS/ENLight-Load\nEfficiency Block+4 COMP\n+3\n2EA-\nEA+\nOscillatorLower "+" Input\nis Dominant\n10 RT\nRamp\nSumming11 RSUM\n15 CSCS\nSynchronization\nBlock\n16\nSYNC+\n+\n-\n24\nGNDCS\n12\nDCM9\nTMINLogic BlockPWM\nCOMP\nCycle-by-Cycle\nILIM\n2 V2.8 V\n0.8 VRAMPCLK+\n16UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated7.2 Functional Block Diagram\n17UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Start-Up Protection Logic\nBefore theUCC28950 controller willstart up,thefollowing conditions must bemet:\n•VDD voltage exceeds rising UVLO threshold 7.3-V typical.\n•The5-Vreference voltage isavailable.\n•Junction temperature isbelow thethermal shutdown threshold of140°C.\n•Thevoltage onthesoft-start capacitor isnotbelow 0.55-V typical.\nIfallthose conditions aremet, aninternal enable signal ENisgenerated thatinitiates thesoftstart process. The\nduty cycle during thesoftstart isdefined bythevoltage attheSSpin,andcannot belower than theduty cycle\nsetbyTMIN, orbycycle-by-cycle current limit circuit depending onload conditions.\n7.3.2 Voltage Reference (VREF)\nThe accurate (±1.5%) 5-V reference voltage regulator with ashort circuit protection circuit supplies internal\ncircuitry and provides upto20-mA external output current. Place alowESR and ESL, preferably ceramic\ndecoupling capacitor CREFin1-µFto2.2-µFrange from thispintoGND asclose totherelated pins aspossible\nforbest performance. The only condition where thereference regulator isshut down internally isduring under\nvoltage lockout.\n7.3.3 Error Amplifier (EA+, EA–,COMP)\nThe error amplifier hastwouncommitted inputs, EA+ andEA-, with a3-MHz unity gain bandwidth, which allows\nflexibility inclosing thefeedback loop. The EA+ isanon-inverting input, theEA–isaninverting input and the\nCOMP istheoutput oftheerror amplifier. The input voltage common mode range, where theparameters ofthe\nerror amplifier areguaranteed, isfrom 0.5Vto3.6V.The output oftheerror amplifier isconnected internally to\nthenon-inverting input ofthePWM comparator. The range oftheerror amplifier output of0.25 Vto4.25 Vfar\nexceeds thePWM comparator input ramp-signal range, which isfrom 0.8Vto2.8V.The soft-start signal serves\nasanadditional non-inverting input oftheerror amplifier. The lower ofthetwonon-inverting inputs oftheerror\namplifier isthedominant input andsets theduty cycle where theoutput signal oftheerror amplifier iscompared\nwith theinternal ramp attheinputs ofthePWM comparator.\nSS\nSS(slave)TC\n20.6825k Ln20.6 – 0.55 – EA+/c61/c230 /c246/c180/c231 /c247/c232 /c248\n/c40SS\nSS(master)T 25 AC\n0.55/c180 /c109/c61/c43/c41EA+\n18UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.4 Soft Start andEnable (SS/EN)\nThesoft-start pinSS/EN isamulti-function pinused forthefollowing operations:\n•Closed loop softstart with thegradual duty cycle increase from theminimum setbyTMIN uptothesteady\nstate duty cycle required bytheregulated output voltage.\n•Setting hiccup mode conditions during cycle-by-cycle overcurrent limit.\n•On/off control fortheconverter.\nDuring softstart, one ofthevoltages attheSS/EN orEA+ pins, whichever islower (SS/EN –0.55 V)orEA+\nvoltage (see Block Diagram), sets thereference voltage foraclosed feedback loop. Both SS/EN andEA+ signals\narenon-inverting inputs oftheerror amplifier with theCOMP pinbeing itsoutput. Thus thesoftstart always goes\nunder theclosed feedback loop andthevoltage atCOMP pinsets theduty cycle. The duty cycle defined bythe\nCOMP pinvoltage cannotbeshorter than TMIN pulse width setbytheuser. However, iftheshortest duty cycle\nissetbythecycle-by-cycle current limit circuit, then itbecomes dominant over theduty cycle defined bythe\nCOMP pinvoltage orbytheTMIN block.\nThe soft-start duration isdefined byanexternal capacitor CSS,connected between theSS/EN pinand ground,\nandtheinternal charge current thathasatypical value of25µA.Pulling thesoft-start pinexternally below 0.55 V\nshuts down thecontroller. The release ofthesoft-start pinenables thecontroller tostart, and ifthere isno\ncurrent limit condition, theduty cycle applied totheoutput inductor gradually increases until itreaches thesteady\nstate duty cycle defined bytheregulated output voltage oftheconverter. This happens when thevoltage atthe\nSS/EN pinreaches and then exceeds by0.55 V,thevoltage attheEA+ pin.Thus forthegiven soft-start time\nTSS,theCSSvalue canbedefined byEquation 1orEquation 2:\n(1)\n(2)\nForexample, inEquation 1,ifthesoft-start time TSSisselected tobe10ms,andtheEA+ pinis2.5V,then the\nsoft-start capacitor CSSisequal to82nF.\nNOTE\nIftheconverter isconfigured inSlave Mode, place an825-kΩresistor from SSpinto\nground.\n7.3.5 Light-Load Power Saving Features\nThe UCC28950 offers four different light-load management techniques forimproving theefficiency ofapower\nconverter over awide load current range.\n1.Adaptive Delay,\n(a)ADEL, which sets andoptimizes thedead-time control fortheprimary switches over awide load current\nrange.\n(b)ADELEF, which sets and optimizes thedelay-time control between theprimary side switches and the\nsecondary side switches.\n2.TMIN, sets theminimum pulse width aslong asthepartisnotincurrent limit mode.\n3.Dynamic synchronous rectifier on/off control inDCM Mode, Forincreased efficiency atlight loads. The DCM\nMode starts when thevoltage atCSpinislower than thethreshold setbytheuser. InDCM Mode, the\nsynchronous output drive signals OUTE andOUTF arebrought down low.\n4.Burst Mode, formaximum efficiency atvery light loads ornoload. Burst Mode hasaneven number ofPWM\nTMIN pulses followed byofftime. Transition totheBurst Mode isdefined bytheTMIN duration setbythe\nuser.\nA\nA\nA AHIRKR R/c61/c43\nCD\nCDSET\nA5 RT ns0.26 V CS K 1.3/c230 /c246 /c180/c61/c231 /c247/c43 /c180 /c180 /c232 /c248\nAB\nABSET\nA5 RT ns0.26 V CS K 1.3/c230 /c246 /c180/c61/c231 /c247/c43 /c180 /c180 /c232 /c248\nOUTA\n(OUTC)\nOUTB\n(OUTD)TABSET1\nTCDSET1TABSET2\nTCDSET2TABSET2\nTCDSET2\nTABSET1\nTCDSET1\n19UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.6 Adaptive Delay, (Delay between OUTA andOUTB, OUTC andOUTD (DELAB, DELCD, ADEL ))\nThe resistor RABfrom theDELAB pin,DELAB toGND, along with theresistor divider RAHIfrom CSpintoADEL\npinandRAfrom ADEL pintoGND sets thedelay TABSET between oneofoutputs OUTA orOUTB going lowand\ntheother output going high Figure 28.Thetotal resistance ofthisresistor divider should beintherange between\n10kΩand20kΩ\nFigure 28.Delay Definitions Between OUTA andOUTB, OUTC andOUTD\nThis delay gradually increases asafunction oftheCSsignal from TABSET1 ,which ismeasured atVCS=1.8V,to\nTABSET2 ,which ismeasured attheVCS=0.2V.This approach ensures there willbenoshoot-through current\nduring thehigh-side andlow-side MOSFET switching andoptimizes thedelay foracheiving ZVS condition over a\nwide load current range. Theratio between thelongest andshortest delays issetbytheresistor divider RAHIand\nRA.The max ratio isachieved bytying theCSandADEL pins together. IfADEL isconnected toGND, then the\ndelay isfixed, defined only bytheresistor RABfrom DELAB toGND. The delay TCDSET1 andTCDSET2 settings and\ntheir behaviour foroutputs OUTC and OUTD arevery similar totheone described forOUTA and OUTB. The\ndifference isthatresistor RCDconnected between DELCD pinandGND sets thedelay TCDSET .Theratio between\nthelongest andshortest delays issetbytheresistor divider RAHIandRA.\nThedelay time TABSET isdefined bythefollowing Equation 3.\n(3)\nThesame equation isused todefine thedelay time TCDSET inanother legexcept RABisreplaced byRCD.\n(4)\nInthese equations RABand RCDareinkΩand CS, thevoltage atpinCS, isinvolts and KAisanumerical\ncoefficient intherange from 0to1.The delay time TABSET andTCDSET areinns,andismeasured attheICpins.\nThese equations areempirical andthey areapproximated from measured data. Thus, there isnounitagreement\nintheequations. Asanexample, assume RAB=15kΩ,CS=1Vand KA=0.5. Then theTABSET willbe\napproximately 90ns.Inboth Equation 3andEquation 4,KAisthesame andisdefined as:\n(5)\nKAsets how thedelay varies with theCSpinvoltage asshown inFigure 29andFigure 30.\nCS Voltage - VTABSET, TCDSET - Time Delay - ns\n00.20.40.60.811.21.41.61.8 2050100150200250300350\nG001KA = 0\nKA = 0.1\nKA = 0.25\nKA = 0.5\nKA = 0.75\nKA = 1\nCS Voltage - VTABSET, TCDSET - Time Delay - ns\n0 0.5 1 1.5 20200400600800100012001400160018002000\nG001KA = 0\nKA = 0.1\nKA = 0.25\nKA = 0.5\nKA = 0.75\nKA = 1\n20UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\nItisrecommended tostart bysetting KA=0andsetTABSET andTCDSET relatively large using equations orplots in\nthisdata sheet toavoid hard switching oreven shoot through current. The delay between outputs A,BandC,D\nsetbyresistors RABandRCSaccordingly. Program theoptimal delays atlight load first. Then bychanging KAset\ntheoptimal delay fortheoutputs A,Batmaximum current. KAforoutputs C,Disthesame asforA,D. Usually\noutputs C,Dalways have ZVS ifsufficient delay isprovided.\nNOTE\nTheallowed resistor range onDELAB andDELCD, RABandRCDis13kΩto90kΩ.\nRAand RAHIdefine theportion ofvoltage atpinCSapplied tothepinADEL (See Figure 48).KAdefines how\nsignificantly thedelay time depends onCSvoltage. KAvaries from 0,where ADEL pinisshorted toground (RA=\n0)andthedelay does notdepend onCSvoltage, to1,where ADEL istiedtoCS(RAHI=0).Setting KA,RABand\nRCDprovides theability tomaintain optimal ZVS conditions ofprimary switches over load current because the\nvoltage atCSpinincludes theload current reflected totheprimary side through thecurrent sensing circuit. The\nplots inFigure 29andFigure 30show thedelay time settings asafunction ofCSvoltage andKAfortwodifferent\nconditions: RAB=RCD=13kΩ(Figure 29)andRAB=RCD=90kΩ(Figure 30).\nFigure 29.Delay Time SetTABSET andTCDSET\n(Over CSvoltage variation andselected KAforRABand\nRCDequal 13kΩ)Figure 30.Delay time setTABSET andTCDSET\n(Over CSvoltage variation andselected KAforRABand\nRCDequal 90kΩ)\nAEF\nEF\nAEF AEF(hi)RKR R/c61/c43\nEF\nAFSET\nEF5 RT ns 4ns2.65 V CS K 1.32/c230 /c246/c230 /c246 /c180/c61 /c43/c231 /c247/c231 /c247/c231 /c247 /c45 /c180 /c180 /c232 /c248/c232 /c248\nOUTA\n(OUTB)\nOUTD\n(OUTC)\nOUTF\n(OUTE)TAFSET1\nTAFSET2\nTBESET2TBESET1\n21UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.7 Adaptive Delay (Delay between OUTA andOUTF, OUTB andOUTE (DELEF, ADELEF ))\nThe resistor REFfrom theDELEF pintoGND along with theresistor divider RAEFHI from CSpintoADELEF pin\nandRAEFfrom ADELEF pintoGND sets equal delays TAFSET andTBESET between outputs OUTA orOUTB going\nlowandrelated output OUTF orOUTE going lowFigure 31.Thetotal resistance ofthisresistor divider should be\nintherange between 10kΩand20kΩ.\nFigure 31.Delay Definitions Between OUTA andOUTF, OUTB andOUTE\nThese delays gradually increase asfunction oftheCSsignal from TAFSET1 ,which ismeasured atVCS=0.2V,to\nTAFSET2 ,which ismeasured atVCS=1.8V.This isopposite totheDELAB andDELCD behavior andthisdelay is\nlongest (TAFSET2 )when thesignal atCSpinismaximized and shortest (TAFSET1 )when theCSsignal is\nminimized. This approach willreduce thesynchronous rectifier MOSFET body diode conduction time over awide\nload current range thus improving efficiency .The ratio between thelongest and shortest delays issetbythe\nresistor divider RAEFHI andRAEF.IfCSandADELEF aretied, theratio ismaximized. IfADELEF isconnected to\nGND, then thedelay isfixed, defined only byresistor REFfrom DELEF toGND.\nThedelay time TAFSET isdefined bythefollowing Equation 6.Equation 6also defines thedelay time TBESET .\n(6)\nInthisequation REFisinkΩ,theCS,which isthevoltage atpinCS,isinvolts andKEFisanumerical gain factor\nofCSvoltage from 0to1.The delay time TAFSET isinns,and ismeasured attheICpins. This equation isan\nempirical approximation ofmeasured data, thus, there isnounitagreement init.Asanexample, assume REF=\n15kΩ,CS=1VandKEF=0.5.Then theTAFSET isgoing tobe41.7 ns.KEFisdefined as:\n(7)\nRAEFandRAEFHI define theportion ofvoltage atpinCSapplied tothepinADELEF (See Figure 48).KEFdefines\nhow significantly thedelay time depends onCSvoltage. KEFvaries from 0,where ADELEF pinisshorted to\nground (RAEF=0)andthedelay does notdepend onCSvoltage, to1,where ADELEF istiedtoCS(RAEFHI =0).\nNOTE\nTheallowed resistor range onDELEF, REFis13kΩto90kΩ.\n0.0\nCS Voltage - V350\n1.0TAFSET, TBESET - Time Delay - ns300\n100\n5250\n150\n50200\n0.2 0.4 0.6 0.8 1.2 1.4 1.6 1.8KA = 0.00\nKA = 0.25\nKA = 0.50\nKA = 0.75\nKA = 0.90\nKA = 1.00\n0.0\nCS Voltage - V2000\n1.0TAFSET, TBESET - Time Delay - ns1800\n600\n51400\n800\n2001200\n0.2 0.4 0.6 0.8 1.2 1.4 1.6 1.8KA = 0.0\nKA = 0.4\nKA = 0.5\nKA = 0.8\nKA = 0.9\nKA = 1.01600\n1000\n400\n22UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\nTheplots inFigure 32andFigure 33show delay time settings asfunction ofCSvoltage andKEFfortwodifferent\nconditions: REF=13kΩ(Figure 32)andREF=90kΩ(Figure 33)\nFigure 32.Delay Time TAFSET andTBESET\n(Over CSVoltage andSelected KEFforREFequal 13kΩ)Figure 33.Delay Time TAFSET andTBESET\n(Over CSVoltage andSelected KEFforREFequal 90kΩ)\n/c40 /c414\nSW(osc) DMIN TMIN F 10 %/c45/c61 /c180 /c180\nRTMIN (k:)TMIN (ns)\n020406080100120 1400100200300400500600700800\nD001\n/c40 /c41TMIN TMIN 5.92 R ns /c61 /c180\n23UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.8 Minimum Pulse (TMIN)\nThe resistor RTMIN from theTMIN pintoGND sets afixed minimum pulse width. This pulse isapplied tothe\ntransformer and enables ZVS atlight load. Iftheoutput PWM pulse demanded bythefeedback loop isshorter\nthan TMIN, then thecontroller proceeds toburst mode operation where aneven number ofTMIN pulses are\nfollowed bytheofftime dictated bythefeedback loop. The proper selection oftheTMIN duration isdictated by\nthetime ittakes toraise sufficient magnetizing current inthepower transformer tomaintain ZVS. The TMIN\npulse ismeasured from therising edge ofOUTA tothefalling edge ofOUTD –orfrom therising edge ofOUTB\ntothefalling edge ofOUTC. Theminimum pulse TMIN isthen defined byEquation 8.\n(8)\nWhere TMIN isinnsand RTMIN isinkΩThe pulse width measured atthetransformer willbemodified (usually\nincreased) byvarious propagation and response time delays inthepower circuit. Because ofthepropagation\nandresponse time delays inthepower circuit, selecting thecorrect TMIN setting willbeaniterative process.\nNOTE\nTheminimum allowed resistor onTMIN, RTMINis10kΩ.\nTherelated plotisshown inFigure 34.\nFigure 34.Minimum Time TMIN Over Setting Resistor RTMIN\nThevalue ofminimum duty cycle DMIN isdetermined byEquation 9.\n(9)\nHere, FSW(osc) isoscillator frequency inkHz, TMIN istheminimum pulse innsandDMIN isinpercent.\n7.3.9 Burst Mode\nIftheconverter iscommanding aduty cycle lower than TMIN, then thecontroller willgointoBurst Mode. The\ncontroller willalways deliver aneven number ofPower cycles tothePower transformer. The controller always\nstops itsbursts with anOUTB andanOUTC power delivery cycle. Ifthecontroller isstilldemanding aduty cycle\nless than TMIN, then thecontroller goes intoshut down mode. Then itwaits until theconverter isdemanding a\nduty cycle equal orhigher than TMIN before thecontroller puts outTMIN oraPWM duty cycle asdictated by\nCOMP voltage pin.\n5 125\nRT- Resistor - kΩ1000\n65FSW(nom)- Switching Frequency - kHz800\n200\n0600\n400\n100500\n1525 35 55 75 85 95 11545 105300700900\n3\nSW(nom)\nT2.5 10F kHz\nR k12.5 V V/c230 /c246\n/c231 /c247/c180/c231 /c247/c61/c231 /c247/c230 /c246 /c87/c43 /c180 /c231 /c247/c231 /c247/c232 /c248/c232 /c248\n3\nSW(nom)\nT\nREF2.5 10F kHz\nR k1V 2.5 V V/c230 /c246\n/c231 /c247/c180 /c231 /c247/c61/c231 /c247/c230 /c246 /c87/c43 /c180 /c231 /c247/c231 /c247/c231 /c247 /c45 /c232 /c248/c232 /c248\n24UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.10 Switching Frequency Setting\nConnecting anexternal resistor RTbetween theRTpinand VREF pins sets thefixed frequency operation and\nconfigures thecontroller asamaster providing synchronization output pulses atSYNC pinwith 0.5duty cycle\nand frequency equal totheinternal oscillator. Tosettheconverter inslave mode, connect theexternal resistor\nRTbetween theRTpintoGND andplace an825-kΩresistor from theSSpintoGND inparallel with theSS_EN\ncapacitor. This configures thecontroller asaslave. The slave controller operates with 90°phase shift relative to\nthemaster converter iftheir SYNC pins aretiedtogether. Theswitching frequency oftheconverter isequal tothe\nfrequency ofoutput pulses. The following Equation 10defines thenominal switching frequency oftheconverter\nconfigured asamaster (resistor RTbetween theRTpinandVREF). OntheUCC28950 there isaninternal clock\noscillator frequency which istwice asthatofthecontroller\'s output frequency.\n(10)\nInthisequation RTisinkΩ,VREF isinvolts andFSW(nom) isinkHz. This isalso anempirical approximation and\nthus, there isnounitagreement. Assume forexample, VREF =5V,RT=65kΩ.Then theswitching frequency\nFSW(nom) isgoing tobe92.6 kHz.\nEquation 11defines thenominal switching frequency ofconverter iftheconverter configured asaslave andthe\nresistor RTisconnected between theRTpinandGND.\n(11)\nInthisequation theRTisinkΩ,andFSW(nom) isinkHz. Notice thatforVREF =5V,Equation 10andEquation 11\nyield thesame results.\nThe plotinFigure 35shows how FSW(nom) depends ontheresistor RTvalue when theVREF =5V.Asitisseen\nfrom Equation 10andEquation 11,theswitching frequency FSW(nom) issettothesame value foreither master or\nslave configuration provided thesame resistor value RTisused.\nFigure 35.Converter Switching Frequency FSW(nom) Over resistor RTValue\nOUT S\n0\nOUT RATV RmL a1 CT/c61/c180\nOscillator\nRamp\nGenerator\nRamp\nSummingTwo Direction\nCurrent Sense11\n154 COMP\nCSRSUM+\n+\n2 V\n7\nGNDCLK\nRAMPVMCPCM\nCycle-by-Cycle ILIM\nMode SelectCS_SLOPECOMPVREF     VCM\nGND     PCM+\n0.85 V\n-+\n25UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.11 Slope Compensation (RSUM)\nSlope compensation isneeded toprevent asub-harmonic oscillation inacontroller operating inpeak current\nmode (PCM) control orduring cycle-by-cycle current limit atduty cycles above 50% (some publications suggest it\nmay happen atD<50%). Slope compensation intheUCC28950 adds anadditional ramp signal totheCSsignal\nandisapplied:\n•TothePWM comparator inthecase ofpeak current mode control.\n•Totheinput ofthecycle-by-cycle comparator.\nAtlowduty cycles and light loads theslope compensation ramp reduces thenoise sensitivity ofPeak Current\nMode control.\nPlacing aresistor from theRSUMpintoground allows thecontroller tooperate inPCM control. Connecting a\nresistor from RSUMtoVREF switches thecontroller tovoltage mode control (VMC) with theinternal PWM ramp.\nInVMC theresistor atRSUMprovides CSsignal slope compensation foroperation incycle-by-cycle current limit.\nThat is,inVMC, theslope compensation isapplied only tothecycle-by-cycle comparator while inPCM theslope\ncompensation isapplied toboth thePWM and cycle-by-cycle current limit comparators. The operation logic of\ntheslope compensation circuit isshown inFigure 36.\nFigure 36.TheOperation Logic ofSlope Compensation Circuit\nToo much slope compensation reduces thebenefits ofPCM control. Inthecase ofcycle-by-cycle current limit,\nthe average current limit becomes lower and this might reduce the start-up capability into large output\ncapacitances.\nThe optimum compensation ramp varies, depending onduty cycle, LOUTand LMAG.Agood starting point in\nselecting theamount ofslope compensation istosettheslope compensation ramp tobehalftheinductor current\nramp downslope (inductor current ramp during theofftime). The inductor current ramp downslope –asseen at\ntheCSpininput, andneglecting theeffects ofanyfiltering attheCSpin,willbe:\n(12)\nWhere, VOUTistheconverter ’soutput voltage oftheconverter, LOUTistheoutput inductor value, a1isthe\ntransformer turns ratio (Np/Ns), CTRATisthecurrent transformer ratio (Ip/Is, typically 100:1). Selection ofLOUT,a1\nandCTRATaredescribed elsewhere inthisdocument. The total slope compensation is0.5m0.Part ofthisramp\nwillbeduetomagnetizing current inthetransformer, therestisadded byanappropriately chosen resistor from\nRSUM toground.\n5 200\nRsum- Resistor - kΩ0.50\n100Slope - V/µs0.45\n0.10\n00.30\n0.20\n0.050.25\n20 40 80 120 140 180 60 1600.150.40\n0.35\nREF\nSUM(V 2.5 V) Vme0.5 R s/c230 /c246 /c45/c61/c231 /c247/c180 /c109 /c232 /c248\nSUM2.5 Vme0.5 R s/c230 /c246/c61/c231 /c247/c180 /c109 /c232 /c248\n26UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\nThe slope oftheadditional ramp, me, added totheCSsignal byplacing aresistor from RSUM toground is\ndefined byEquation 13.\n(13)\nIftheresistor from theRSUM pinisconnected totheVREF pin,then thecontroller operates involtage mode\ncontrol, stillhaving theslope compensation ramp added totheCSsignal used forcycle-by-cycle current limit. In\nthiscase theslope isdefined byEquation 14.\n(14)\nInEquation 13andEquation 14,VREF isinvolts, RSUMisinkΩandmeisinV/μs.These areempirically derived\nequations without units agreement. Asanexample, substituting VREF =5VandRSUM=40kΩ,yields theresult\n0.125 V/μs.The related plotofmeasafunction ofRSUMisshown inFigure 37,Because VREF =5V,theplots\ngenerated from Equation 13andEquation 14coincide.\nFigure 37.Slope oftheAdded Ramp Over Resistor RSUM\nNOTE\nTherecommended resistor range forRSUMis10kΩto1MΩ.\nMoving into \nDCM Mode\n0 10\nLoad Current - A0.8\n4Duty Cycle - %0.4\n00.6\n0.2\n1 2 3 5 6 7 8 9VS(min)VS(max)\nBurst Mode \nAreaTMIN  Setting \nRDCM(hi)\nRDCM1\n15\n12VREF\nCS\nDCM20/c109A\nR = 77 k /c87\nC = 6.5 pFR = 77 k /c87\nC = 6.5 pF+DCM_COMP2-Cycle\nCounter\n0 = DCM\n1 = CCMPWM\nOther Blocks\n27UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.12 Dynamic SRON/OFF Control (DCM Mode)\nThe voltage attheDCM pinprovided bytheresistor divider RDCMHI between VREF pinandDCM, andRDCMfrom\nDCM pintoGND, sets thepercentage of2-Vcurrent limit threshold fortheCurrent Sense pin,(CS). IftheCSpin\nvoltage falls below theDCM pinthreshold voltage, then thecontroller initiates thelight load power saving mode,\nand shuts down thesynchronous rectifiers, OUTE and OUTF. IftheCSpinvoltage ishigher than theDCM pin\nthreshold voltage, then thecontroller runs inCCM mode. Connecting theDCM pintoVREF makes thecontroller\nruninDCM mode and shuts both Outputs OUTE and OUTF. Shorting theDCM pintoGND disables theDCM\nfeature andthecontroller runs inCCM mode under allconditions.\nFigure 38.DCM Functional Block\nFigure 39.Duty Cycle Change Over Load Current Change\nPWM\nDCM Threshold\n+ Hysteresis\nCS\nE\nF\nPWM\nDCM Threshold\n+ Hysteresis\nCS\nE\nF\n5 DCMHI DCM\nDCMHI DCMR RV 2 10R R/c45 /c180/c68 /c61 /c180/c43\n28UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\nAnominal 20-µAswitched current source isused tocreate hysteresis. Thecurrent source isactive only when the\nsystem isinDCM Mode. Otherwise, itisinactive and does notaffect thenode voltage. Therefore, when inthe\nDCM region, theDCM threshold isthevoltage divider plusΔVexplained inEquation 15.When intheCCM\nregion, thethreshold isthevoltage setbytheresistor divider. When theCSpinreaches thethreshold setonthe\nDCM pin,thesystem waits toseetwoconsecutive falling edge PWM cycles before switching from CCM toDCM\nand vice-versa. The magnitude ofthehysteresis isafunction oftheexternal resistor divider impedance. The\nhysteresis canbecalculated using thefollowing Equation 15:\n(15)\nFigure 40.Moving from DCM toCCM Mode\nFigure 41.Moving from CCM toDCM Mode\nDCM must beused inorder toprevent reverse current intheoutput inductor which could cause thesynchronous\nFETS tofail.\nThe controller must switch toDCM mode atalevel where theoutput inductor current ispositive. Iftheoutput\ninductor current isnegative when thecontroller switches toDCM mode then thesynchronous FETs willseea\nlarge VDSspike andmay fail.\n.\nSoft RestartOFF Time Before RestartCycle-by-Cycle ILIM\nNormal\nOperationSoft Start\nIHCC= 2.5 /c109AIDS= (-25 x (1-D)+5) /c109A25/c109A\nFast Pull Up\nby 1 k /c87Switch\nISS=25 /c109A4.65\n3.70\n3.60\n0.55\n0.00SS Pin (V)\nSS Clamp Voltage\nPull Up Threshold\nOutput Enable\nThreshold\nOutput Pulses (D)\n/c40 /c41 /c40 /c41 DS(slave)I 25 1 D A /c61 /c45 /c180 /c45 /c109\n/c40 /c41 /c40 /c41 DS(master)I 25 1 D 5 A /c61 /c45 /c180 /c45 /c43 /c109\n29UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.13 Current Sensing (CS)\nThe signal from thecurrent sense pinisused forcycle-by-cycle current limit, peak-current mode control, light-\nload efficiency management andsetting thedelay time foroutputs OUTA, OUTB, OUTC, OUTD anddelay time\nforoutputs OUTE, OUTF. Connect thecurrent sense resistor RCSbetween CSandGND. Depending onlayout,\ntoprevent apotential electrical noise interference, itisrecommended toputasmall R-C filter between theRCS\nresistor andtheCSpin.\n7.3.14 Cycle-by-Cycle Current Limit Current Protection andHiccup Mode\nThe cycle-by-cycle current limit provides peak current limiting ontheprimary side oftheconverter when theload\ncurrent exceeds itspredetermined threshold. Forpeak current mode control, acertain leading edge blanking time\nisneeded toprevent thecontroller from false tripping due toswitching noise. Aninternal 30-ns filter attheCS\ninput isprovided. The total propagation delay TCS from CSpintooutputs is100ns.Anexternal RCfilter isstill\nneeded ifthepower stage requires more blanking time. The 2.0-V ±3%cycle-by-cycle current limit threshold is\noptimized forefficient current transformer based sensing. The duration when aconverter operates atcycle-by-\ncycle current limit depends onthevalue ofsoft-start capacitor andhow severe theovercurrent condition is.This\nisachieved bytheinternal discharge current IDSEquation 16andEquation 17atSSpin.\n(16)\n(17)\nThe soft-start capacitor value also determines thesocalled hiccup mode off-time duration. The behavior ofthe\nconverter during different modes ofoperation, along with related softstart capacitor charge/discharge currents\nareshown inFigure 42.\nFigure 42.Timing Diagram ofSoft-Start Voltage VSS\n/c40 /c41SS\nCL(off _ slave)C 3.6 V 0.55 VT4.9 A/c180 /c45/c61/c109\n/c40 /c41SS\nCL(off _ master )C 3.6 V 0.55 VT2.5 A/c180 /c45/c61/c109\n/c40 /c41SS\nCL(on _ slave)C 4.65 V 3.7 VT25 A/c180 /c45/c61/c109\n/c40 /c41SS\nCL(on _ master)C 4.65 V 3.7 VT20 A/c180 /c45/c61/c109\n30UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\nThe largest discharge current of20µAiswhen theduty cycle isclose tozero. This current sets theshortest\noperation time during thecycle-by-cycle current limit which isdefined as:\n(18)\n(19)\nThus, ifthesoft-start capacitor CSS=100nFisselected, then theTCL(on) time willbe5ms.\nTocalculate thehiccup offtime TCL(off) before therestart, thefollowing Equation 20orEquation 21needs tobe\nused:\n(20)\n(21)\nWith thesame softstart capacitor value 100nF,theofftime before therestart isgoing tobe122ms.Notice, that\niftheovercurrent condition happens before thesoftstart capacitor voltage reaches the3.7-V threshold during\nstart up,thecontroller limits thecurrent butthesoftstart capacitor continues tobecharged. Assoon asthe3.7-V\nthreshold isreached, thesoft-start voltage isquickly pulled uptothe4.65-V threshold byaninternal 1-kΩRDS(on)\nswitch and the cycle-by-cycle current limit duration timing starts bydischarging the soft start capacitor.\nDepending onspecific design requirements, theuser can override thisdefault behavior byapplying external\ncharge ordischarge currents tothesoft start capacitor. The whole cycle-by-cycle current limit and hiccup\noperation isshown inFigure 42.Inthisexample thecycle-by-cycle current limit lasts about 5msfollowed by122\nmsofofftime.\nSimilarly totheovercurrent condition, thehiccup mode with therestart canbeoverridden bytheuser ifapullup\nresistor isconnected between theSSandVREF pins. Ifthepullup current provided bytheresistor exceeds 2.5\nµA,then thecontroller remains inthelatch offmode. Inthiscase, anexternal soft-start capacitor value should be\ncalculated with theadditional pull-up current taken intoaccount. The latch offmode canbereset externally ifthe\nsoft-start capacitor isforcibly discharged below 0.55 VortheVDDvoltage islowered below theUVLO threshold.\nCLKSYNC_IN\nA\nB\nCLK\nSYNC_OUT\nA\nB\n31UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.15 Synchronization (SYNC)\nThe UCC28950 allows flexible configuration ofconverters operating insynchronized mode byconnecting all\nSYNC pins together andbyconfiguration ofthecontrollers asmaster and/or slaves. The controller configured as\nmaster (resistor between RTand VREF) provides synchronization pulses attheSYNC pinwith thefrequency\nequal to2Xtheconverter frequency FSW(nom) and 0.5duty cycle. The controller configured asaslave (resistor\nbetween RTandGND and825-kΩresistor between SS_EN pintoGND) does notgenerate thesynchronization\npulses. The Slave controller synchronizes itsown clock tothefalling edge ofthesynchronization signal thus\noperating 90°phase shifted versus themaster converter ’sfrequency FSW(nom) .\nThe output inductor inafullbridge converter sees aswitching frequency which istwice that seen bythe\ntransformer. Inthecase oftheUCC28950 thismeans that theoutput inductor operates at2xFSW(nom) .This\nmeans that the90°phase shift between master and slave controllers gives a180°phase shift between the\ncurrents inthe output inductors and hence maximum ripple cancellation. For more information about\nsynchronizing more than twoUCC28950 devices, seeSynchronizing Three orMore UCC28950 Phase-Shifted,\nFull-Bridge Controllers ,SLUA609 .\nIfthesynchronization feature isnotused then theSYNC pinmay beleftfloating, butconnecting theSYNC pinto\nGND viaa10-kΩresistor willreduce noise pickup andswitching frequency jitter.\n•Ifanyconverter isconfigured asaslave, theSYNC frequency must begreater than orequal to1.8times the\nconverter frequency.\n•Slave converter does notstart until atleast onesynchronization pulse hasbeen received.\n•Ifanyorallconverters areconfigured asslaves, then each converter operates atitsown frequency without\nsynchronization after receiving atleast one synchronization pulse. Thus, Ifthere isaninterruption of\nsynchronization pulses attheslave converter, then thecontroller uses itsown internal clock pulses to\nmaintain operation based ontheRTvalue thatisconnected toGND intheslave converter.\n•Inmaster mode, SYNC pulses start after SSpinpasses itsenable threshold which is0.55 V.\n•Slave starts generating SS/EN voltage even though synchronization pulses have notbeen received.\n•Itisrecommended thattheSSonthemaster controller starts before theSSontheslave controller; therefore\nSS/EN pinonmaster converter must reach itsenable threshold voltage before SS/EN ontheslave converter\nstarts forproper operation. Onthesame note, it’srecommended thatTMINresistors onboth master andslave\naresetatthesame value.\nFigure 43.SYNC_OUT (Master Mode) Timing Diagram\nFigure 44.SYNC_IN (Slave Mode) Timing Diagram\n32UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.16 Outputs (OUTA, OUTB, OUTC, OUTD, OUTE, OUTF)\n•AllMOSFET control outputs have 0.2-A drive capability.\n•The control outputs areconfigured asP-MOS and N-MOS totem poles with typical RDS(on) 20Ωand 10Ω\naccordingly.\n•Thecontrol outputs arecapable ofcharging 100-pF capacitor within 12nsanddischarge within 8ns.\n•Theamplitude ofoutput control pulses isequal toVDD.\n•Control outputs aredesigned tobeused with external gate MOSFET/IGBT drivers.\n•Thedesign isoptimized toprevent thelatch upofoutputs andverified byextensive tests.\nThe UCC28950 device has outputs OUTA, OUTB driving theactive leg, initiating theduty cycle legofpower\nMOSFETs inaphase-shifted fullbridge power stage, and outputs OUTC, OUTD driving thepassive leg,\ncompleting theduty cycle leg,asitisshown inthetypical timing diagram inFigure 46.Outputs OUTE andOUTF\nareoptimized todrive thesynchronous rectifier MOSFETs (Figure 48).These outputs have 200-mA peak-current\ncapabilities and aredesigned todrive relatively small capacitive loads likeinputs ofexternal MOSFET orIGBT\ndrivers. Recommended load capacitance should notexceed 100pF.The amplitude oftheoutput signal isequal\ntotheVDDvoltage.\n7.3.17 Supply Voltage (VDD)\nConnect thispintoabias supply intherange from 8Vto17V.Place high quality, lowESR andESL, atleast 1-\nµFceramic bypass capacitor CVDDfrom thispintoGND. Itisrecommended tousea10-Ωresistor inseries from\nthebias supply totheVDD pintoform anRCfilter with theCVDDcapacitor.\n7.3.18 Ground (GND)\nAllsignals arereferenced tothisnode. Itisrecommended tohave aseparate quiet analog plane connected in\noneplace tothepower plane. The analog plane connects thecomponents related tothepins VREF, EA+, EA-,\nCOMP, SS/EN, DELAB, DELCD, DELEF, TMIN, RT,RSUM. The power plane connects thecomponents related\ntothepins DCM, ADELEF, ADEL, CS, SYNC, OUTF, OUTE, OUTD, OUTC, OUTB, OUTA, and VDD. An\nexample oflayout andground planes connection isshown inFigure 45.\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12UCC28950\nDCMRSUMRTTMINDELEFDELCDDELABSS/ENCOMPEA-EA+VREF 24\n23\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13 ADELEFADELCSSYNCOUTFOUTEOUTDOUTCOUTBOUTAVDDGND\nRDCM RCS R7RA(hi)A\nB\nC\nD\nE\nFVDD\nSYNC\nVREFR5\nC2C1\nR4R3CREF\nR2 R1\nVSENSE\nENABLE\nCurrent SenseAnalog PlanePower Plane\nRAEF(hi)RA\nRAEFRDCM(hi)CSS\nRAB\nRCD\nREF\nRT(min)\nRT\nRSUMCVDD\nC3R6\n33UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 45.Layout Recommendation forAnalog andPower Planes\n34UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated(1) Current mode control andvoltage mode control aremutually exclusive asaremaster andslave modes.7.4 Device Functional Modes\nTheUCC28950 hasanumber ofoperational modes. These modes aredescribed indetail inFeature Description .\n•Current mode(1).The UCC28950 device willoperate incurrent mode control iftheRSUM pinisconnected to\nGND through aresistor (RSUM).Theresistor sets theamount ofslope compensation.\n•Voltage mode(1).The UCC28950 device willoperate involtage mode control iftheRSUM pinisconnected to\nVREF through aresistor (RSUM).The resistor value ischosen togive the correct amount ofslope\ncompensation foroperation incurrent limit mode (cycle-by-cycle current limit).\n•DCM mode. The UCC28950 device enters DCM mode ifthesignal attheCSpinfalls below thelevel setby\ntheresistor attheDCM pin.The SRdrives (OUTE and OUTF) areturned offand secondary rectification is\nthrough thebody diodes oftheSRs.\n•Burst mode. The UCC28950 device enters burst mode ifthepulse width demanded bythefeedback signal\nfalls below thewidth setbytheresistor attheTMIN pin.\n•Master mode. This isthedefault operation mode oftheUCC28950 device and isthemode used ifthere is\nonly one UCC28950 device inthesystem. Connect thetiming resistor (RT)from theRTpintoVREF. Ina\nsystem with more than oneUCC28950, onewillbeconfigured asthemaster andtheothers asslaves(1).\n•Slave mode. The slave controller willoperate with a90°phase shift relative totheMaster (providing their\nSYNC pins aretiedtogether). Connect thetiming resistor (RT)from theRTpintoGND andconnect an825\nkΩresistor from theSS/EN pintoGND(1).\n•Synchronized mode. IfaUC28950 isconfigured asaslave then itsSYNC pinisused asaninput. The slave\nwillsynchronize itsinternal oscillator at90°tothesignal atitsSYNC pin.App note slua609 discusses how\nmultiple Slave controllers may besynchronized toasingle master oscillator.\n•Hiccup mode. This mode provides overload protection tothepower circuit. The UCC28950 device stops\nswitching after acertain time incurrent limit. Itstarts again (soft start) after adelay time. Theuser cancontrol\nthetime spent incurrent limit before switching isstopped andthedelay time before thesoftstart happens.\n•Current-limit mode. The UCC28950 device willprovide cycle-by-cycle current limiting ifthesignal attheCS\npinreaches 2V.\n•Latch-off mode. Connect aresistor between theSSpinand VREF. The UCC28950 willthen latch offifthe\ncontroller enters Current Limit mode.(1)\n35UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe high efficiency ofaphase-shifted full-bridge DC/DC converter using theUCC28950 isachieved byusing\nsynchronous rectification, acontrol algorithm providing ZVS condition over theentire load current range, accurate\nadaptive timing ofthecontrol signals between primary andsecondary FETs andspecial operating modes atlight\nload. Asimplified electrical diagram ofthisconverter isshown inFigure 48.The controller device islocated on\nthesecondary side ofconverter, although itcould belocated onprimary side aswell. The location onsecondary\nside allows easy power system level communication andbetter handling ofsome transient conditions thatrequire\nfastdirect control ofthesynchronous rectifier MOSFETs. The power stage includes primary side MOSFETs, QA,\nQB, QC, QDandsecondary side synchronous rectifier MOSFETs, QEandQF.Forexample, forthe12-V output\nconverters inserver power supplies useofthecenter-tapped rectifier scheme with L-Coutput filter isapopular\nchoice.\nTomaintain high efficiency atdifferent output power conditions, the converter operates insynchronous\nrectification mode atmidandhigh output power levels, transitioning todiode rectifier mode atlight load andthen\nintoburst mode astheoutput power becomes even lower. Allthese transitions arebased oncurrent sensing on\ntheprimary side using acurrent sense transformer inthisspecific case.\nThe major waveforms ofthephase-shifted converter during normal operation areshown inFigure 46.The upper\nsixwaveforms inFigure 46show theoutput drive signals ofthecontroller. Innormal mode, theoutputs OUTE\nand OUTF overlap during thepart oftheswitching cycle when both rectifier MOSFETs areconducting and the\nwindings ofthepower transformer areshorted. Current, IPR,isthecurrent flowing through theprimary winding of\nthepower transformer. Thebottom fourwaveforms show thedrain-source voltages ofrectifier MOSFETs, VDS_QE\nandVDS_QF ,thevoltage attheoutput inductor, VLOUT,andthecurrent through theoutput inductor, ILOUT.Proper\ntiming between theprimary switches andsynchronous rectifier MOSFETs iscritical toachieve highest efficiency\nand reliable operation inthismode. The controller device adjusts theturn OFF timing oftherectifier MOSFETs\nasafunction ofload current toensure minimum conduction time and reverse recovery losses oftheir internal\nbody diodes.\nZVS isanimportant feature ofrelatively high input voltage converters inreducing switching losses associated\nwith theinternal parasitic capacitances ofpower switches and transformers. The controller ensures ZVS\nconditions over theentire load current range byadjusting thedelay time between theprimary MOSFETs\nswitching inthesame leginaccordance totheload variation. The controller also limits theminimum ON-time\npulse applied tothepower transformer atlight load, allowing thestorage ofsufficient energy intheinductive\ncomponents ofthepower stage fortheZVS transition.\nAstheload current reduces from fullload down totheno-load condition, thecontroller selects themost efficient\npower saving mode bymoving from thenormal operation mode tothediscontinuous-current diode-rectification\nmode and, eventually, atvery light-load and atno-load condition, totheburst mode. These modes and related\noutput signals, OUTE, OUTF, driving therectifier MOSFETs, areshown inFigure 47.\nOUTA\nOUTB\nOUTC\nOUTD\nIPRTABSET2TSW(nom)\nTABSET1 TSW(osc)TCDSET2\nTCDSET1\nVLOUT\nILOUTVOUTx(1-D) /D\nIOUTVOUT\n36UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedApplication Information (continued)\nFigure 46.Major Waveforms ofPhase-Shifted Converter\nOUTE\n(CCM Mode)\nOUTF\n(CCM Mode)\nOUTE\nOUTF\nTransformer\nWinding\nMagnetizing\nCurrentOUTE and OUTF are disabled if VCS< VDCMOUTE and OUTF are disabled if VCS< VDCM\nBurst Mode at light load with TMINmaintaining ZVS\n(The time scale is different versus above diagram)\n37UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedApplication Information (continued)\nFigure 47.Major Waveforms During Transitions Between Different Operating Modes\nItisnecessary toprevent thereverse current flow through thesynchronous rectifier MOSFETs and output\ninductor atlight load, during parallel operation andatsome transient conditions. Such reverse current results in\ncirculating ofsome extra energy between theinput voltage source andtheload and, therefore, causes increased\nlosses andreduced efficiency. Another negative effect ofsuch reverse current istheloss ofZVS condition. The\nsuggested control algorithm prevents reverse current flow, stillmaintaining most ofthebenefits ofsynchronous\nrectification byswitching offthedrive signals ofrectifier MOSFETs inapredetermined way. Atsome pre-\ndetermined load current threshold, thecontroller disables outputs OUTE and OUTF bybringing them down to\nzero.\nSynchronous rectification using MOSFETs requires some electrical energy todrive theMOSFETs. There isa\ncondition below some light-load threshold when theMOSFET drive related losses exceed thesaving provided by\nthesynchronous rectification. Atsuch light load, itisbest todisable thedrive circuit and usetheinternal body\ndiodes ofrectifier MOSFETs, orexternal diodes inparallel with theMOSFETs, formore efficient rectification. In\nmost practical cases, thedrive circuit needs tobedisabled close toDCM mode. This mode ofoperation iscalled\ndiscontinuous-current diode-rectification mode.\nAtvery light-load andno-load condition, theduty cycle, demanded bytheclosed-feedback-loop control circuit for\noutput voltage regulation, canbevery low. This could lead totheloss ofZVS condition andincreased switching\nlosses. Toavoid theloss ofZVS, thecontrol circuit limits theminimum ON-time pulse applied tothepower\ntransformer using resistor from TMIN pintoGND. Therefore, theonly way tomaintain regulation atvery light load\nand atno-load condition istoskip some pulses. The controller skips pulses inacontrollable manner toavoid\nsaturation ofthepower transformer. Such operation iscalled burst mode. InBurst Mode there arealways an\neven number ofpulses applied tothepower transformer before theskipping offtime. Thus, thefluxinthecore of\nthepower transformer always starts from thesame point during thestart ofevery burst ofpulses.\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12UCC28950\nDCMRSUMRTTMINDELEFDELCDDELABSS/ENCOMPEA-EA+VREF 24\n23\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13 ADELEFADELCSSYNCOUTFOUTEOUTDOUTCOUTBOUTAVDDGND\nRDCMHI\nRDCM RCS R7RAEFRAA\nB\nC\nD\nE\nFCVDDVBIAS\nSYNC\nVREFR5\nC2C1\nR4R3CREF\nR2 R1\nVSENSE\nENABLE+\n-CT\nAVDD\nBVDDQA\nQBCVDD\nDVDDQC\nQD\nQE QF\nE F COUT+\n-\nVSENSEUCC27324 UCC27324C3 R6\nCSS\nRAB\nRCD\nREF\nRTMIN\nRT\nRSUMVREFVIN\nRLF1\nCLFDADB\nDCT1LS\nLOUT\nVOUTRLF2VDDCIN\nRAHI\nRAEFHIVREFVREF\n38UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated8.2 Typical Application\nAtypical application fortheUCC28950 device isacontroller foraphase-shifted full-bridge converter that\nconverts a390-V DCinput toaregulated 12-V output using synchronous rectifiers toachieve high efficiency.\nFigure 48.UCC28950 Typical Application\n8.2.1 Design Requirements\nTable 1liststherequirements forthisapplication.\nTable 1.UCC28950 Typical Application Design Requirements\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT CHARACTERISTICS\nVIN DCinput voltage range 370 390 410 V\nIIN(max) Maximum input current VIN=370VDCto410VDC 2 A\nOUTPUT CHARACTERISTICS\nVOUT Output voltage VIN=370VDCto410VDC 11.4 12 12.6 V\nIOUT Output current VIN=370VDCto410VDC 50 A\nOutput voltage transient 90% load step 600 mV\nPOUT Continuous output power VIN=370VDCto410VDC 600 W\nLoad regulation VIN=370VDCto410VDC,IOUT=5Ato50A 140 mV\nLine regulation VIN=370VDCto410VDC,IOUT=5Ato50A 140 mV\nOutput ripple voltage VIN=370VDCto410VDC,IOUT=5Ato50A 200 mV\nSYSTEM\nFSW Switching Frequency 100 kHz\nFull-load efficiency VIN=370VDCto410VDC,POUT=500W 93% 94%\nOUT\nLOUT\nOUTP 0.2I 10 AV/c180/c68 /c61 /c61\n/c40 /c41\n/c40 /c41OUT RDSON\nTYP\nIN RDSONV V a1D 0.66V 2 V/c43 /c180/c61 /c187/c45 /c180\na1 21/c61\n/c40 /c41INMIN RDSON MAX\nOUT RDSONV 2 V Da1 21V V/c45 /c180 /c180/c61 /c187/c43\nP\nSNa1N/c61\nRDSONV 0.3 V /c61\nP\nSNa1N/c61\nBUDGET OUT1P P 45.2W/c230 /c246/c45 /c104/c61 /c180 /c187 /c231 /c247/c104/c232 /c248\n39UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated8.2.2 Detailed Design Procedure\nInhigh-power server applications tomeet high-efficiency and green standards some power-supply designers\nhave found iteasier touseaphase-shifted, full-bridge converter. This isbecause thephase-shifted, full-bridge\nconverter canobtain zero-voltage switching ontheprimary side oftheconverter, reducing switching losses, and\nEMI andincreasing overall efficiency.\nThis isareview ofthedesign ofa600-W, phase-shifted, full-bridge converter forone ofthese power systems\nusing TI\'sUCC28950 device, which isbased ontypical values. Inaproduction design, thevalues may need to\nbemodified forworst-case conditions. TIhas provided aMathCAD Design Tool and anExcel Design Tool to\nsupport thesystem designer. Both tools can beaccessed intheTools and Software taboftheUCC28950\nproduct folder onTI.com, orcanbedownloaded through thefollowing links: MathCAD Design Tool,Excel Design\nTool.\nNOTE\nFSWrefers totheswitching frequency applied tothepower transformer. The output\ninductor experiences aswitching frequency which is2xFSW.\n8.2.2.1 Power Loss Budget\nTomeet theefficiency goal apower loss budget needs tobeset.\n(22)\n8.2.2.2 Preliminary Transformer Calculations (T1)\nTransformer turns ratio (a1):\n(23)\nEstimated FET voltage drop (VRDSON ):\n(24)\nSelect transformer turns based on70% duty cycle (DMAX)atminimum specified input voltage. This willgive some\nroom fordropout ifaPFC front endisused.\n(25)\n(26)\nTurns ratio rounded tothenearest whole turn.\n(27)\nCalculated typical duty cycle (DTYP)based onaverage input voltage.\n(28)\nOutput inductor peak-to-peak ripple current issetto20% oftheoutput current.\n(29)\nIPRIMARY\n0A\n0AIQF0AIQE\nIPS\nIMSQE g\nOn\nOffQF gOn\nOffIPP\nIMP\nDIMP2\nIMS2/c40 /c41MP2 PP LOUTI I I / 2 a1/c187 /c45 /c68 /c180\nMS2 PS LOUTI I I /2/c187 /c45 /c68\nLOUTI /2/c68\nIN TYP\nMAG\nLOUT\nSWV (1 D )L 2.78mHI 0.52 Fa1/c180 /c45/c179 /c187/c68 /c180/c180 /c180\n40UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedCare must betaken inselecting thecorrect amount ofmagnetizing inductance (LMAG).The following equations\ncalculate theminimum magnetizing inductance oftheprimary ofthetransformer (T1) toensure theconverter\noperates incurrent-mode control. AsLMAGreduces, theincreasing magnetizing current becomes anincreasing\nproportion ofthesignal attheCSpin.Ifthemagnetizing current increases enough itcanswamp outthecurrent\nsense signal across RCSand theconverter willoperate increasingly asifitwere involtage mode control rather\nthan current mode.\n(30)\nFigure 49shows T1primary current (IPRIMARY )and synchronous rectifiers QE(IQE)and QF(IQF)currents with\nrespect tothesynchronous rectifier gate drive currents. Note that IQEand IQFarethesame asthesecondary\nwinding currents ofT1.Variable Distheduty cycle oftheconverter.\nFigure 49.T1Primary andQEandQFFETCurrents\nLOUT\nMP2 PPI 1I I 3.0 A2 a1/c68/c230 /c246/c61 /c45 /c187/c231 /c247/c232 /c248\n/c40 /c41/c40 /c412\nPP MP\nPRMS1 MAX PP MPI II D I I 2.5 A3/c233 /c249/c45/c234 /c250 /c61 /c180 /c43 /c187/c234 /c250/c235 /c251\nOUT LOUT\nMP LMAG\nOUTP I 1I I 2.8AV 2 a1/c230 /c246 /c68/c61 /c45 /c43 /c68 /c187/c231 /c247/c180 /c104 /c232 /c248\nOUT LOUT\nPP LMAG\nOUTP I 1I I 3.3 AV 2 a1/c230 /c246 /c68/c61 /c43 /c43 /c68 /c187/c231 /c247/c180 /c104 /c232 /c248\nINMIN MAX\nLMAG\nMAG SWV DI 0.47 AL 2 F/c180/c68 /c61 /c187/c180 /c180\n2 2 2\nSRMS SRMS1 SRMS2 SRMS3I I I I 36.0 A /c61 /c43 /c43 /c187\nLOUT MAX\nSRMS3I 1 DI 1.1A2 2 3/c68 /c45/c230 /c246/c61 /c187/c231 /c247/c180 /c232 /c248\n/c40 /c412\nPS MS2 MAX\nSRMS2 PS MS2I I 1 DI I I 20.3 A2 3/c233 /c249 /c45 /c45/c230 /c246/c234 /c250 /c61 /c180 /c43 /c187/c231 /c247/c232 /c248 /c234 /c250/c235 /c251\n/c40 /c412\nPS MS MAX\nSRMS1 PS MSI I DI I I 29.6 A2 3/c233 /c249 /c45 /c230 /c246/c234 /c250 /c61 /c180 /c43 /c187/c231 /c247/c232 /c248 /c234 /c250/c235 /c251\nLOUT\nMS2 PSΔII I 50 A2/c61 /c45 /c187\nOUT LOUT\nMS\nOUTP II 45 AV 2/c68/c61 /c45 /c187\nOUT LOUT\nPS\nOUTP II 55 AV 2/c68/c61 /c43 /c187\n41UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedCalculate T1secondary RMS current (ISRMS):\n(31)\n(32)\n(33)\nSecondary RMS current (ISRMS1 )when energy isbeing delivered tothesecondary:\n(34)\nSecondary RMS current (ISRMS2 )when current iscirculating through thetransformer when QEand QFareboth\non.\n(35)\nSecondary RMS current (ISRMS3 )caused bythenegative current intheopposing winding during freewheeling\nperiod, please refer toFigure 49.\n(36)\nTotal secondary RMS current (ISRMS):\n(37)\nCalculate T1Primary RMS Current (IPRMS):\n(38)\n(39)\n(40)\n(41)\n(42)\nBUDGET BUDGET T1P P P 38.1W /c61 /c45 /c187\n/c40 /c412 2\nT1 PRMS P SRMS SP 2 I DCR 2 I DCR 7.0 W/c187 /c180 /c180 /c43 /c180 /c180 /c187\nS DCR 0.58 /c61 /c87\nP DCR 0.215 /c61 /c87\nLKL 4 H/c61 /c109\nMAGL 2.8mH /c61\na1 21/c61\n2 2\nPRMS PRMS1 PRMS2I I I 3.1A /c61 /c43 /c187\n/c40 /c41/c40 /c412\nPP MP2\nPRMS2 MAX PP MP2I II 1 D I I 1.7 A3/c233 /c249 /c45/c234 /c250 /c61 /c45 /c180 /c43 /c187\n/c234 /c250/c235 /c251\n/c40 /c41/c40 /c412\nPP MP\nPRMS1 MAX PP MPI II D I I 2.5 A3/c233 /c249/c45/c234 /c250 /c61 /c180 /c43 /c187/c234 /c250/c235 /c251\n42UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedT1Primary RMS (IPRMS1 )current when energy isbeing delivered tothesecondary.\n(43)\nT1Primary RMS (IPRMS2 )current when theconverter isfreewheeling.\n(44)\nTotal T1primary RMS current (IPRMS):\n(45)\nForthisdesign aVitec ™transformer was selected partnumber 75PR8107 thathadthefollowing specifications.\n(46)\n(47)\nMeasure leakage inductance onthePrimary:\n(48)\nTransformer Primary DCresistance:\n(49)\nTransformer Secondary DCresistance:\n(50)\nEstimated transformer core losses (PT1)aretwice thecopper loss.\nNOTE\nThis isjustanestimate andthetotal losses may vary based onmagnetic design.\n(51)\nCalculate remaining power budget:\n(52)\nBUDGET BUDGET QAP P 4 P 29.7 W /c61 /c45 /c180 /c187\n2\nQA PRMS DS(on)QA g g SWP I R 2 QA V f 2.1W u \x0e u u u |\ngV 12V/c61\ngQA 15nC /c61\ndsQA\nOSS _ QA _ AVG OSS _ QA _ SPEC\nINMAXVC C 193pFV/c61 /c187\ndsQAV 25 V /c61\nOSS _ QA _ SPECC 780pF /c61\nds(on)QAR 0.220 /c61 /c87\n43UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated8.2.2.3 QA, QB, QC, QDFET Selection\nInthisdesign tomeet efficiency andvoltage requirements 20A,650V,CoolMOS FETs from Infineon arechosen\nforQA..QD.\nFET drain tosource onresistance:\n(53)\nFET Specified COSS:\n(54)\nVoltage across drain-to-source (VdsQA)where COSSwas measured, data sheet parameter:\n(55)\nCalculate average Coss[2]:\n(56)\nQAFET gate charge:\n(57)\nVoltage applied toFET gate toactivate FET:\n(58)\nCalculate QAlosses (PQA)based onRds(on)QA andgate charge (QA g):\n(59)\nRecalculate power budget:\n(60)\n2\nS PRMS SW P 0.5 L I F/c61 /c180 /c180 /c180\nBUDGET BUDGET LSP P P 29.2W /c61 /c45 /c187\n2\nLS PRMS LSP 2 I DCR 0.5 W/c61 /c180 /c180 /c187\nLS DCR 27m /c61 /c87\nSL 26 H/c61 /c109\n/c40 /c412\nINMAX\nS OSS _ QA _ AVG LK 2\nLOUT PPVL 2 C L 26 H\nI I\n2 2 a1/c179 /c180 /c45 /c187 /c109\n/c68 /c230 /c246/c45 /c231 /c247/c180 /c232 /c248\n44UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated8.2.2.4 Selecting LS\nCalculating thevalue oftheshim inductor (LS)isbased ontheamount ofenergy required toachieve zero voltage\nswitching. This inductor needs toable todeplete theenergy from theparasitic capacitance attheswitch node.\nThe following equation selects LStoachieve ZVS at100% load down to50% load based ontheprimary FET’s\naverage total COSSattheswitch node.\nNOTE\nThe actual parasitic capacitance attheswitched node may differ from theestimate andLS\nmay have tobeadjusted accordingly.\n(61)\nForthisdesign a26-µHVitec inductor was chosen forLS,part number 60PR964. The shim inductor had the\nfollowing specifications.\n(62)\nLSDCResistance:\n(63)\nEstimate LSpower loss (PLS)andreadjust remaining power budget:\n(64)\n(65)\n8.2.2.5 Selecting Diodes DBand DC\nThere isapotential forhigh voltage ringing onthesecondary rectifiers, caused bythedifference incurrent\nbetween thetransformer andtheshim inductor when thetransformer comes outoffreewheeling. Diodes DBand\nDCprovide apath forthiscurrent and prevent anyringing byclamping thetransformer primary totheprimary\nside power rails. Normally these diodes donotdissipate much power butthey should besized tocarry thefull\nprimary current. Theworse case power dissipated inthese diodes is:\n(66)\nThe diodes should beultra-fast types and rated fortheinput voltage oftheconverter –VIN(410 VDC inthis\ncase).\nAMURS360 partissuitable atthispower level.\nBUDGET BUDGET LOUTP P P 25.4 W /c61 /c45 /c187\n2\nLOUT LOUT _ RMS LOUTP 2 I DCR 3.8 W /c61 /c180 /c180 /c187\nLOUT DCR 750 /c61 /c109/c87\nOUTL 2 H /c61 /c109\n2 2\nOUT LOUT\nLOUT _ RMS\nOUTP II 50.3 AV 3/c230 /c246 /c68/c230 /c246/c61 /c43 /c61/c231 /c247 /c231 /c247/c232 /c248 /c232 /c248\nOUT TYP\nOUT\nLOUT SWV (1 D )L 2 HI 2 fu \x10  | P\' u u\nOUT\nLOUT\nOUTP 0.2 600 W 0.2I 10 AV 12V/c180 /c180/c68 /c61 /c61 /c187\n45UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated8.2.2.6 Output Inductor Selection (LOUT)\nInductor LOUTisdesigned for20% inductor ripple current (∆ILOUT):\n(67)\n(68)\nCalculate output inductor RMS current (ILOUT_RMS ):\n(69)\nA2-µHinductor from Vitec Electronics Corporation, part number 75PR8108, issuitable forthis design. The\ninductor hasthefollowing specifications.\n(70)\nOutput inductor DCresistance:\n(71)\nEstimate output inductor losses (PLOUT)and recalculate power budget. Note PLOUT isanestimate ofinductor\nlosses that istwice thecopper loss. Note thismay vary based onmagnetic manufactures. Itisadvisable to\ndouble check themagnetic loss with themagnetic manufacture.\n(72)\n(73)\nBUDGET BUDGET COUTP P P 25.2W /c61 /c45 /c187\n2\nCOUT COUT _ RMS COUTP I ESR 0.21W /c61 /c180 /c187\nCOUT31mESR 6.2mn/c87/c61 /c61 /c87\nOUTC 1500 F n 7500 F /c61 /c109 /c180 /c187 /c109\nn 5/c61\nLOUT\nCOUT _ RMSII 5.8 A\n3/c68/c61 /c187\nOUT HU\nOUT\nOUT\nTRANP 0.9 t\nVC 5.6mFV 0.1/c180 /c180\n/c179 /c187/c180\nTRAN\nCOUT\nOUT\nOUTV 0.9ESR 12mP 0.9\nV/c180/c163 /c61 /c87/c180\nOUT OUT\nOUT\nHU\nOUTL P 0.9\nVt 7.5 sV/c180 /c180\n/c61 /c61 /c109\n46UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated8.2.2.7 Output Capacitance (COUT)\nTheoutput capacitor isselected based onholdup andtransient (VTRAN)load requirements.\nTime ittakes LOUTtochange 90% ofitsfullload current:\n(74)\nDuring load transients most ofthecurrent willimmediately gothrough thecapacitors equivalent series resistance\n(ESR COUT).The following equations areused toselect ESR COUT andCOUTbased ona90% load step incurrent.\nThe ESR isselected for90% oftheallowable transient voltage (VTRAN),while theoutput capacitance (COUT)is\nselected for10% ofVTRAN.\n(75)\n(76)\nBefore selecting theoutput capacitor, theoutput capacitor RMS current (ICOUT_RMS )must becalculated.\n(77)\nTomeet thedesign requirements five1500- µF,aluminum electrolytic capacitors arechosen forthedesign from\nUnited Chemi-Con ™,partnumber EKY-160ELL152MJ30S. These capacitors have anESR of31mΩ.\nNumber ofoutput capacitors:\n(78)\nTotal output capacitance:\n(79)\nEffective output capacitance ESR:\n(80)\nCalculate output capacitor loss (PCOUT):\n(81)\nRecalculate remaining Power Budget:\n(82)\nQE _ RMS SRMSI I 36.0 A /c61 /c61\ndsQE\nOSS _ QE _ AVG OSS _ SPEC\nds _ specVC C 1.6nFV/c61 /c187\nOSS _ SPECC 1810pF /c61\nds _ specV 25 V /c61\nINMAX\ndsQEVV 19.5 Va1/c61 /c187\nds(on)QER 3.2m /c61 /c87\ngQE 152nC /c61\n47UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated8.2.2.8 Select FETs QEand QF\nSelecting FETs foradesign isaniterative process. Tomeet thepower requirements ofthisdesign, weselect 75-\nV,120-A FETs, from Fairchild, partnumber FDP032N08. These FETs have thefollowing characteristics.\n(83)\n(84)\nCalculate average FET COSS(COSS_QE_AVG )based onthedata sheet parameters forCOSS(COSS_SPEC ),anddrain\ntosource voltage where COSS_SPEC was measured (Vds_spec ),and themaximum drain tosource voltage inthe\ndesign (VdsQE)thatwillbeapplied totheFET intheapplication.\nVoltage across FET QEandQFwhen they areoff:\n(85)\nVoltage where FET COSSisspecified andtested intheFET data sheet:\n(86)\nSpecified output capacitance from FET data sheet:\n(87)\nAverage QEandQFCOSS[2]:\n(88)\nQEandQFRMS current:\n(89)\nBUDGET BUDGET QEP P 2 P 6.5 W /c61 /c45 /c180 /c187\nQEP 9.3 W/c187\n\x0b \x0c2 2 OUT\nQE QE_RMS ds(on)QE dsQE r f SW OSS_QE_AVG dsQE SW gQE gQE SW\nOUTPP I R V t t f 2 C V f 2 Q V fV u \x0e u \x0e \x0e u u \x0e u u\nr f\nP100nC 52nC 48nCt t 24nsI 4A\n2 2/c45/c187 /c61 /c61 /c187\nPI 4 A/c187\nMILLER _ MINQE 52nC /c187\nMILLER _ MAXQE 100nC /c187\n48UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedToestimate FET switching loss theVgvs.Qgcurve from theFET data sheet needs tobestudied. First thegate\ncharge atthebeginning ofthemiller plateau needs tobedetermined (QE MILLER_MIN )andthegate charge atthe\nendofthemiller plateau (QE MILLER_MAX )forthegiven VDS.\nMaximum gate charge attheendofthemiller plateau:\n(90)\nMinimum gate charge atthebeginning ofthemiller plateau:\n(91)\nNOTE\nThe FETs inthisdesign aredriven with aUCC27324 Gate Driver IC,setup todrive 4-A\n(IP)ofgate drive current.\n(92)\nEstimated FET Vdsriseandfalltime:\n(93)\nEstimate QEandQFFET Losses (PQE):\n(94)\n(95)\nRecalculate thepower budget.\n(96)\nBUDGET BUDGET CINP P P 6.0 W /c61 /c45 /c187\n2\nCIN CINRMS CINP I ESR 0.5 W /c61 /c180 /c61\nCINESR 0.150 /c61 /c87\nINC 330 F/c61 /c109\n2\n2 OUT\nCINRMS PRMS1\nINMINPI I 1.8 AV a1/c230 /c246/c61 /c45 /c61 /c231 /c247/c180 /c232 /c248\n/c40 /c41OUT\nIN 2 2\nIN DROP12 P60HzC 364 F\nV V/c180 /c180\n/c179 /c187 /c109\n/c45\nCLAMP RDSON OUT RDSON\nDROP\nCLAMP2 D V a1 (V V )V 276.2VD/c230 /c246 /c180 /c180 /c43 /c180 /c43/c61 /c61 /c231 /c247\n/c232 /c248\nCLAMP DELAY SW\nSW1D t 2 f 94%2 f § ·  \x10 u u  ¨ ¸ u© ¹ \nDELAY\nR2t 314nsf 4/c61 /c187/c180\nR\nS OSS _ QA _ AVG1f\n2 L (2 C )/c61\n/c112 /c180 /c180\n49UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated8.2.2.9 Input Capacitance (CIN)\nThe input voltage inthisdesign is390 VDC,which isgenerally fedbytheoutput ofaPFC boost pre-regulator.\nTheinput capacitance isgenerally selected based onholdup andripple requirements.\nNOTE\nThedelay time needed toachieve ZVS canactasaduty cycle clamp (DCLAMP ).\nCalculate tank frequency:\n(97)\nEstimated delay time:\n(98)\nEffective duty cycle clamp (DCLAMP ):\n(99)\nVDROP istheminimum input voltage where theconverter canstillmaintain output regulation. Theconverter ’sinput\nvoltage would only drop down thislowduring abrownout orline-drop condition ifthisconverter was following a\nPFC pre-regulator.\n(100)\nCINwas calculated based ononelinecycle ofholdup:\n(101)\nCalculate high frequency input capacitor RMS current (ICINRMS ).\n(102)\nTomeet theinput capacitance and RMS current requirements forthisdesign a330-µFcapacitor was chosen\nfrom Panasonic partnumber EETHC2W331EA.\n(103)\nThis capacitor hasahigh frequency (ESR CIN)of150mΩ,measured with animpedance analyzer at200kHz.\n(104)\nEstimate CINpower dissipation (PCIN):\n(105)\nRecalculate remaining power budget:\n(106)\nThere isroughly 6.0Wleftinthepower budget leftforthecurrent sensing network, and biasing thecontrol\ndevice andallresistors supporting thecontrol device.\nCS R7 100 R 4.7k/c61 /c180 /c61 /c87\nOUT\nDA\nINMIN RATP 0.6 VP 0.01WV CT/c180/c61 /c187/c180 /c104/c180\nCLAMP\nDA P\nCLAMPDV V 29.8 V1 D/c61 /c187/c45\n2\nPRMS1\nRCS CS\nRATIP R 0.03 WCT/c230 /c246/c61 /c180 /c187/c231 /c247\n/c232 /c248\nCSR 47 /c61 /c87\nP\nCS\nP1\nRATV 0.3 VR 47I1.1CT/c45/c61 /c187 /c87\n/c180\nPV 2V/c61\nOUT LOUT INMIN MAX\nP1\nOUT MAG SWP I V D1I 3.3 AV 2 a1 L 2 F/c230 /c246 /c68 /c180/c61 /c43 /c43 /c187/c231 /c247/c180 /c104 /c180 /c180 /c232 /c248\nPRAT\nSICT 100I/c61 /c61\n50UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated8.2.2.10 Current Sense Network (CT, RCS,R7,DA)\nTheCTchosen forthisdesign hasaturns ratio (CT RAT)of100:1\n(107)\nCalculate nominal peak current (IP1)atVINMIN:\nPeak primary current:\n(108)\nTheCSpinvoltage where peak current limit willtrip.\n(109)\nCalculate current sense resistor (RCS)andleave 300mV forslope compensation. Include a1.1factor formargin:\n(110)\nSelect astandard resistor forRCS:\n(111)\nEstimate power loss forRCS:\n(112)\nCalculate maximum reverse voltage (VDA)onDA:\n(113)\nEstimate DApower loss (PDA):\n(114)\nCalculate reset resistor R7:\nResistor R7isused toreset thecurrent sense transformer CT.\n(115)\n/c40 /c41OUT R3 V V1R4 9.09kV1/c180 /c45/c61 /c187 /c87\n/c40 /c41OUT R3 V V1R4 9kV1/c180 /c45/c61 /c187 /c87\nR3 2.37k/c61 /c87\n/c40 /c41REF R1 V V1R2 2.37kV1/c180 /c45/c61 /c61 /c87\nR1 2.37k/c61 /c87\nV1 2.5 V/c61\nREFV 5 V /c61\nREFC 1 F /c61 /c109\nLFP\nLF1 LF1f 482kHz2 f R C/c61 /c61/c112 /c180 /c180\nLFC 330pF/c61\nLF1R 1k /c61 /c87\n51UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedResistor RLF1and capacitor CLFform alowpass filter forthecurrent sense signal (Pin 15). Forthisdesign we\nchose thefollowing values. This filter has alowfrequency pole (fLFP)at482 kHz. This should work formost\napplications butmay beadjusted tosuitindividual layouts andEMI present inthedesign.\n(116)\n(117)\n(118)\nThe UCC28950 VREF output (Pin 1)needs ahigh frequency bypass capacitor tofilter outhigh frequency noise.\nThis pinneeds atleast 1µFofhigh frequency bypass capacitance (CREF).\n(119)\nThe voltage amplifier reference voltage (Pin 2,EA+)canbesetwith avoltage divider (R1, R2), forthisdesign\nexample, theerror amplifier reference voltage (V1) willbesetto2.5V.Select astandard resistor value forR1\nandthen calculate resistor value R2.\nUCC28950 reference voltage:\n(120)\nSetvoltage amplifier reference voltage:\n(121)\n(122)\n(123)\nVoltage divider formed byresistor R3andR4arechosen tosettheDCoutput voltage (VOUT)atPin3(EA-).\nSelect astandard resistor forR3:\n(124)\nCalculate R4:\n(125)\nThen choose astandard resistor forR4:\n(126)\nS(f) 2 j f /c61 /c112/c180 /c180\nSW\nPPFf 50kHz2/c187 /c61\nOUT LOAD COUT OUTRATCO 2\nC CS LOAD OUT\nPP PPV R 1 2 j f ESR C 1G (f) a1 CTV R 1 2 j f R CS(f) S(f)12 f 2 f/c230 /c246 /c68 /c43 /c112 /c180 /c180 /c180/c187 /c61 /c180 /c180 /c180 /c180 /c231 /c247/c68 /c43 /c112 /c180 /c180 /c180 /c230 /c246 /c232 /c248/c43 /c43 /c231 /c247/c112/c180 /c112/c180 /c232 /c248\n2\nOUT\nLOAD\nOUTVR 2.4P 0.1/c61 /c61 /c87/c180\n1 k:+\nRZ1CZ1\nCP1EA-EA+\nRI\nRVREF\nRRDCZ2\nRZ2VOUT\nWhen evaluating COMP, for best results put \na 1-k: resistor  between COMP and probe.\n52UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated8.2.2.10.1 Voltage Loop Compensation Recommendation\nForbest results inthevoltage loop, TIrecommends using aType 2orType 3compensation network (Figure 50).\nAType 2compensation network does notrequire passive components CZ2andRZ2.Type 1compensation isnot\nversatile enough foraphase shifted fullbridge. When evaluating theCOMP forbest results, TIrecommends\nplacing a1-kΩresistor between thesocpe probe andtheCOMP pinoftheUCC28950.\nFigure 50.Type 3Compensation Evaluation\nCompensating thefeedback loop canbeaccomplished byproperly selecting thefeedback components (R5, C1\nand C2). These components areplaced asclose aspossible topin3and 4oftheUCC28950 .AType 2\ncompensation network isdesigned inthisexample.\nCalculate load impedance at10% load (RLOAD):\n(127)\nApproximation ofcontrol tooutput transfer function (GCO(f))asafunction offrequency:\n(128)\nDouble pole frequency ofGCO(f):\n(129)\nAngular velocity:\n(130)\n/c40 /c41 V C COT dB(f) 20log G (f) G (f) /c61 /c180\nC1 560pF/c61\nC1C1 580pF2 R5 f 2/c61 /c187/c180 /c112/c180 /c180 /c180\nC2 5.6nF/c61\nC1C2 5.8nFf2 R55/c61 /c187\n/c180 /c112/c180 /c180\nR5 27.4k/c187 /c87\nPP\nCOR4R5 27.9kfG10/c61 /c187 /c87/c230 /c246\n/c231 /c247/c232 /c248\nPP\nCff 5kHz10/c61 /c61\n/c40 /c41C\nC\nOUTV 2 j f R5 C2 1G (f)2 j f C2 C1 R5 V2 j f C2 C1 R4 1C2 C1/c68 /c112 /c180 /c180 /c180 /c43/c61 /c61/c112 /c180 /c180 /c180 /c180 /c68 /c230 /c246/c112 /c180 /c180 /c43 /c43 /c231 /c247/c43 /c232 /c248\n53UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedCompensate thevoltage loop with type 2feedback network. The following transfer function isthecompensation\ngain asafunction offrequency (GC(f)).\n(131)\nCalculate voltage loop feedback resistor (R5) based oncrossing thevoltage loop (fC)over ata10thofthedouble\npole frequency (fPP).\n(132)\n(133)\nSelect astandard resistor forR5.\n(134)\nCalculate thefeedback capacitor (C2) togive added phase atcrossover.\n(135)\nSelect astandard capacitance value forthedesign.\n(136)\nPutapole attwotimes fC.\n(137)\nSelect astandard capacitance value forthedesign.\n(138)\nLoop gain asafunction offrequency (TV(f))indB.\n(139)\nIN TYP\nMAG\nLOUT\nSWV (1 D )L 2.78mHI 0.52 Fa1/c180 /c45/c179 /c187/c68 /c180/c180 /c180\n-180-135-90-4504590135180\n-80-60-40-20020406080\n100 1000 10000 100000\nPhase in DegreesGain in dB\nFrequency in HzTvdB(f)\n&Tv(f)\n54UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedPlot theoretical loop gain andphase tographically check forloop stability (Figure 51).The theoretical loop gain\ncrosses over atroughly 3.7kHzwith aphase margin ofgreater than 90degrees.\nFigure 51.Loop Gain andPhase vsFrequency\nNOTE\nTIrecommends checking your loop stability ofyour final design with transient testing\nand/or anetwork analyzer andadjust thecompensation (GC(f))feedback asnecessary.\nwhere\n•Loop Gain (TVdB(f)), Loop Phase (ΦTV(f)) (140)\nUCC28950\n15\n14\n13 ADELEFADELCSRAHI\nRAEFHI\nRAEFRA\nSSC 150nF/c61\nSS\nSSt 25 AC 123nFV1 0.55/c180 /c109/c61 /c187/c43\nsst 15ms/c61\n55UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedTolimit over shoot during power uptheUCC28950 hasasoft-start function (SS, Pin5)which inthisapplication\nwas setforasoftstart time of15ms(tSS).\n(141)\n(142)\nSelect astandard capacitor forthedesign.\n(143)\nThis application note presents afixed delay approach toachieving ZVS from 100% load down to50% load.\nAdaptive delays can begenerated byconnecting theADEL and ADELEF pins totheCSpinasshown in\nFigure 52.\nFigure 52.UCC28950 Adaptive Delays\nAHIR 8.25k /c61 /c87\nABSET\nR2.25t 346nsf 4/c61 /c187/c180\nR\nS OSS _ QA _ AVG1f\n2 L (2 C )/c61\n/c112 /c180 /c180\nR S\nR OSS _ QA _ AVG12 f L2 f (2 C )/c112/c180 /c61/c112/c180 /c180 /c180\n56UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedWhen theconverter isoperating below 50% load theconverter willbeoperating invalley switching. Inorder to\nachieve zero voltage switching onswitch node ofQB d,theturn-on (tABSET )delays ofFETs QAand QBneed to\nbeinitially setbased ontheinteraction ofLSand thetheoretical switch node capacitance. The following\nequations areused tosettABSET initially.\nEquate shim inductance totwotimes COSScapacitance:\n(144)\nCalculate tank frequency:\n(145)\nSetinitial tABSET delay time andadjust asnecessary.\nNOTE\nThe 2.25 factor ofthetABSET equation was derived from empirical testdata andmay vary\nbased onindividual design differences.\n(146)\nThe resistor divider formed byRAand RAHIprograms thetABSET ,tCDSET delay range oftheUCC28950 .Select a\nstandard resistor value forRAHI.\nNOTE\ntABSET canbeprogrammed between 30nsto1000 ns.\n(147)\nThe voltage attheADEL input oftheUCC28950 (VADEL)needs tobesetwith RAbased onthefollowing\nconditions.\nIftABSET >155nssetVADEL =0.2V,tABSET canbeprogrammed between 155nsand1000 ns:\nIftABSET≤155nssetVADEL =1.8V,tABSET canbeprogrammed between 29nsand155ns:\nQAg\nQBgQBdtABSET= t1- t0Set tABSETat resonant tank Peak and Valley\nt0t1t2 t3t4tABSET= t4- t3\nMiller Plateau\nt5Miller PlateautMILLER= t2- t1\ntMILLER= t5- t4\nABR 30.1k /c61 /c87\n/c40 /c41ABSET\nAB ATR 0.26 CS K 1.3 30.6k5/c61 /c180 /c43 /c180 /c180 /c187 /c87\nA\nADEL\nAHI A5 V RV 0.202VR R/c180/c61 /c61/c43\nAR 348/c61 /c87\nAHI ADEL\nA\nADELR VR 3445V V/c180/c61 /c187 /c87/c45\n57UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedBased onVADEL selection, calculate RA:\n(148)\nSelect theclosest standard resistor value forRA:\n(149)\nRecalculate VADEL based onresistor divider selection:\n(150)\nResistor RABprograms tABSET :\n(151)\nSelect astandard resistor value forthedesign:\n(152)\nNOTE\nOnce youhave aprototype upandrunning itisrecommended youfinetune tABSET atlight\nload tothe peak and valley ofthe resonance between LSand the switch node\ncapacitance. Inthisdesign thedelay was setat10% load. Please refer toFigure 53.\nFigure 53.tABSET toAchieve Valley Switching atLight Loads\nQCg\nQDgQDdtCDSET= t1- t0Set tCDSETat resonant tank Peak and Valley\nt0t1t2t3t4tCDSET= t4- t3\nMiller Plateau\nt5Miller PlateautMILLER = t2- t1\ntMILLER= t5- t4\nCDR 30.1k /c61 /c87\n/c40 /c41CDSET\nCD ATR 0.26 CS K 1.3 30.6k5/c61 /c180 /c43 /c180 /c180 /c187 /c87\nABSET CDSETt t /c61\n58UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedThe QCand QDturnon delays (tCDSET )should beinitially setforthesame delay astheQAand QBturn on\ndelays (Pin 6).The following equations program theQCand QDturn-on delays (tCDSET )byproperly selecting\nresistor RDELCD (Pin 7).\n(153)\nResistor RCDprograms tCDSET :\n(154)\nSelect astandard resistor forthedesign:\n(155)\nNOTE\nOnce youhave aprototype upand running itisrecommended tofinetune tCDSET atlight\nload. Inthisdesign theCDnode was settovalley switch atroughly 10% load. Please\nrefer toFigure 54.Obtaining ZVS atlighter loads with switch node QD diseasier due to\nthereflected output current present intheprimary ofthetransformer atFET QDand QC\nturnoff/on. This isbecause there was more peak current available toenergize LSbefore\nthistransition, compared totheQAandQBturnoff/on.\nFigure 54.tCDSET toAchieve Valley Switching atLight Loads\nEFR 14k/c61 /c87\n/c40 /c41 /c40 /c413\nAFSET ADELEF\nEFt 0.5 4ns 2.65 V V 1.32 10 1R 14.1kns 5 1A/c180 /c45 /c45 /c180 /c180/c61 /c180 /c180 /c187 /c87\nAEF\nADELEF\nAEFHI AEF5 V RV 1.692VR R/c180/c61 /c61/c43\nAEFR 4.22k /c61 /c87\nAEFHI ADELEF\nAEF\nADELEFR VR 4.25k5 V V/c180/c61 /c187 /c87/c45\nAEFHIR 8.25k /c61 /c87\nAFSET BESET ABSETt t t 0.5 /c61 /c61 /c180\n59UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedThere isaprogrammable delay fortheturnoff ofFET QFafter FET QAturnoff (tAFSET )andtheturnoff ofFET QE\nafter FET QBturnoff (tBESET ).Agood place tosetthese delays is50% oftABSET .This willensure that the\nappropriate synchronous rectifier turns offbefore theABZVS transition. Ifthisdelay istoolarge itwillcause\nOUTE andOUTF nottooverlap correctly anditwillcreate excess body diode conduction onFETs QEandQF.\n(156)\nThe resistor divider formed byRAEFand RAEFHI programs thetAFSET and tBESET delay range oftheUCC28950.\nSelect astandard resistor value forRAEFHI .\nNOTE\ntEFSET andtBESET canbeprogrammed between 32nsto1100 ns.\n(157)\nThe voltage attheADELEF pinoftheUCC28950 (VADELEF )needs tobesetwith RAEFbased onthefollowing\nconditions.\nIftAFSET <170nssetVADEL =0.2V,tABSET canbeprogrammed between 32nsand170ns:\nIftABSET >or=170nssetVADEL =1.7V,tABSET canbeprogrammed between 170nsand1100 ns:\nBased onVADELEF selection, calculate RAEF:\n(158)\nSelect theclosest standard resistor value forRAEF:\n(159)\nRecalculate VADELEF based onresistor divider selection:\n(160)\nThefollowing equation was used toprogram tAFSET andtBESET byproperly selecting resistor REF.\n(161)\nAstandard resistor was chosen forthedesign.\n(162)\n32.5 2.5820.5 0.5 60 10SUM\nSUMR km x/c45/c61 /c61 /c187 /c87/c180 /c180\n(67 7)MAGm 60 /c61 /c45 /c61 /c45 /c61/c109 /c109SUMmV mVm mes s\n3400 477\n2.76 10 100INMAX CS\nMAG\nMAG RATV R mVmL CT s x/c180\n/c45/c180/c180/c61 /c61 /c187/c109 /c180\nOUT CS\n6\nOUT RATV R 12 47 mVme 0.5 0.5 67L a1 CT 2 10 21 100 s\x10u u u  u  u u u u u P\nTR 61.9k/c61 /c87\n/c40 /c416\n3\nT REF\nSWHz2.5 10VR V 2.5 V 2.5 10 60kF V\n2/c87 /c230 /c246/c180/c231 /c247 /c87/c61 /c45 /c180 /c45 /c180 /c180 /c187 /c87/c231 /c247\n/c231 /c247\n/c232 /c248\nTMINR 13k /c61 /c87\nMIN\nTMINtR 12.7k5.92/c61 /c187 /c87\nMINt 75ns/c61\n60UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedResistor RTMIN programs theminimum ontime (tMIN)that theUCC28950 (Pin 9)can demand before entering\nburst mode. IftheUCC28950 controller tries todemand aduty cycle ontime ofless than tMINthepower supply\nwillgointoburst mode operation. Forthisdesign wesettheminimum ontime to75ns.\n(163)\nTheminimum ontime issetbyselecting RTMINwith thefollowing equation.\n(164)\nAstandard resistor value isthen chosen forthedesign.\n(165)\nAresistor from theRTpintoground sets theconverter switching frequency.\n(166)\nSelect astandard resistor forthedesign.\n(167)\nTheUCC28950 provides slope compensation. Theamount ofslope compensation issetbytheresistor RSUM.As\nsuggested earlier, wesettheslope compensation ramp tobehalftheinductor current ramp downslope (inductor\ncurrent ramp during theofftime), reflected through themain transformer and current sensing networks as\nexplained earlier inSlope Compensation (RSUM).\nTherequired slope compensation ramp is\n(168)\nThemagnetizing current ofthepower transformer provides partofthecompensating ramp andiscalculated from\nEquation 169.\n(169)\nTherequired compensating ramp is\n(170)\nThe value fortheresistor, RSUM,may befound from thegraph inFigure 37orcalculated from rearranged\nversions ofEquation 12orEquation 13depending onwhether thecontroller isoperating inCurrent orVoltage\nControl Mode. Inthiscase weareusing Current Mode Control andEquation 12isrearranged andevaluated as\nfollows\n(171)\nDCMHIR 16.9k /c61 /c87\n/c40 /c41DCM REF RCS\nDCMHI\nRCSR V VR 16.3kV/c45/c61 /c187 /c87\nDCMR 1k /c61 /c87\nOUT LOUT\nCS\nOUT\nRCS\nRATP 0.15 IRV 2V 0.29 Va1 CT/c230 /c246 /c180 /c68/c43 /c180 /c231 /c247\n/c232 /c248/c61 /c61/c180\n60 0.7\n2102 2 100SUM MAX\nSLOPE COMP\nSWmV\nm D sV mVF kHz/c45/c180/c180 /c109/c68 /c61 /c61 /c61/c180 /c180\n61UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedCheck that the300mV weallowed fortheslope compensation ramp when choosing RCSinEquation 110 is\nsufficient.\n(172)\nToincrease efficiency atlighter loads theUCC28950 isprogrammed (Pin 12,DCM) under light load conditions to\ndisable the synchronous FETs onthe secondary side ofthe converter (QEand QF).This threshold is\nprogrammed with resistor divider formed byRDCMHI and RDCM.This DCM threshold needs tobesetatalevel\nbefore theinductor current goes discontinuous. The following equation sets thelevel atwhich thesynchronous\nrectifiers aredisabled atroughly 15% load current.\n(173)\nSelect astandard resistor value forRDCM.\n(174)\nCalculate resistor value RDCMHI .\n(175)\nSelect astandard resistor value forthisdesign\n(176)\nNOTE\nItisrecommended touse anRCD clamp toprotect theoutput synchronous FETs from\novervoltage duetoswitch node ringing.\n62UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFigure 55.Daughter Board Schematic\n+ ++\n++ + +\n63UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedFigure 56.Power Stage Schematic\nQBd\nQBg\nQB = on\nQA/QB = offQB = off\nQA = onValley Switching\ntABSET Slight Delay after tABSET\nbefore Miller PlateautD0V\nQDd\nQDg\nQD = on\nQC = offQD = off\nQC = onZVS\ntCDSET Slight Delay after tCDSET\nbefore Miller PlateautD0V\n0V\nQBd\nQBg\nQB = on\nQA/QB = offQB = off\nQA= onValley Switching\ntABSET Slight Delay after tABSET\nbefore Miller PlateautD0V\nQDd\nQDg\nQD = on\nQC = offQD = off\nQC = onValley Switching\ntCDSET Slight Delay after tCDSETbefore Miller PlateautD0V\n64UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated8.2.3 Application Curves\nVIN=390V\nIOUT=5A\nFigure 57.FullBridge Gate Drives\nandPrimary Switch Nodes (QB dandQDd)VIN=390V\nIOUT=5A\nFigure 58.FullBridge Gate Drives\nandPrimary Switch Nodes (QD gQDd)\nVIN=390V\nIOUT=10A\nFigure 59.Full-Bridge Gate Drives\nandSwitch Nodes (QB gQBd)VIN=390V\nIOUT=10A\nFigure 60.Full-Bridge Gate Drives\nandSwitch Nodes (QD gQDd)\nNOTE\nSwitch node QB disvalley switching and node QD dhas achieved ZVS. Please refer to\nFigure 59and Figure 60.Itisnotuncommon forswitch node QD dtoobtain ZVS before\nQB d.This isbecause during theQD dswitch node voltage transition, thereflected output\ncurrent provides immediate energy fortheLCtank attheswitch node. Where attheQB d\nswitch node transition theprimary hasbeen shorted outbythehigh side orlowside FETs\nintheHbridge. This transition isdependent ontheenergy stored inLSandLLKtoprovide\nenergy fortheLCtank atswitch node QB dmaking ittake longer toachieve ZVS.\nQDd\nQDg\nQD = on\nQC = offQD = off\nQC = onZVS\ntCDSET0V\nQBd\nQBg\nQB = on\nQA/QB = offQB = off\nQA = onZVS\ntABSET0V\nQDd\nQDg\nQD = on\nQC= offQD = off\nQC = onZVS\ntCDSET0V\nQBd\nQBg\nQB = on\nQA/QB = offQB = off\nQA = onZVS Achieved\ntABSET0V\n65UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments IncorporatedVIN=390V\nIOUT=25A\nFigure 61.Full-Bridge Gate Drives\nandSwitch Nodes (QB gQBd)VIN=390V\nIOUT=25A\nFigure 62.Full-Bridge Gate Drives\nandSwitch Nodes (QD gQDd)\nNOTE\nWhen theconverter isrunning at25A,both switch nodes areoperating intozero voltage\nswitching (ZVS). Itisalso worth mentioning that there isnoevidence ofthegate miller\nplateau during gate driver switching. This isbecause thevoltage across thedrains and\nsources ofFETs QAthrough QDhave already transitioned before.\nVIN=390V\nIOUT=50A\nFigure 63.Full-Bridge Gate Drives\nandSwitch Nodes (QB gQBd)VIN=390V\nIOUT=50A\nFigure 64.Full-Bridge Gate Drives\nandSwitch Nodes (QD gQDd)\nNOTE\nZVS maintained from 50% to100% output power.\n66UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated9Power Supply Recommendations\nTheUCC28950 device should beoperated from aVDDrailwithin thelimits given intheRecommended Operating\nConditions section ofthisdatasheet. Toavoid thepossibility thatthedevice might stop switching, VDDmust not\nbeallowed tofallintotheUVLO_FTH range. Inorder tominimize power dissipation inthedevice, VDDshould not\nbeunnecessarily high. Keeping VDDat12Visagood compromise between these competing constraints. The\ngate drive outputs from theUCC28950 device deliver large-current pulses into their loads. This indicates the\nneed foralow-ESR decoupling capacitor tobeconnected asdirectly aspossible between theVDDand GND\nterminals.\nTIrecommends ceramic capacitors with stable dielectric characteristics over temperature, such asX7R. Avoid\ncapacitors which have alarge drop incapacitance with applied DCvoltage bias. Forexample, useapartthathas\nalow-voltage co-efficient ofcapacitance. Therecommended decoupling capacitance is1μF,X7R, with atleast a\n25-V rating with a0.1-µFNPO capacitor inparallel.\n10Layout\n10.1 Layout Guidelines\nInorder toincrease thereliability androbustness ofthedesign, TIrecommends thefollowing layout guidelines.\n•VREF pin.Decouple thispintoGND with agood quality ceramic capacitor. A1-uF, X7R, 25V capacitor is\nrecommended. Keep VREF PCB tracks asfaraway aspossible from sources ofswitching noise.\n•EA+ pin.This isthenon-inverting input totheerror amplifier. Itisahigh impedance pinandissusceptible to\nnoise pickup. Keep tracks from thispinasshort aspossible.\n•EA–pin.This istheinverting input totheerror amplifier. Itisahigh impedance pinandissusceptible tonoise\npickup. Keep tracks from thispinasshort aspossible.\n•COMP pin.The error amplifier compensation network isnormally connected tothispin.Keep tracks from this\npinasshort aspossible.\n•SS/EN pin. Keep tracks from thispinasshort aspossible. IftheEnable signal iscoming from aremote\nsource then avoid running itclose toanysource ofhigh dv/dt (MOSFET Drain connections forexample) and\naddasimple RCfilter attheSS/EN pin.\n•DELAB, DELCD, DELEF, TMIN, RT,RSUM,DCM, ADELEF and ADEL pins. The components connected to\nthese pins areused tosetimportant operating parameters. Keep these components close totheICand\nprovide short, lowimpedance return connections totheGND pin.\n•CSpin.This connection isarguably themost important single connection intheentire PSU system. Avoid\nrunning theCSsignal traces near tosources ofhigh dv/dt. Provide asimple RCfilter asclose tothepinas\npossible tohelp filter outleading edge noise spikes which willoccur atthebeginning ofeach switching cycle.\n•SYNC pin.This pinisessentially adigital I/Oport. Ifitisunused, then itmay beleftopen circuit ortiedto\nground viaa1-kΩresistor. IfSynchronisation isused, then route theincoming Synchronisation signal asfar\naway from noise sensitive input pins aspossible.\n•OUTA, OUTB, OUTC, OUTD, OUTE and OUTF pins. These arethegate drive output pins and willhave a\nhigh dv/dt rateassociated with their rising andfalling edges. Keep thetracks from these pins asfaraway from\nnoise sensitive input pins aspossible. Ensure that thereturn currents from these outputs donotcause\nvoltage changes inthe analog ground connections tonoise sensitive input pins. Follow the layout\nrecommendation forAnalog andPower ground Planes inFigure 45.\n•VDD pin. This pinmust bedecoupled toGND using ceramic capacitors asdetailed inthe\'Power Supply\nRecommendations\' section. Keep thiscapacitor asclose totheVDD andGND pins aspossible.\n•GND pin. This pinprovides theground reference tothecontroller. Use aGround Plane tominimize the\nimpedance oftheground connection andtoreduce noise pickup.\nR29 C2Bottom Side\nR3\nR4R20\nR10R8J1\nR28\nC8\nR7\nR9\nR5C3\nR11\nR13\nR14\nR28R12R6\nR2\nR1C1\nU1C6 C5 R15\nC7\nR27\nR22R25R17R16\nR26\nR23R24C4VREF pin decoupled to GND (C1), close to the device\nTop SideVDD decoupling as close to the \ndevice as possible. (C6, C5)\nOUTA through OUTE signals \nrouted as far as possible from \nsignal pins. (pins 17 through 22)\nRC filter close to CS pin. \n(C7, R27, pin 15)\nShort tracks at EA+, EA-, COMP, SS/EN, DELAB, DELCD, \nTMIN, RT, RSUM, DCM, ADELEF, and ADEL pins. \n(pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13 and  14)\n67UCC28950\nwww.ti.com SLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated10.2 Layout Example\nFigure 65.UCC28950 Layout Example (Top Side)\nFigure 66.UCC28950 Layout Example (Bottom Side)\n68UCC28950\nSLUSA16D –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nProduct Folder Links: UCC28950Submit Documentation Feedback Copyright ©2010 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Development Support\nFortheMathCAD Design Tool, seeSLUC210 .\nFortheExcel Design Tool, seeSLUC222 .\n11.2 Documentation Support\n11.2.1 Related Documentation\nSynchronizing Three orMore UCC28950 Phase-Shifted, Full-Bridge Controllers ,SLUA609 .\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nUnited Chemi-Con isatrademark ofUnited Chemi-Con.\nVitec isatrademark ofVitec Electronics Corporation.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nUCC28950PW ACTIVE TSSOP PW2460RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 UCC28950\nUCC28950PWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 UCC28950\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n OTHER QUALIFIED VERSIONS OF UCC28950 :\n•Automotive: UCC28950-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nUCC28950PWR TSSOP PW242000 330.0 16.46.958.31.68.016.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nUCC28950PWR TSSOP PW 242000 350.0 350.0 43.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nUCC28950PW PW TSSOP 24 60 530 10.2 3600 3.5PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n22X 0.65\n2X\n7.15\n24X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 37.97.7\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/20171\n12\n1324\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n12 1324\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n12 1324\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### UCC28950PWR - Texas Instruments

#### Key Characteristics and Specifications

- **Voltage Ratings:**
  - Input Supply Voltage (VDD): 8V to 17V
  - Absolute Maximum Input Voltage: 20V

- **Current Ratings:**
  - Output Drive Capability: 0.2A per output (OUTA, OUTB, OUTC, OUTD, OUTE, OUTF)
  - Startup Current: 150 µA (typical)

- **Power Consumption:**
  - Operating Supply Current: 5 mA to 10 mA
  - Reference Voltage Output (VREF): 5V ±1.5% (up to 20 mA)

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to +150°C
  - Ambient Temperature (TA): -40°C to +125°C

- **Package Type:**
  - TSSOP-24 (Thin Shrink Small Outline Package)

- **Special Features:**
  - Enhanced Zero Voltage Switching (ZVS) capability
  - Direct Synchronous Rectifier (SR) control
  - Light-load efficiency management (Burst Mode, DCM)
  - Programmable switching frequency up to 1 MHz
  - Cycle-by-cycle current limit protection with hiccup mode support
  - Naturally handles pre-biased startup
  - Closed-loop soft start and enable function
  - Moisture Sensitive Level: MSL 1 (JEDEC J-STD-020E)

#### Description
The UCC28950 is a phase-shifted full-bridge controller designed for high-performance power systems. It enhances the traditional UCx895 controller family by providing advanced control features that optimize efficiency in power conversion applications. The device manages the full-bridge topology and actively controls the synchronous rectifier output stage, ensuring optimal performance across a wide range of load conditions.

#### Typical Applications
The UCC28950 is commonly used in:
- Phase-shifted full-bridge converters
- Datacom, telecom, and wireless base-station power supplies
- Server power supplies
- Industrial power systems
- High-density power architectures
- Solar inverters and electric vehicles

This controller is particularly effective in applications requiring high efficiency and reliability, such as in power management systems where minimizing energy loss is critical. Its ability to operate in various modes (including burst mode and DCM) allows it to adapt to changing load conditions, making it suitable for a wide range of power supply designs.