VT8500_BITS_TO_VAL	,	F_39
"%s: invalid divisor for clock\n"	,	L_3
"%s: enable-bit property required for gated clock\n"	,	L_6
"%s: requested rate out of range\n"	,	L_11
dev_clk	,	V_24
"divisor-mask"	,	L_8
hw	,	V_8
prate	,	V_20
pr_warn	,	F_32
"%s:of_iomap(pmc) failed\n"	,	L_2
tclk	,	V_46
lock	,	V_13
"enable-reg"	,	L_4
WM8650_PLL_MUL	,	F_51
en_val	,	V_11
wm8650_pll_init	,	F_59
div_reg	,	V_17
init	,	V_29
"reg"	,	L_17
wm8850_find_pll_bits	,	F_36
clk_device	,	V_9
VT8500_PLL_MUL	,	F_49
LEGACY_PMC_BASE	,	V_4
node	,	V_23
rc	,	V_30
of_clk_get_parent_name	,	F_27
vtwm_pll_set_rate	,	F_37
__func__	,	V_5
clk_pll	,	V_59
PLL_TYPE_WM8850	,	V_66
vt8500_pll_init	,	F_58
pr_err	,	F_6
WM8650_BITS_TO_FREQ	,	F_45
vtwm_device_clk_init	,	F_21
GFP_KERNEL	,	V_32
"clock-output-names"	,	L_9
pll_freq	,	V_69
kfree	,	F_26
flags	,	V_12
"divisor-reg"	,	L_7
freq	,	V_53
pll_type	,	V_70
WM8650_PLL_DIV	,	F_52
device_node	,	V_1
WM8750_BITS_TO_VAL	,	F_41
of_property_read_u32	,	F_24
divisor	,	V_21
vtwm_pll_recalc_rate	,	F_48
vt8500_divisor_clk_ops	,	V_38
vt8500_dclk_is_enabled	,	F_17
"via,vt8500-pmc"	,	L_1
clk_hw_register	,	F_28
clk_hw	,	V_7
best_err	,	V_58
wm8750_get_filter	,	F_34
VT8500_PLL_DIV	,	F_50
_lock	,	V_33
to_clk_pll	,	F_38
en_reg	,	V_14
WM8850_BITS_TO_VAL	,	F_42
num_parents	,	V_42
CLK_INIT_GATED_DIVISOR	,	V_39
EINVAL	,	V_22
filter	,	V_54
pll_clk	,	V_71
"%s: Invalid clock description in device tree\n"	,	L_10
pll_val	,	V_61
__init	,	T_1
of_iomap	,	F_3
WM8750_PLL_MUL	,	F_53
of_clk_hw_simple_get	,	V_43
PLL_TYPE_WM8750	,	V_65
VT8500_PMC_BUSY_MASK	,	V_6
of_node_put	,	F_5
parent_name	,	V_27
vt8500_pmc_wait_busy	,	F_7
vt8500_find_pll_bits	,	F_31
wm8650_find_pll_bits	,	F_33
pmc_base	,	V_3
vt8500_dclk_recalc_rate	,	F_18
vt8500_gated_divisor_clk_ops	,	V_40
clk_init_data	,	V_28
wm8750_pll_init	,	F_60
"%s: requested rate %lu, found rate %lu\n"	,	L_12
u32	,	T_2
reg	,	V_67
min_err	,	V_50
prediv	,	V_45
ULONG_MAX	,	V_52
WM8850_BITS_TO_FREQ	,	F_47
clk_init_flags	,	V_31
"%s: PLL recommended input frequency 10..200Mhz (requested %d Mhz)\n"	,	L_14
"%s: invalid pll type\n"	,	L_16
ret	,	V_62
CLK_INIT_DIVISOR	,	V_35
VT8500_BITS_TO_FREQ	,	F_44
WM8850_PLL_MUL	,	F_55
multiplier	,	V_44
vtwm_pll_round_rate	,	F_43
WM8650_BITS_TO_VAL	,	F_40
ioremap	,	F_4
WM8750_PLL_DIV	,	F_54
spin_unlock_irqrestore	,	F_15
clk_name	,	V_25
ops	,	V_36
spin_lock_irqsave	,	F_12
rate_err	,	V_51
name	,	V_26
of_property_read_string	,	F_25
PLL_TYPE_WM8650	,	V_64
round_rate	,	V_68
vt8500_dclk_enable	,	F_10
np	,	V_2
O1	,	V_49
"%s: impossible rate %lu\n"	,	L_15
vt8500_dclk_set_rate	,	F_20
mul	,	V_55
vtwm_pll_ops	,	V_72
CLK_INIT_GATED	,	V_34
clk_hw_register_clkdev	,	F_30
WM8750_BITS_TO_FREQ	,	F_46
parent_rate	,	V_16
to_clk_device	,	F_11
rate	,	V_19
kzalloc	,	F_22
of_find_compatible_node	,	F_2
vt8500_dclk_disable	,	F_16
wm8850_pll_init	,	F_61
"%s: rate error is %lu\n"	,	L_13
readl	,	F_8
en_bit	,	V_15
writel	,	F_14
WARN_ON	,	F_23
divisor2	,	V_48
BIT	,	F_13
divisor1	,	V_47
div2	,	V_57
vt8500_dclk_round_rate	,	F_19
div1	,	V_56
pll	,	V_60
parent_names	,	V_41
vt8500_gated_clk_ops	,	V_37
WM8850_PLL_DIV	,	F_56
div_mask	,	V_18
"enable-bit"	,	L_5
vtwm_pll_clk_init	,	F_57
vtwm_set_pmc_base	,	F_1
wm8750_find_pll_bits	,	F_35
cdev	,	V_10
of_clk_add_hw_provider	,	F_29
PLL_TYPE_VT8500	,	V_63
cpu_relax	,	F_9
