Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jul 20 10:09:54 2017
| Host         : win-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file adc_triger_timing_summary_routed.rpt -rpx adc_triger_timing_summary_routed.rpx
| Design       : adc_triger
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.693        0.000                      0                   55        0.142        0.000                      0                   55        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.693        0.000                      0                   55        0.142        0.000                      0                   55        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 pulse_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.554ns (35.993%)  route 2.763ns (64.007%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.752     4.975    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDCE (Prop_fdce_C_Q)         0.518     5.493 r  pulse_num_reg[3]/Q
                         net (fo=3, routed)           0.819     6.312    pulse_num_reg[3]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.436 r  pulse_num[0]_i_23/O
                         net (fo=1, routed)           0.000     6.436    pulse_num[0]_i_23_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.986 r  pulse_num_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.986    pulse_num_reg[0]_i_8_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  pulse_num_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.492     8.593    pulse_num1
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  output_state_i_2/O
                         net (fo=1, routed)           0.452     9.168    output_state_i_2_n_0
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.124     9.292 r  output_state_i_1/O
                         net (fo=1, routed)           0.000     9.292    output_state_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  output_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.568    14.451    clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  output_state_reg/C
                         clock pessimism              0.493    14.944    
                         clock uncertainty           -0.035    14.909    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)        0.077    14.986    output_state_reg
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 clk_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_num_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.384%)  route 3.234ns (79.616%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 14.457 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.743     4.966    clk_IBUF_BUFG
    SLICE_X41Y18         FDCE                                         r  clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.456     5.422 r  clk_num_reg[4]/Q
                         net (fo=5, routed)           1.130     6.552    clk_num[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  clk_num[7]_i_5/O
                         net (fo=1, routed)           0.633     7.309    clk_num[7]_i_5_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.433 r  clk_num[7]_i_2/O
                         net (fo=12, routed)          0.520     7.953    pulse_num0
    SLICE_X42Y16         LUT3 (Prop_lut3_I1_O)        0.124     8.077 r  pulse_num[0]_i_1/O
                         net (fo=16, routed)          0.951     9.028    pulse_num[0]_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.574    14.457    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[0]/C
                         clock pessimism              0.493    14.950    
                         clock uncertainty           -0.035    14.915    
    SLICE_X42Y10         FDCE (Setup_fdce_C_CE)      -0.169    14.746    pulse_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 clk_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_num_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.384%)  route 3.234ns (79.616%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 14.457 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.743     4.966    clk_IBUF_BUFG
    SLICE_X41Y18         FDCE                                         r  clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.456     5.422 r  clk_num_reg[4]/Q
                         net (fo=5, routed)           1.130     6.552    clk_num[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  clk_num[7]_i_5/O
                         net (fo=1, routed)           0.633     7.309    clk_num[7]_i_5_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.433 r  clk_num[7]_i_2/O
                         net (fo=12, routed)          0.520     7.953    pulse_num0
    SLICE_X42Y16         LUT3 (Prop_lut3_I1_O)        0.124     8.077 r  pulse_num[0]_i_1/O
                         net (fo=16, routed)          0.951     9.028    pulse_num[0]_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.574    14.457    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[1]/C
                         clock pessimism              0.493    14.950    
                         clock uncertainty           -0.035    14.915    
    SLICE_X42Y10         FDCE (Setup_fdce_C_CE)      -0.169    14.746    pulse_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 clk_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_num_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.384%)  route 3.234ns (79.616%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 14.457 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.743     4.966    clk_IBUF_BUFG
    SLICE_X41Y18         FDCE                                         r  clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.456     5.422 r  clk_num_reg[4]/Q
                         net (fo=5, routed)           1.130     6.552    clk_num[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  clk_num[7]_i_5/O
                         net (fo=1, routed)           0.633     7.309    clk_num[7]_i_5_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.433 r  clk_num[7]_i_2/O
                         net (fo=12, routed)          0.520     7.953    pulse_num0
    SLICE_X42Y16         LUT3 (Prop_lut3_I1_O)        0.124     8.077 r  pulse_num[0]_i_1/O
                         net (fo=16, routed)          0.951     9.028    pulse_num[0]_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.574    14.457    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[2]/C
                         clock pessimism              0.493    14.950    
                         clock uncertainty           -0.035    14.915    
    SLICE_X42Y10         FDCE (Setup_fdce_C_CE)      -0.169    14.746    pulse_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 clk_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_num_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.384%)  route 3.234ns (79.616%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 14.457 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.743     4.966    clk_IBUF_BUFG
    SLICE_X41Y18         FDCE                                         r  clk_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.456     5.422 r  clk_num_reg[4]/Q
                         net (fo=5, routed)           1.130     6.552    clk_num[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  clk_num[7]_i_5/O
                         net (fo=1, routed)           0.633     7.309    clk_num[7]_i_5_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.433 r  clk_num[7]_i_2/O
                         net (fo=12, routed)          0.520     7.953    pulse_num0
    SLICE_X42Y16         LUT3 (Prop_lut3_I1_O)        0.124     8.077 r  pulse_num[0]_i_1/O
                         net (fo=16, routed)          0.951     9.028    pulse_num[0]_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.574    14.457    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[3]/C
                         clock pessimism              0.493    14.950    
                         clock uncertainty           -0.035    14.915    
    SLICE_X42Y10         FDCE (Setup_fdce_C_CE)      -0.169    14.746    pulse_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 pulse_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_num_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 2.129ns (50.331%)  route 2.101ns (49.669%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.752     4.975    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDCE (Prop_fdce_C_Q)         0.518     5.493 r  pulse_num_reg[3]/Q
                         net (fo=3, routed)           0.819     6.312    pulse_num_reg[3]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.436 r  pulse_num[0]_i_23/O
                         net (fo=1, routed)           0.000     6.436    pulse_num[0]_i_23_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.986 r  pulse_num_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.986    pulse_num_reg[0]_i_8_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  pulse_num_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.282     8.382    pulse_num1
    SLICE_X42Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.506 r  pulse_num[8]_i_2/O
                         net (fo=1, routed)           0.000     8.506    pulse_num[8]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.882 r  pulse_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.882    pulse_num_reg[8]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.205 r  pulse_num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.205    pulse_num_reg[12]_i_1_n_6
    SLICE_X42Y13         FDCE                                         r  pulse_num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.571    14.454    clk_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  pulse_num_reg[13]/C
                         clock pessimism              0.493    14.947    
                         clock uncertainty           -0.035    14.912    
    SLICE_X42Y13         FDCE (Setup_fdce_C_D)        0.109    15.021    pulse_num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.816    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 pulse_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_num_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 2.121ns (50.237%)  route 2.101ns (49.763%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.752     4.975    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDCE (Prop_fdce_C_Q)         0.518     5.493 r  pulse_num_reg[3]/Q
                         net (fo=3, routed)           0.819     6.312    pulse_num_reg[3]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.436 r  pulse_num[0]_i_23/O
                         net (fo=1, routed)           0.000     6.436    pulse_num[0]_i_23_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.986 r  pulse_num_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.986    pulse_num_reg[0]_i_8_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  pulse_num_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.282     8.382    pulse_num1
    SLICE_X42Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.506 r  pulse_num[8]_i_2/O
                         net (fo=1, routed)           0.000     8.506    pulse_num[8]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.882 r  pulse_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.882    pulse_num_reg[8]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.197 r  pulse_num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.197    pulse_num_reg[12]_i_1_n_4
    SLICE_X42Y13         FDCE                                         r  pulse_num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.571    14.454    clk_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  pulse_num_reg[15]/C
                         clock pessimism              0.493    14.947    
                         clock uncertainty           -0.035    14.912    
    SLICE_X42Y13         FDCE (Setup_fdce_C_D)        0.109    15.021    pulse_num_reg[15]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 pulse_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_num_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 2.045ns (49.325%)  route 2.101ns (50.675%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.752     4.975    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDCE (Prop_fdce_C_Q)         0.518     5.493 r  pulse_num_reg[3]/Q
                         net (fo=3, routed)           0.819     6.312    pulse_num_reg[3]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.436 r  pulse_num[0]_i_23/O
                         net (fo=1, routed)           0.000     6.436    pulse_num[0]_i_23_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.986 r  pulse_num_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.986    pulse_num_reg[0]_i_8_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  pulse_num_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.282     8.382    pulse_num1
    SLICE_X42Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.506 r  pulse_num[8]_i_2/O
                         net (fo=1, routed)           0.000     8.506    pulse_num[8]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.882 r  pulse_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.882    pulse_num_reg[8]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.121 r  pulse_num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.121    pulse_num_reg[12]_i_1_n_5
    SLICE_X42Y13         FDCE                                         r  pulse_num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.571    14.454    clk_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  pulse_num_reg[14]/C
                         clock pessimism              0.493    14.947    
                         clock uncertainty           -0.035    14.912    
    SLICE_X42Y13         FDCE (Setup_fdce_C_D)        0.109    15.021    pulse_num_reg[14]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.900    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 pulse_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_num_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 2.025ns (49.079%)  route 2.101ns (50.921%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.752     4.975    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDCE (Prop_fdce_C_Q)         0.518     5.493 r  pulse_num_reg[3]/Q
                         net (fo=3, routed)           0.819     6.312    pulse_num_reg[3]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.436 r  pulse_num[0]_i_23/O
                         net (fo=1, routed)           0.000     6.436    pulse_num[0]_i_23_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.986 r  pulse_num_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.986    pulse_num_reg[0]_i_8_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  pulse_num_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.282     8.382    pulse_num1
    SLICE_X42Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.506 r  pulse_num[8]_i_2/O
                         net (fo=1, routed)           0.000     8.506    pulse_num[8]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.882 r  pulse_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.882    pulse_num_reg[8]_i_1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.101 r  pulse_num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.101    pulse_num_reg[12]_i_1_n_7
    SLICE_X42Y13         FDCE                                         r  pulse_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.571    14.454    clk_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  pulse_num_reg[12]/C
                         clock pessimism              0.493    14.947    
                         clock uncertainty           -0.035    14.912    
    SLICE_X42Y13         FDCE (Setup_fdce_C_D)        0.109    15.021    pulse_num_reg[12]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 pulse_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_num_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 2.286ns (56.013%)  route 1.795ns (43.987%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.752     4.975    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDCE (Prop_fdce_C_Q)         0.518     5.493 r  pulse_num_reg[3]/Q
                         net (fo=3, routed)           0.819     6.312    pulse_num_reg[3]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.436 r  pulse_num[0]_i_23/O
                         net (fo=1, routed)           0.000     6.436    pulse_num[0]_i_23_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.986 r  pulse_num_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.986    pulse_num_reg[0]_i_8_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  pulse_num_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          0.976     8.076    pulse_num1
    SLICE_X42Y11         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  pulse_num[4]_i_4/O
                         net (fo=1, routed)           0.000     8.200    pulse_num[4]_i_4_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.733 r  pulse_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.733    pulse_num_reg[4]_i_1_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.056 r  pulse_num_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.056    pulse_num_reg[8]_i_1_n_6
    SLICE_X42Y12         FDCE                                         r  pulse_num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.572    14.455    clk_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  pulse_num_reg[9]/C
                         clock pessimism              0.493    14.948    
                         clock uncertainty           -0.035    14.913    
    SLICE_X42Y12         FDCE (Setup_fdce_C_D)        0.109    15.022    pulse_num_reg[9]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  5.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pulse_state_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.512    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  pulse_state_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  pulse_state_next_reg/Q
                         net (fo=2, routed)           0.076     1.729    pulse_state_next
    SLICE_X40Y18         FDRE                                         r  pulse_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.852     2.028    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  pulse_state_reg/C
                         clock pessimism             -0.516     1.512    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.075     1.587    pulse_state_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pulse_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_state_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.825%)  route 0.123ns (35.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.512    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  pulse_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.128     1.640 f  pulse_state_reg/Q
                         net (fo=15, routed)          0.123     1.763    pulse_state
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.099     1.862 r  pulse_state_next_i_1/O
                         net (fo=1, routed)           0.000     1.862    pulse_state_next_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  pulse_state_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.852     2.028    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  pulse_state_next_reg/C
                         clock pessimism             -0.516     1.512    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.091     1.603    pulse_state_next_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.514    clk_IBUF_BUFG
    SLICE_X42Y16         FDCE                                         r  clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  clk_num_reg[0]/Q
                         net (fo=9, routed)           0.187     1.865    clk_num[0]
    SLICE_X42Y16         LUT5 (Prop_lut5_I3_O)        0.043     1.908 r  clk_num[1]_i_1/O
                         net (fo=1, routed)           0.000     1.908    clk_num[1]_i_1_n_0
    SLICE_X42Y16         FDCE                                         r  clk_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     2.030    clk_IBUF_BUFG
    SLICE_X42Y16         FDCE                                         r  clk_num_reg[1]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X42Y16         FDCE (Hold_fdce_C_D)         0.131     1.645    clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 output_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.586     1.513    clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  output_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  output_state_reg/Q
                         net (fo=2, routed)           0.175     1.852    output_state
    SLICE_X42Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.897 r  output_state_i_1/O
                         net (fo=1, routed)           0.000     1.897    output_state_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  output_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.853     2.029    clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  output_state_reg/C
                         clock pessimism             -0.516     1.513    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.120     1.633    output_state_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_num_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_num_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.584     1.511    clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  clk_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_num_reg[7]/Q
                         net (fo=3, routed)           0.185     1.860    clk_num[7]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.905 r  clk_num[7]_i_1/O
                         net (fo=1, routed)           0.000     1.905    clk_num[7]_i_1_n_0
    SLICE_X42Y19         FDCE                                         r  clk_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     2.027    clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  clk_num_reg[7]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X42Y19         FDCE (Hold_fdce_C_D)         0.120     1.631    clk_num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.586     1.513    clk_IBUF_BUFG
    SLICE_X41Y17         FDCE                                         r  clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  clk_num_reg[2]/Q
                         net (fo=7, routed)           0.180     1.834    clk_num[2]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.879 r  clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    clk_num[2]_i_1_n_0
    SLICE_X41Y17         FDCE                                         r  clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.853     2.029    clk_IBUF_BUFG
    SLICE_X41Y17         FDCE                                         r  clk_num_reg[2]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X41Y17         FDCE (Hold_fdce_C_D)         0.091     1.604    clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.514    clk_IBUF_BUFG
    SLICE_X42Y16         FDCE                                         r  clk_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.164     1.678 f  clk_num_reg[0]/Q
                         net (fo=9, routed)           0.187     1.865    clk_num[0]
    SLICE_X42Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.910 r  clk_num[0]_i_1/O
                         net (fo=1, routed)           0.000     1.910    clk_num[0]_i_1_n_0
    SLICE_X42Y16         FDCE                                         r  clk_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     2.030    clk_IBUF_BUFG
    SLICE_X42Y16         FDCE                                         r  clk_num_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X42Y16         FDCE (Hold_fdce_C_D)         0.120     1.634    clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 pulse_num_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_num_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.590     1.517    clk_IBUF_BUFG
    SLICE_X42Y11         FDCE                                         r  pulse_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  pulse_num_reg[7]/Q
                         net (fo=3, routed)           0.148     1.829    pulse_num_reg[7]
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  pulse_num[4]_i_2/O
                         net (fo=1, routed)           0.000     1.874    pulse_num[4]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.938 r  pulse_num_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    pulse_num_reg[4]_i_1_n_4
    SLICE_X42Y11         FDCE                                         r  pulse_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.859     2.035    clk_IBUF_BUFG
    SLICE_X42Y11         FDCE                                         r  pulse_num_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.134     1.651    pulse_num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 pulse_num_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_num_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.516    clk_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  pulse_num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  pulse_num_reg[11]/Q
                         net (fo=3, routed)           0.148     1.828    pulse_num_reg[11]
    SLICE_X42Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.873 r  pulse_num[8]_i_2/O
                         net (fo=1, routed)           0.000     1.873    pulse_num[8]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.937 r  pulse_num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    pulse_num_reg[8]_i_1_n_4
    SLICE_X42Y12         FDCE                                         r  pulse_num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     2.033    clk_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  pulse_num_reg[11]/C
                         clock pessimism             -0.517     1.516    
    SLICE_X42Y12         FDCE (Hold_fdce_C_D)         0.134     1.650    pulse_num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pulse_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.590     1.517    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  pulse_num_reg[3]/Q
                         net (fo=3, routed)           0.149     1.830    pulse_num_reg[3]
    SLICE_X42Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.875 r  pulse_num[0]_i_4/O
                         net (fo=1, routed)           0.000     1.875    pulse_num[0]_i_4_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.939 r  pulse_num_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.939    pulse_num_reg[0]_i_2_n_4
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.859     2.035    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  pulse_num_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X42Y10         FDCE (Hold_fdce_C_D)         0.134     1.651    pulse_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y16   clk_num_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y16   clk_num_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y17   clk_num_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y19   clk_num_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y18   clk_num_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y19   clk_num_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y19   clk_num_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y19   clk_num_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y17   current_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y19   clk_num_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   clk_num_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y19   clk_num_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y19   clk_num_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y19   clk_num_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y12   pulse_num_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y12   pulse_num_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y12   pulse_num_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y12   pulse_num_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y13   pulse_num_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   clk_num_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y17   current_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y17   output_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y16   clk_num_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y16   clk_num_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y16   clk_num_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y16   clk_num_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   clk_num_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y19   clk_num_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   clk_num_reg[4]/C



