Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 01:02:35 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 expmod/modulus_block/index_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/modulus_block/intermediate_reg[1][44]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.669ns  (logic 3.303ns (34.160%)  route 6.366ns (65.840%))
  Logic Levels:           18  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6144, routed)        1.719     5.227    expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X45Y127        FDRE                                         r  expmod/modulus_block/index_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  expmod/modulus_block/index_reg[1]_rep__5/Q
                         net (fo=113, routed)         1.387     7.070    expmod/modulus_block/index_reg[1]_rep__5_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I2_O)        0.124     7.194 r  expmod/modulus_block/intermediate[64][0]_i_20/O
                         net (fo=1, routed)           0.000     7.194    expmod/modulus_block/intermediate[64][0]_i_20_n_0
    SLICE_X32Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     7.439 r  expmod/modulus_block/intermediate_reg[64][0]_i_8/O
                         net (fo=1, routed)           0.894     8.333    expmod/modulus_block/intermediate_reg[64][0]_i_8_n_0
    SLICE_X32Y117        LUT6 (Prop_lut6_I5_O)        0.298     8.631 r  expmod/modulus_block/intermediate[64][0]_i_3/O
                         net (fo=1, routed)           0.575     9.206    expmod/modulus_block/intermediate[64][0]_i_3_n_0
    SLICE_X32Y115        LUT5 (Prop_lut5_I2_O)        0.124     9.330 r  expmod/modulus_block/intermediate[64][0]_i_2/O
                         net (fo=5, routed)           0.818    10.148    expmod/modulus_block/intermediate[64][0]_i_2_n_0
    SLICE_X33Y114        LUT4 (Prop_lut4_I0_O)        0.124    10.272 r  expmod/modulus_block/intermediate[64][63]_i_128/O
                         net (fo=1, routed)           0.000    10.272    expmod/modulus_block/intermediate[64][63]_i_128_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.804 r  expmod/modulus_block/intermediate_reg[64][63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.804    expmod/modulus_block/intermediate_reg[64][63]_i_112_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.918 r  expmod/modulus_block/intermediate_reg[64][63]_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.918    expmod/modulus_block/intermediate_reg[64][63]_i_103_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.032 r  expmod/modulus_block/intermediate_reg[64][63]_i_94/CO[3]
                         net (fo=1, routed)           0.000    11.032    expmod/modulus_block/intermediate_reg[64][63]_i_94_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.146 r  expmod/modulus_block/intermediate_reg[64][63]_i_85/CO[3]
                         net (fo=1, routed)           0.000    11.146    expmod/modulus_block/intermediate_reg[64][63]_i_85_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  expmod/modulus_block/intermediate_reg[64][63]_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.260    expmod/modulus_block/intermediate_reg[64][63]_i_76_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  expmod/modulus_block/intermediate_reg[64][63]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.374    expmod/modulus_block/intermediate_reg[64][63]_i_67_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  expmod/modulus_block/intermediate_reg[64][63]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.488    expmod/modulus_block/intermediate_reg[64][63]_i_58_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  expmod/modulus_block/intermediate_reg[64][63]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.602    expmod/modulus_block/intermediate_reg[64][63]_i_53_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  expmod/modulus_block/intermediate_reg[64][63]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.716    expmod/modulus_block/intermediate_reg[64][63]_i_48_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  expmod/modulus_block/intermediate_reg[64][63]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.830    expmod/modulus_block/intermediate_reg[64][63]_i_27_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  expmod/modulus_block/intermediate_reg[64][63]_i_14/CO[3]
                         net (fo=1, routed)           0.009    11.953    expmod/modulus_block/intermediate_reg[64][63]_i_14_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.067 r  expmod/modulus_block/intermediate_reg[64][63]_i_7/CO[3]
                         net (fo=64, routed)          1.367    13.435    expmod/modulus_block/intermediate_reg[64][63]_i_7_n_0
    SLICE_X34Y126        LUT3 (Prop_lut3_I2_O)        0.146    13.581 r  expmod/modulus_block/intermediate[64][44]_i_1/O
                         net (fo=64, routed)          1.316    14.897    expmod/modulus_block/intermediate1_in[44]
    SLICE_X13Y127        FDRE                                         r  expmod/modulus_block/intermediate_reg[1][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6144, routed)        1.601    14.930    expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X13Y127        FDRE                                         r  expmod/modulus_block/intermediate_reg[1][44]/C
                         clock pessimism              0.195    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X13Y127        FDRE (Setup_fdre_C_D)       -0.285    14.805    expmod/modulus_block/intermediate_reg[1][44]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -14.897    
  -------------------------------------------------------------------
                         slack                                 -0.092    




