{"version":"1.1.0","info":[["/Users/cab/Documents/Projects/riscycore/cpu.v",[[[[[["alu",[[0,0],[7,2]],[[0,7],[0,10]],[],["module"]],[48,9]],[[["clk",[[1,2],[1,11]],[[1,8],[1,11]],["alu"],["port","input"]],["mod",[[2,2],[2,11]],[[2,8],[2,11]],["alu"],["port","input"]],["a",[[3,2],[3,16]],[[3,15],[3,16]],["alu"],["port","input"]],["b",[[4,2],[4,16]],[[4,15],[4,16]],["alu"],["port","input"]],["funct3",[[5,2],[5,20]],[[5,14],[5,20]],["alu"],["port","input"]],["n",[[6,2],[6,17]],[[6,16],[6,17]],["alu"],["port","output"]]]]],[[["cond",[[51,0],[57,2]],[[51,7],[51,11]],[],["module"]],[90,9]],[[["clk",[[52,2],[52,11]],[[52,8],[52,11]],["cond"],["port","input"]],["a",[[53,2],[53,16]],[[53,15],[53,16]],["cond"],["port","input"]],["b",[[54,2],[54,16]],[[54,15],[54,16]],["cond"],["port","input"]],["funct3",[[55,2],[55,20]],[[55,14],[55,20]],["cond"],["port","input"]],["n",[[56,2],[56,14]],[[56,13],[56,14]],["cond"],["port","reg"]]]]],[[["ram",[[94,0],[100,2]],[[94,7],[94,10]],[],["module"]],[102,9]],[[["clk",[[95,2],[95,11]],[[95,8],[95,11]],["ram"],["port","input"]]]]],[[["verycore",[[105,0],[147,2]],[[105,7],[105,15]],[],["module"]],[149,9]],[[["clk",[[106,2],[106,11]],[[106,8],[106,11]],["verycore"],["port","input"]],["pc",[[107,2],[107,22]],[[107,20],[107,22]],["verycore"],["port","reg"]]]]]]],null,0]],["/Users/cab/Documents/Projects/riscycore/src/cpu/alu.sv",[[[[[["alu",[[14,0],[19,2]],[[14,7],[14,10]],[],["module"]],[22,0]],[[["clk",[[15,2],[15,11]],[[15,8],[15,11]],["alu"],["port","input"]],["OP",[[16,2],[18,15]],[[18,13],[18,15]],["alu"],["port","input"]]]]],[[["r_type",[[25,0],[31,2]],[[25,7],[25,13]],[],["module"]],[86,0]],[[["funct3",[[26,2],[26,19]],[[26,13],[26,19]],["r_type"],["port","input"]],["OP",[[27,2],[27,15]],[[27,13],[27,15]],["r_type"],["port","input"]],["funct7",[[27,17],[27,23]],[[27,17],[27,23]],["r_type"],["port","OP"]],["rs1",[[28,2],[28,17]],[[28,14],[28,17]],["r_type"],["port","input"]],["rd",[[28,19],[30,18]],[[30,16],[30,18]],["r_type"],["port","output"]],["rs2",[[80,13],[80,28]],[[80,25],[80,28]],["r_type"],["variable","rs1"]]]]],[[["base_alui",[[87,0],[93,2]],[[87,7],[87,16]],[],["module"]],[116,0]],[[["rd",[[88,2],[92,19]],[[92,17],[92,19]],["base_alui"],["port","output"]]]]]]],null,0]]]}