set ::env(PROJECT_NAME) manchesterWireless
set ::env(DESIGN_TOP) manchesterWireless
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/manchesterWireless/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/manchesterWireless/rtl/manchesterWireless.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
