Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 13 23:04:25 2025
| Host         : changxuan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_cpu_top_timing_summary_routed.rpt -pb riscv_cpu_top_timing_summary_routed.pb -rpx riscv_cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_cpu_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 903 register/latch pins with no clock driven by root clock pin: clock_divider/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_display/my_div/scan_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2704 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.544        0.000                      0                  278        0.123        0.000                      0                  278        4.500        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.544        0.000                      0                  278        0.123        0.000                      0                  278        4.500        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 right_debounce/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            right_debounce/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 1.396ns (26.895%)  route 3.795ns (73.105%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.565     5.086    right_debounce/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  right_debounce/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  right_debounce/cnt_reg[4]/Q
                         net (fo=2, routed)           0.687     6.229    right_debounce/cnt_reg[4]
    SLICE_X33Y5          LUT4 (Prop_lut4_I2_O)        0.124     6.353 r  right_debounce/state[2]_i_5__2/O
                         net (fo=1, routed)           0.484     6.837    right_debounce/state[2]_i_5__2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  right_debounce/state[2]_i_3__2/O
                         net (fo=1, routed)           0.554     7.516    right_debounce/state[2]_i_3__2_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.640 r  right_debounce/state[2]_i_2__2/O
                         net (fo=4, routed)           0.562     8.202    right_debounce/cnt_full__19
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.118     8.320 r  right_debounce/key_state_i_2__2/O
                         net (fo=2, routed)           0.591     8.911    right_debounce/key_state_i_2__2_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I5_O)        0.326     9.237 r  right_debounce/state[3]_i_3__2/O
                         net (fo=2, routed)           0.445     9.681    right_debounce/state[3]_i_3__2_n_0
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.805 r  right_debounce/state[3]_i_1__2/O
                         net (fo=4, routed)           0.472    10.277    right_debounce/state[3]_i_1__2_n_0
    SLICE_X33Y3          FDRE                                         r  right_debounce/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.445    14.786    right_debounce/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  right_debounce/state_reg[0]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.821    right_debounce/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 right_debounce/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            right_debounce/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 1.396ns (26.895%)  route 3.795ns (73.105%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.565     5.086    right_debounce/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  right_debounce/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  right_debounce/cnt_reg[4]/Q
                         net (fo=2, routed)           0.687     6.229    right_debounce/cnt_reg[4]
    SLICE_X33Y5          LUT4 (Prop_lut4_I2_O)        0.124     6.353 r  right_debounce/state[2]_i_5__2/O
                         net (fo=1, routed)           0.484     6.837    right_debounce/state[2]_i_5__2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  right_debounce/state[2]_i_3__2/O
                         net (fo=1, routed)           0.554     7.516    right_debounce/state[2]_i_3__2_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.640 r  right_debounce/state[2]_i_2__2/O
                         net (fo=4, routed)           0.562     8.202    right_debounce/cnt_full__19
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.118     8.320 r  right_debounce/key_state_i_2__2/O
                         net (fo=2, routed)           0.591     8.911    right_debounce/key_state_i_2__2_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I5_O)        0.326     9.237 r  right_debounce/state[3]_i_3__2/O
                         net (fo=2, routed)           0.445     9.681    right_debounce/state[3]_i_3__2_n_0
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.805 r  right_debounce/state[3]_i_1__2/O
                         net (fo=4, routed)           0.472    10.277    right_debounce/state[3]_i_1__2_n_0
    SLICE_X33Y3          FDRE                                         r  right_debounce/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.445    14.786    right_debounce/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  right_debounce/state_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.821    right_debounce/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 right_debounce/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            right_debounce/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 1.396ns (26.895%)  route 3.795ns (73.105%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.565     5.086    right_debounce/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  right_debounce/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  right_debounce/cnt_reg[4]/Q
                         net (fo=2, routed)           0.687     6.229    right_debounce/cnt_reg[4]
    SLICE_X33Y5          LUT4 (Prop_lut4_I2_O)        0.124     6.353 r  right_debounce/state[2]_i_5__2/O
                         net (fo=1, routed)           0.484     6.837    right_debounce/state[2]_i_5__2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  right_debounce/state[2]_i_3__2/O
                         net (fo=1, routed)           0.554     7.516    right_debounce/state[2]_i_3__2_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.640 r  right_debounce/state[2]_i_2__2/O
                         net (fo=4, routed)           0.562     8.202    right_debounce/cnt_full__19
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.118     8.320 r  right_debounce/key_state_i_2__2/O
                         net (fo=2, routed)           0.591     8.911    right_debounce/key_state_i_2__2_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I5_O)        0.326     9.237 r  right_debounce/state[3]_i_3__2/O
                         net (fo=2, routed)           0.445     9.681    right_debounce/state[3]_i_3__2_n_0
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.805 r  right_debounce/state[3]_i_1__2/O
                         net (fo=4, routed)           0.472    10.277    right_debounce/state[3]_i_1__2_n_0
    SLICE_X33Y3          FDRE                                         r  right_debounce/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.445    14.786    right_debounce/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  right_debounce/state_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.821    right_debounce/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 right_debounce/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            right_debounce/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 1.396ns (26.895%)  route 3.795ns (73.105%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.565     5.086    right_debounce/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  right_debounce/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  right_debounce/cnt_reg[4]/Q
                         net (fo=2, routed)           0.687     6.229    right_debounce/cnt_reg[4]
    SLICE_X33Y5          LUT4 (Prop_lut4_I2_O)        0.124     6.353 r  right_debounce/state[2]_i_5__2/O
                         net (fo=1, routed)           0.484     6.837    right_debounce/state[2]_i_5__2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  right_debounce/state[2]_i_3__2/O
                         net (fo=1, routed)           0.554     7.516    right_debounce/state[2]_i_3__2_n_0
    SLICE_X33Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.640 r  right_debounce/state[2]_i_2__2/O
                         net (fo=4, routed)           0.562     8.202    right_debounce/cnt_full__19
    SLICE_X33Y3          LUT2 (Prop_lut2_I1_O)        0.118     8.320 r  right_debounce/key_state_i_2__2/O
                         net (fo=2, routed)           0.591     8.911    right_debounce/key_state_i_2__2_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I5_O)        0.326     9.237 r  right_debounce/state[3]_i_3__2/O
                         net (fo=2, routed)           0.445     9.681    right_debounce/state[3]_i_3__2_n_0
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.805 r  right_debounce/state[3]_i_1__2/O
                         net (fo=4, routed)           0.472    10.277    right_debounce/state[3]_i_1__2_n_0
    SLICE_X33Y3          FDRE                                         r  right_debounce/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.445    14.786    right_debounce/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  right_debounce/state_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.821    right_debounce/state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 up_debounce/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_debounce/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.200ns (23.424%)  route 3.923ns (76.576%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.564     5.085    up_debounce/clk_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  up_debounce/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  up_debounce/cnt_reg[6]/Q
                         net (fo=2, routed)           0.862     6.403    up_debounce/cnt_reg[6]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.124     6.527 r  up_debounce/state[2]_i_5/O
                         net (fo=1, routed)           0.429     6.956    up_debounce/state[2]_i_5_n_0
    SLICE_X30Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.080 r  up_debounce/state[2]_i_3/O
                         net (fo=1, routed)           0.737     7.817    up_debounce/state[2]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I3_O)        0.124     7.941 r  up_debounce/state[2]_i_2/O
                         net (fo=4, routed)           0.487     8.428    up_debounce/cnt_full__19
    SLICE_X34Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.552 r  up_debounce/key_flag_i_2/O
                         net (fo=3, routed)           0.461     9.013    up_debounce/key_flag_i_2_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.124     9.137 r  up_debounce/state[3]_i_3/O
                         net (fo=2, routed)           0.459     9.596    up_debounce/state[3]_i_3_n_0
    SLICE_X33Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.720 r  up_debounce/state[3]_i_1/O
                         net (fo=4, routed)           0.489    10.208    up_debounce/state[3]_i_1_n_0
    SLICE_X35Y5          FDRE                                         r  up_debounce/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.444    14.785    up_debounce/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  up_debounce/state_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X35Y5          FDRE (Setup_fdre_C_CE)      -0.205    14.805    up_debounce/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 up_debounce/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_debounce/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.200ns (23.424%)  route 3.923ns (76.576%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.564     5.085    up_debounce/clk_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  up_debounce/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  up_debounce/cnt_reg[6]/Q
                         net (fo=2, routed)           0.862     6.403    up_debounce/cnt_reg[6]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.124     6.527 r  up_debounce/state[2]_i_5/O
                         net (fo=1, routed)           0.429     6.956    up_debounce/state[2]_i_5_n_0
    SLICE_X30Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.080 r  up_debounce/state[2]_i_3/O
                         net (fo=1, routed)           0.737     7.817    up_debounce/state[2]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I3_O)        0.124     7.941 r  up_debounce/state[2]_i_2/O
                         net (fo=4, routed)           0.487     8.428    up_debounce/cnt_full__19
    SLICE_X34Y5          LUT2 (Prop_lut2_I1_O)        0.124     8.552 r  up_debounce/key_flag_i_2/O
                         net (fo=3, routed)           0.461     9.013    up_debounce/key_flag_i_2_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.124     9.137 r  up_debounce/state[3]_i_3/O
                         net (fo=2, routed)           0.459     9.596    up_debounce/state[3]_i_3_n_0
    SLICE_X33Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.720 r  up_debounce/state[3]_i_1/O
                         net (fo=4, routed)           0.489    10.208    up_debounce/state[3]_i_1_n_0
    SLICE_X35Y5          FDRE                                         r  up_debounce/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.444    14.785    up_debounce/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  up_debounce/state_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X35Y5          FDRE (Setup_fdre_C_CE)      -0.205    14.805    up_debounce/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 left_debounce/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_debounce/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.403ns (27.881%)  route 3.629ns (72.119%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.566     5.087    left_debounce/clk_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  left_debounce/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  left_debounce/cnt_reg[6]/Q
                         net (fo=2, routed)           0.857     6.400    left_debounce/cnt_reg[6]
    SLICE_X28Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.524 r  left_debounce/state[2]_i_5__1/O
                         net (fo=1, routed)           0.421     6.945    left_debounce/state[2]_i_5__1_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.069 r  left_debounce/state[2]_i_3__1/O
                         net (fo=1, routed)           0.729     7.799    left_debounce/state[2]_i_3__1_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.923 r  left_debounce/state[2]_i_2__1/O
                         net (fo=4, routed)           0.437     8.360    left_debounce/cnt_full__19
    SLICE_X31Y1          LUT2 (Prop_lut2_I1_O)        0.119     8.479 r  left_debounce/key_state_i_2__1/O
                         net (fo=2, routed)           0.282     8.761    left_debounce/key_state_i_2__1_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     9.093 r  left_debounce/state[3]_i_3__1/O
                         net (fo=2, routed)           0.437     9.530    left_debounce/state[3]_i_3__1_n_0
    SLICE_X30Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.654 r  left_debounce/state[3]_i_1__1/O
                         net (fo=4, routed)           0.465    10.119    left_debounce/state[3]_i_1__1_n_0
    SLICE_X32Y0          FDRE                                         r  left_debounce/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.446    14.787    left_debounce/clk_IBUF_BUFG
    SLICE_X32Y0          FDRE                                         r  left_debounce/state_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y0          FDRE (Setup_fdre_C_CE)      -0.205    14.807    left_debounce/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 left_debounce/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_debounce/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.403ns (27.881%)  route 3.629ns (72.119%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.566     5.087    left_debounce/clk_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  left_debounce/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  left_debounce/cnt_reg[6]/Q
                         net (fo=2, routed)           0.857     6.400    left_debounce/cnt_reg[6]
    SLICE_X28Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.524 r  left_debounce/state[2]_i_5__1/O
                         net (fo=1, routed)           0.421     6.945    left_debounce/state[2]_i_5__1_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.069 r  left_debounce/state[2]_i_3__1/O
                         net (fo=1, routed)           0.729     7.799    left_debounce/state[2]_i_3__1_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.923 r  left_debounce/state[2]_i_2__1/O
                         net (fo=4, routed)           0.437     8.360    left_debounce/cnt_full__19
    SLICE_X31Y1          LUT2 (Prop_lut2_I1_O)        0.119     8.479 r  left_debounce/key_state_i_2__1/O
                         net (fo=2, routed)           0.282     8.761    left_debounce/key_state_i_2__1_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     9.093 r  left_debounce/state[3]_i_3__1/O
                         net (fo=2, routed)           0.437     9.530    left_debounce/state[3]_i_3__1_n_0
    SLICE_X30Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.654 r  left_debounce/state[3]_i_1__1/O
                         net (fo=4, routed)           0.465    10.119    left_debounce/state[3]_i_1__1_n_0
    SLICE_X32Y0          FDRE                                         r  left_debounce/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.446    14.787    left_debounce/clk_IBUF_BUFG
    SLICE_X32Y0          FDRE                                         r  left_debounce/state_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y0          FDRE (Setup_fdre_C_CE)      -0.205    14.807    left_debounce/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 left_debounce/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_debounce/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.403ns (27.881%)  route 3.629ns (72.119%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.566     5.087    left_debounce/clk_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  left_debounce/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  left_debounce/cnt_reg[6]/Q
                         net (fo=2, routed)           0.857     6.400    left_debounce/cnt_reg[6]
    SLICE_X28Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.524 r  left_debounce/state[2]_i_5__1/O
                         net (fo=1, routed)           0.421     6.945    left_debounce/state[2]_i_5__1_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.069 r  left_debounce/state[2]_i_3__1/O
                         net (fo=1, routed)           0.729     7.799    left_debounce/state[2]_i_3__1_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.923 r  left_debounce/state[2]_i_2__1/O
                         net (fo=4, routed)           0.437     8.360    left_debounce/cnt_full__19
    SLICE_X31Y1          LUT2 (Prop_lut2_I1_O)        0.119     8.479 r  left_debounce/key_state_i_2__1/O
                         net (fo=2, routed)           0.282     8.761    left_debounce/key_state_i_2__1_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     9.093 r  left_debounce/state[3]_i_3__1/O
                         net (fo=2, routed)           0.437     9.530    left_debounce/state[3]_i_3__1_n_0
    SLICE_X30Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.654 r  left_debounce/state[3]_i_1__1/O
                         net (fo=4, routed)           0.465    10.119    left_debounce/state[3]_i_1__1_n_0
    SLICE_X32Y0          FDRE                                         r  left_debounce/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.446    14.787    left_debounce/clk_IBUF_BUFG
    SLICE_X32Y0          FDRE                                         r  left_debounce/state_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y0          FDRE (Setup_fdre_C_CE)      -0.205    14.807    left_debounce/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 left_debounce/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_debounce/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.403ns (27.881%)  route 3.629ns (72.119%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.566     5.087    left_debounce/clk_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  left_debounce/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  left_debounce/cnt_reg[6]/Q
                         net (fo=2, routed)           0.857     6.400    left_debounce/cnt_reg[6]
    SLICE_X28Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.524 r  left_debounce/state[2]_i_5__1/O
                         net (fo=1, routed)           0.421     6.945    left_debounce/state[2]_i_5__1_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.069 r  left_debounce/state[2]_i_3__1/O
                         net (fo=1, routed)           0.729     7.799    left_debounce/state[2]_i_3__1_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.923 r  left_debounce/state[2]_i_2__1/O
                         net (fo=4, routed)           0.437     8.360    left_debounce/cnt_full__19
    SLICE_X31Y1          LUT2 (Prop_lut2_I1_O)        0.119     8.479 r  left_debounce/key_state_i_2__1/O
                         net (fo=2, routed)           0.282     8.761    left_debounce/key_state_i_2__1_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     9.093 r  left_debounce/state[3]_i_3__1/O
                         net (fo=2, routed)           0.437     9.530    left_debounce/state[3]_i_3__1_n_0
    SLICE_X30Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.654 r  left_debounce/state[3]_i_1__1/O
                         net (fo=4, routed)           0.465    10.119    left_debounce/state[3]_i_1__1_n_0
    SLICE_X32Y0          FDRE                                         r  left_debounce/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.446    14.787    left_debounce/clk_IBUF_BUFG
    SLICE_X32Y0          FDRE                                         r  left_debounce/state_reg[3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y0          FDRE (Setup_fdre_C_CE)      -0.205    14.807    left_debounce/state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 left_debounce/PB_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_an_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.023%)  route 0.291ns (60.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.564     1.447    left_debounce/clk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  left_debounce/PB_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  left_debounce/PB_down_reg/Q
                         net (fo=2, routed)           0.291     1.879    right_debounce/curr_an_reg[0]
    SLICE_X39Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.924 r  right_debounce/curr_an[0]_i_1/O
                         net (fo=1, routed)           0.000     1.924    right_debounce_n_1
    SLICE_X39Y6          FDCE                                         r  curr_an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X39Y6          FDCE                                         r  curr_an_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y6          FDCE (Hold_fdce_C_D)         0.091     1.801    curr_an_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 left_debounce/PB_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_an_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.942%)  route 0.292ns (61.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.564     1.447    left_debounce/clk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  left_debounce/PB_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  left_debounce/PB_down_reg/Q
                         net (fo=2, routed)           0.292     1.880    left_debounce/PB_down_reg_0
    SLICE_X39Y6          LUT4 (Prop_lut4_I1_O)        0.045     1.925 r  left_debounce/curr_an[1]_i_1/O
                         net (fo=1, routed)           0.000     1.925    left_debounce_n_1
    SLICE_X39Y6          FDCE                                         r  curr_an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X39Y6          FDCE                                         r  curr_an_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y6          FDCE (Hold_fdce_C_D)         0.092     1.802    curr_an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 seg_display/my_div/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/my_div/scan_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.392%)  route 0.098ns (34.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.566     1.449    seg_display/my_div/clk_IBUF_BUFG
    SLICE_X48Y5          FDCE                                         r  seg_display/my_div/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  seg_display/my_div/cnt_reg[8]/Q
                         net (fo=7, routed)           0.098     1.689    seg_display/my_div/cnt[8]
    SLICE_X49Y5          LUT6 (Prop_lut6_I3_O)        0.045     1.734 r  seg_display/my_div/scan_clk_i_1/O
                         net (fo=1, routed)           0.000     1.734    seg_display/my_div/scan_clk_i_1_n_0
    SLICE_X49Y5          FDCE                                         r  seg_display/my_div/scan_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.836     1.963    seg_display/my_div/clk_IBUF_BUFG
    SLICE_X49Y5          FDCE                                         r  seg_display/my_div/scan_clk_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X49Y5          FDCE (Hold_fdce_C_D)         0.092     1.554    seg_display/my_div/scan_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 down_debounce/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_debounce/key_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.516%)  route 0.083ns (28.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.564     1.447    down_debounce/clk_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  down_debounce/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     1.611 f  down_debounce/state_reg[0]/Q
                         net (fo=10, routed)          0.083     1.694    down_debounce/state[0]
    SLICE_X39Y2          LUT6 (Prop_lut6_I3_O)        0.045     1.739 r  down_debounce/key_state_i_1__0/O
                         net (fo=1, routed)           0.000     1.739    down_debounce/key_state_i_1__0_n_0
    SLICE_X39Y2          FDRE                                         r  down_debounce/key_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.833     1.960    down_debounce/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  down_debounce/key_state_reg/C
                         clock pessimism             -0.500     1.460    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.092     1.552    down_debounce/key_state_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 down_debounce/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_debounce/key_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.952%)  route 0.094ns (31.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.564     1.447    down_debounce/clk_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  down_debounce/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  down_debounce/state_reg[1]/Q
                         net (fo=9, routed)           0.094     1.705    down_debounce/state[1]
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.750 r  down_debounce/key_flag_i_1__0/O
                         net (fo=1, routed)           0.000     1.750    down_debounce/key_flag_i_1__0_n_0
    SLICE_X39Y2          FDRE                                         r  down_debounce/key_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.833     1.960    down_debounce/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  down_debounce/key_flag_reg/C
                         clock pessimism             -0.500     1.460    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.092     1.552    down_debounce/key_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 seg_display/my_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/my_div/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.611%)  route 0.174ns (48.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.566     1.449    seg_display/my_div/clk_IBUF_BUFG
    SLICE_X48Y4          FDCE                                         r  seg_display/my_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  seg_display/my_div/cnt_reg[0]/Q
                         net (fo=9, routed)           0.174     1.765    seg_display/my_div/cnt[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  seg_display/my_div/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    seg_display/my_div/cnt_0[1]
    SLICE_X50Y5          FDCE                                         r  seg_display/my_div/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.837     1.964    seg_display/my_div/clk_IBUF_BUFG
    SLICE_X50Y5          FDCE                                         r  seg_display/my_div/cnt_reg[1]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X50Y5          FDCE (Hold_fdce_C_D)         0.120     1.606    seg_display/my_div/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 up_debounce/PB_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_seg_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.209ns (37.136%)  route 0.354ns (62.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.562     1.445    up_debounce/clk_IBUF_BUFG
    SLICE_X34Y5          FDRE                                         r  up_debounce/PB_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  up_debounce/PB_down_reg/Q
                         net (fo=7, routed)           0.354     1.963    up_debounce/btn_up
    SLICE_X43Y9          LUT5 (Prop_lut5_I0_O)        0.045     2.008 r  up_debounce/curr_seg[1][2]_i_1/O
                         net (fo=4, routed)           0.000     2.008    curr_seg[2]
    SLICE_X43Y9          FDCE                                         r  curr_seg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X43Y9          FDCE                                         r  curr_seg_reg[3][2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X43Y9          FDCE (Hold_fdce_C_D)         0.092     1.802    curr_seg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.562     1.445    clock_divider/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  clock_divider/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  clock_divider/count_reg[3]/Q
                         net (fo=7, routed)           0.087     1.680    clock_divider/count[3]
    SLICE_X34Y44         LUT6 (Prop_lut6_I1_O)        0.098     1.778 r  clock_divider/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.778    clock_divider/count_0[5]
    SLICE_X34Y44         FDRE                                         r  clock_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.831     1.958    clock_divider/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  clock_divider/count_reg[5]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.121     1.566    clock_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 seg_display/my_div/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/my_div/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.566     1.449    seg_display/my_div/clk_IBUF_BUFG
    SLICE_X48Y5          FDCE                                         r  seg_display/my_div/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  seg_display/my_div/cnt_reg[5]/Q
                         net (fo=10, routed)          0.143     1.733    seg_display/my_div/cnt[5]
    SLICE_X49Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.778 r  seg_display/my_div/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.778    seg_display/my_div/cnt_0[9]
    SLICE_X49Y5          FDCE                                         r  seg_display/my_div/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.836     1.963    seg_display/my_div/clk_IBUF_BUFG
    SLICE_X49Y5          FDCE                                         r  seg_display/my_div/cnt_reg[9]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X49Y5          FDCE (Hold_fdce_C_D)         0.092     1.554    seg_display/my_div/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 seg_display/my_div/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/my_div/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.718%)  route 0.160ns (46.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.566     1.449    seg_display/my_div/clk_IBUF_BUFG
    SLICE_X49Y5          FDCE                                         r  seg_display/my_div/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  seg_display/my_div/cnt_reg[9]/Q
                         net (fo=7, routed)           0.160     1.750    seg_display/my_div/cnt[9]
    SLICE_X48Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  seg_display/my_div/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.795    seg_display/my_div/cnt_0[8]
    SLICE_X48Y5          FDCE                                         r  seg_display/my_div/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.836     1.963    seg_display/my_div/clk_IBUF_BUFG
    SLICE_X48Y5          FDCE                                         r  seg_display/my_div/cnt_reg[8]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X48Y5          FDCE (Hold_fdce_C_D)         0.092     1.554    seg_display/my_div/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   clock_divider/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   clock_divider/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y8    right_debounce/cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y8    right_debounce/cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y8    right_debounce/cnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y4    right_debounce/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y9    right_debounce/cnt_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y4    right_debounce/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y4    right_debounce/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y4    right_debounce/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y4    right_debounce/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y4    right_debounce/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y5    right_debounce/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y5    right_debounce/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y5    right_debounce/cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y6    curr_an_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y6    curr_an_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y5    right_debounce/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y6    right_debounce/cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    seg_display/my_div/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    seg_display/my_div/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    seg_display/my_div/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y5    seg_display/my_div/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y5    seg_display/my_div/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y4    seg_display/my_div/cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y4    seg_display/my_div/cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y5    seg_display/my_div/cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y5    seg_display/my_div/cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y5    seg_display/my_div/scan_clk_reg/C



