# 
# Synthesis run script generated by Vivado
# 

set_param gui.test TreeTableDev
set_param xicom.use_bs_reader 1
debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000

create_project -in_memory -part xc7a35tcpg236-1
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir E:/pipelinecpu/pipelinecpu/pipelinecpu.cache/wt [current_project]
set_property parent.project_path E:/pipelinecpu/pipelinecpu/pipelinecpu.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
add_files e:/pipelinecpu/romnew.coe
add_files -quiet E:/pipelinecpu/pipelinecpu/pipelinecpu.runs/inst_rom_synth_1/inst_rom.dcp
set_property used_in_implementation false [get_files E:/pipelinecpu/pipelinecpu/pipelinecpu.runs/inst_rom_synth_1/inst_rom.dcp]
read_verilog -library xil_defaultlib {
  E:/pipelinecpu/pipelinecpu/pipelinecpu.srcs/sources_1/imports/src/regfile.v
  E:/pipelinecpu/pipelinecpu/pipelinecpu.srcs/sources_1/imports/src/decoder.v
  E:/pipelinecpu/pipelinecpu/pipelinecpu.srcs/sources_1/imports/src/alu.v
  E:/pipelinecpu/pipelinecpu/pipelinecpu.srcs/sources_1/imports/src/mycpu_top.v
  E:/pipelinecpu/pipelinecpu/pipelinecpu.srcs/sources_1/imports/src/confreg.v
  E:/pipelinecpu/pipelinecpu/pipelinecpu.srcs/sources_1/imports/src/Basys3_Top.v
}
read_xdc E:/pipelinecpu/pipelinecpu/pipelinecpu.srcs/constrs_1/imports/pipelinecpu/Basys-3.xdc
set_property used_in_implementation false [get_files E:/pipelinecpu/pipelinecpu/pipelinecpu.srcs/constrs_1/imports/pipelinecpu/Basys-3.xdc]

catch { write_hwdef -file Basys3_Top.hwdef }
synth_design -top Basys3_Top -part xc7a35tcpg236-1
write_checkpoint -noxdef Basys3_Top.dcp
catch { report_utilization -file Basys3_Top_utilization_synth.rpt -pb Basys3_Top_utilization_synth.pb }
