/**
 * \file IfxPpu_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_PPUC/V0.2.1.1.7
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Ppu_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Ppu_Registers
 * 
 */
#ifndef IFXPPU_BF_H
#define IFXPPU_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Ppu_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_PPU_CLC_Bits.DISR */
#define IFX_PPU_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_PPU_CLC_Bits.DISR */
#define IFX_PPU_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_PPU_CLC_Bits.DISR */
#define IFX_PPU_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_PPU_CLC_Bits.DISS */
#define IFX_PPU_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_PPU_CLC_Bits.DISS */
#define IFX_PPU_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_PPU_CLC_Bits.DISS */
#define IFX_PPU_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_PPU_OSTBC_Bits.TGS */
#define IFX_PPU_OSTBC_TGS_LEN (2u)

/** \brief Mask for Ifx_PPU_OSTBC_Bits.TGS */
#define IFX_PPU_OSTBC_TGS_MSK (0x3u)

/** \brief Offset for Ifx_PPU_OSTBC_Bits.TGS */
#define IFX_PPU_OSTBC_TGS_OFF (0u)

/** \brief Length for Ifx_PPU_OSTBC_Bits.TGB */
#define IFX_PPU_OSTBC_TGB_LEN (1u)

/** \brief Mask for Ifx_PPU_OSTBC_Bits.TGB */
#define IFX_PPU_OSTBC_TGB_MSK (0x1u)

/** \brief Offset for Ifx_PPU_OSTBC_Bits.TGB */
#define IFX_PPU_OSTBC_TGB_OFF (2u)

/** \brief Length for Ifx_PPU_OSTBC_Bits.TG_P */
#define IFX_PPU_OSTBC_TG_P_LEN (1u)

/** \brief Mask for Ifx_PPU_OSTBC_Bits.TG_P */
#define IFX_PPU_OSTBC_TG_P_MSK (0x1u)

/** \brief Offset for Ifx_PPU_OSTBC_Bits.TG_P */
#define IFX_PPU_OSTBC_TG_P_OFF (3u)

/** \brief Length for Ifx_PPU_OSTBC_Bits.EVTA */
#define IFX_PPU_OSTBC_EVTA_LEN (3u)

/** \brief Mask for Ifx_PPU_OSTBC_Bits.EVTA */
#define IFX_PPU_OSTBC_EVTA_MSK (0x7u)

/** \brief Offset for Ifx_PPU_OSTBC_Bits.EVTA */
#define IFX_PPU_OSTBC_EVTA_OFF (21u)

/** \brief Length for Ifx_PPU_OSTBC_Bits.SUS */
#define IFX_PPU_OSTBC_SUS_LEN (4u)

/** \brief Mask for Ifx_PPU_OSTBC_Bits.SUS */
#define IFX_PPU_OSTBC_SUS_MSK (0xfu)

/** \brief Offset for Ifx_PPU_OSTBC_Bits.SUS */
#define IFX_PPU_OSTBC_SUS_OFF (24u)

/** \brief Length for Ifx_PPU_OSTBC_Bits.SUS_P */
#define IFX_PPU_OSTBC_SUS_P_LEN (1u)

/** \brief Mask for Ifx_PPU_OSTBC_Bits.SUS_P */
#define IFX_PPU_OSTBC_SUS_P_MSK (0x1u)

/** \brief Offset for Ifx_PPU_OSTBC_Bits.SUS_P */
#define IFX_PPU_OSTBC_SUS_P_OFF (28u)

/** \brief Length for Ifx_PPU_OSTBC_Bits.SUSSTA */
#define IFX_PPU_OSTBC_SUSSTA_LEN (1u)

/** \brief Mask for Ifx_PPU_OSTBC_Bits.SUSSTA */
#define IFX_PPU_OSTBC_SUSSTA_MSK (0x1u)

/** \brief Offset for Ifx_PPU_OSTBC_Bits.SUSSTA */
#define IFX_PPU_OSTBC_SUSSTA_OFF (29u)

/** \brief Length for Ifx_PPU_ID_Bits.MOD_REV */
#define IFX_PPU_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_PPU_ID_Bits.MOD_REV */
#define IFX_PPU_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_PPU_ID_Bits.MOD_REV */
#define IFX_PPU_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_PPU_ID_Bits.MOD_TYPE */
#define IFX_PPU_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_PPU_ID_Bits.MOD_TYPE */
#define IFX_PPU_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_PPU_ID_Bits.MOD_TYPE */
#define IFX_PPU_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_PPU_ID_Bits.MOD_NUM */
#define IFX_PPU_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_PPU_ID_Bits.MOD_NUM */
#define IFX_PPU_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_PPU_ID_Bits.MOD_NUM */
#define IFX_PPU_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_PPU_RST_CTRLA_Bits.KRST */
#define IFX_PPU_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_PPU_RST_CTRLA_Bits.KRST */
#define IFX_PPU_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_PPU_RST_CTRLA_Bits.KRST */
#define IFX_PPU_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_PPU_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_PPU_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_PPU_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_PPU_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_PPU_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_PPU_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_PPU_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_PPU_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_PPU_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_PPU_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_PPU_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_PPU_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_PPU_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_PPU_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_PPU_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_PPU_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_PPU_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_PPU_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_PPU_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_PPU_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_PPU_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_PPU_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_PPU_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_PPU_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_PPU_RST_CTRLB_Bits.KRST */
#define IFX_PPU_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_PPU_RST_CTRLB_Bits.KRST */
#define IFX_PPU_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_PPU_RST_CTRLB_Bits.KRST */
#define IFX_PPU_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_PPU_RST_CTRLB_Bits.STATCLR */
#define IFX_PPU_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_PPU_RST_CTRLB_Bits.STATCLR */
#define IFX_PPU_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_PPU_RST_CTRLB_Bits.STATCLR */
#define IFX_PPU_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_PPU_RST_STAT_Bits.KRST */
#define IFX_PPU_RST_STAT_KRST_LEN (3u)

/** \brief Mask for Ifx_PPU_RST_STAT_Bits.KRST */
#define IFX_PPU_RST_STAT_KRST_MSK (0x7u)

/** \brief Offset for Ifx_PPU_RST_STAT_Bits.KRST */
#define IFX_PPU_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_PPU_RST_STAT_Bits.GRST0 */
#define IFX_PPU_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_PPU_RST_STAT_Bits.GRST0 */
#define IFX_PPU_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_PPU_RST_STAT_Bits.GRST0 */
#define IFX_PPU_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_PPU_RST_STAT_Bits.GRST1 */
#define IFX_PPU_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_PPU_RST_STAT_Bits.GRST1 */
#define IFX_PPU_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_PPU_RST_STAT_Bits.GRST1 */
#define IFX_PPU_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_PPU_RST_STAT_Bits.GRST2 */
#define IFX_PPU_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_PPU_RST_STAT_Bits.GRST2 */
#define IFX_PPU_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_PPU_RST_STAT_Bits.GRST2 */
#define IFX_PPU_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_PPU_RST_STAT_Bits.GRST3 */
#define IFX_PPU_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_PPU_RST_STAT_Bits.GRST3 */
#define IFX_PPU_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_PPU_RST_STAT_Bits.GRST3 */
#define IFX_PPU_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_PPU_PROT_Bits.STATE */
#define IFX_PPU_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_PPU_PROT_Bits.STATE */
#define IFX_PPU_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_PPU_PROT_Bits.STATE */
#define IFX_PPU_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_PPU_PROT_Bits.SWEN */
#define IFX_PPU_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_PPU_PROT_Bits.SWEN */
#define IFX_PPU_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_PPU_PROT_Bits.SWEN */
#define IFX_PPU_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_PPU_PROT_Bits.VM */
#define IFX_PPU_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_PPU_PROT_Bits.VM */
#define IFX_PPU_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_PPU_PROT_Bits.VM */
#define IFX_PPU_PROT_VM_OFF (16u)

/** \brief Length for Ifx_PPU_PROT_Bits.VMEN */
#define IFX_PPU_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_PPU_PROT_Bits.VMEN */
#define IFX_PPU_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_PPU_PROT_Bits.VMEN */
#define IFX_PPU_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_PPU_PROT_Bits.PRS */
#define IFX_PPU_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_PPU_PROT_Bits.PRS */
#define IFX_PPU_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_PPU_PROT_Bits.PRS */
#define IFX_PPU_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_PPU_PROT_Bits.PRSEN */
#define IFX_PPU_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_PPU_PROT_Bits.PRSEN */
#define IFX_PPU_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_PPU_PROT_Bits.PRSEN */
#define IFX_PPU_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_PPU_PROT_Bits.TAGID */
#define IFX_PPU_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_PPU_PROT_Bits.TAGID */
#define IFX_PPU_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_PPU_PROT_Bits.TAGID */
#define IFX_PPU_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_PPU_PROT_Bits.ODEF */
#define IFX_PPU_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_PPU_PROT_Bits.ODEF */
#define IFX_PPU_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_PPU_PROT_Bits.ODEF */
#define IFX_PPU_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_PPU_PROT_Bits.OWEN */
#define IFX_PPU_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_PPU_PROT_Bits.OWEN */
#define IFX_PPU_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_PPU_PROT_Bits.OWEN */
#define IFX_PPU_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN00 */
#define IFX_PPU_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN00 */
#define IFX_PPU_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN00 */
#define IFX_PPU_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN01 */
#define IFX_PPU_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN01 */
#define IFX_PPU_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN01 */
#define IFX_PPU_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN02 */
#define IFX_PPU_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN02 */
#define IFX_PPU_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN02 */
#define IFX_PPU_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN03 */
#define IFX_PPU_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN03 */
#define IFX_PPU_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN03 */
#define IFX_PPU_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN04 */
#define IFX_PPU_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN04 */
#define IFX_PPU_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN04 */
#define IFX_PPU_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN05 */
#define IFX_PPU_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN05 */
#define IFX_PPU_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN05 */
#define IFX_PPU_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN06 */
#define IFX_PPU_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN06 */
#define IFX_PPU_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN06 */
#define IFX_PPU_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN07 */
#define IFX_PPU_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN07 */
#define IFX_PPU_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN07 */
#define IFX_PPU_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN08 */
#define IFX_PPU_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN08 */
#define IFX_PPU_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN08 */
#define IFX_PPU_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN09 */
#define IFX_PPU_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN09 */
#define IFX_PPU_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN09 */
#define IFX_PPU_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN10 */
#define IFX_PPU_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN10 */
#define IFX_PPU_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN10 */
#define IFX_PPU_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN11 */
#define IFX_PPU_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN11 */
#define IFX_PPU_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN11 */
#define IFX_PPU_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN12 */
#define IFX_PPU_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN12 */
#define IFX_PPU_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN12 */
#define IFX_PPU_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN13 */
#define IFX_PPU_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN13 */
#define IFX_PPU_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN13 */
#define IFX_PPU_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN14 */
#define IFX_PPU_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN14 */
#define IFX_PPU_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN14 */
#define IFX_PPU_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN15 */
#define IFX_PPU_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN15 */
#define IFX_PPU_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN15 */
#define IFX_PPU_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN16 */
#define IFX_PPU_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN16 */
#define IFX_PPU_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN16 */
#define IFX_PPU_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN17 */
#define IFX_PPU_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN17 */
#define IFX_PPU_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN17 */
#define IFX_PPU_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN18 */
#define IFX_PPU_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN18 */
#define IFX_PPU_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN18 */
#define IFX_PPU_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN19 */
#define IFX_PPU_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN19 */
#define IFX_PPU_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN19 */
#define IFX_PPU_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN20 */
#define IFX_PPU_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN20 */
#define IFX_PPU_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN20 */
#define IFX_PPU_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN21 */
#define IFX_PPU_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN21 */
#define IFX_PPU_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN21 */
#define IFX_PPU_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN22 */
#define IFX_PPU_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN22 */
#define IFX_PPU_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN22 */
#define IFX_PPU_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN23 */
#define IFX_PPU_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN23 */
#define IFX_PPU_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN23 */
#define IFX_PPU_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN24 */
#define IFX_PPU_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN24 */
#define IFX_PPU_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN24 */
#define IFX_PPU_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN25 */
#define IFX_PPU_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN25 */
#define IFX_PPU_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN25 */
#define IFX_PPU_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN26 */
#define IFX_PPU_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN26 */
#define IFX_PPU_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN26 */
#define IFX_PPU_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN27 */
#define IFX_PPU_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN27 */
#define IFX_PPU_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN27 */
#define IFX_PPU_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN28 */
#define IFX_PPU_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN28 */
#define IFX_PPU_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN28 */
#define IFX_PPU_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN29 */
#define IFX_PPU_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN29 */
#define IFX_PPU_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN29 */
#define IFX_PPU_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN30 */
#define IFX_PPU_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN30 */
#define IFX_PPU_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN30 */
#define IFX_PPU_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_PPU_ACCEN_WRA_Bits.EN31 */
#define IFX_PPU_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRA_Bits.EN31 */
#define IFX_PPU_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRA_Bits.EN31 */
#define IFX_PPU_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_PPU_ACCEN_WRB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_PPU_ACCEN_WRB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_PPU_ACCEN_WRB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_PPU_ACCEN_WRB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_PPU_ACCEN_WRB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_PPU_ACCEN_WRB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_PPU_ACCEN_WRB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_PPU_ACCEN_WRB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_PPU_ACCEN_WRB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_PPU_ACCEN_WRB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_PPU_ACCEN_WRB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_PPU_ACCEN_WRB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_PPU_ACCEN_WRB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_PPU_ACCEN_WRB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_PPU_ACCEN_WRB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_PPU_ACCEN_WRB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_PPU_ACCEN_WRB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_PPU_ACCEN_WRB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_PPU_ACCEN_WRB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_PPU_ACCEN_WRB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_PPU_ACCEN_WRB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_PPU_ACCEN_WRB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_PPU_ACCEN_WRB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_PPU_ACCEN_WRB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_PPU_ACCEN_WRB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_PPU_ACCEN_WRB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_PPU_ACCEN_WRB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_PPU_ACCEN_WRB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_PPU_ACCEN_WRB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_PPU_ACCEN_WRB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_PPU_ACCEN_WRB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_PPU_ACCEN_WRB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_PPU_ACCEN_WRB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_PPU_ACCEN_WRB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_PPU_ACCEN_WRB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_PPU_ACCEN_WRB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_PPU_ACCEN_WRB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_PPU_ACCEN_WRB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_PPU_ACCEN_WRB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_PPU_ACCEN_WRB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_PPU_ACCEN_WRB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_PPU_ACCEN_WRB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_PPU_ACCEN_WRB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_PPU_ACCEN_WRB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_PPU_ACCEN_WRB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_PPU_ACCEN_WRB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_PPU_ACCEN_WRB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_PPU_ACCEN_WRB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_PPU_ACCEN_WRB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_PPU_ACCEN_WRB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_PPU_ACCEN_WRB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_PPU_ACCEN_WRB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_PPU_ACCEN_WRB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_PPU_ACCEN_WRB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_PPU_ACCEN_WRB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_PPU_ACCEN_WRB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_PPU_ACCEN_WRB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_PPU_ACCEN_WRB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_PPU_ACCEN_WRB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_PPU_ACCEN_WRB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_PPU_ACCEN_WRB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_PPU_ACCEN_WRB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_PPU_ACCEN_WRB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_PPU_ACCEN_WRB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_PPU_ACCEN_WRB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_PPU_ACCEN_WRB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_PPU_ACCEN_WRB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_PPU_ACCEN_WRB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_PPU_ACCEN_WRB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_PPU_ACCEN_WRB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_PPU_ACCEN_WRB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_PPU_ACCEN_WRB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_PPU_ACCEN_WRB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_PPU_ACCEN_WRB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_PPU_ACCEN_WRB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_PPU_ACCEN_WRB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_PPU_ACCEN_WRB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_PPU_ACCEN_WRB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_PPU_ACCEN_WRB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_PPU_ACCEN_WRB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_PPU_ACCEN_WRB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_PPU_ACCEN_WRB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_PPU_ACCEN_WRB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_PPU_ACCEN_WRB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_PPU_ACCEN_WRB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_PPU_ACCEN_WRB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_PPU_ACCEN_WRB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_PPU_ACCEN_WRB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_PPU_ACCEN_WRB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_PPU_ACCEN_WRB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_PPU_ACCEN_WRB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_PPU_ACCEN_WRB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_PPU_ACCEN_WRB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_PPU_ACCEN_WRB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_PPU_ACCEN_WRB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_PPU_ACCEN_WRB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN00 */
#define IFX_PPU_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN00 */
#define IFX_PPU_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN00 */
#define IFX_PPU_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN01 */
#define IFX_PPU_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN01 */
#define IFX_PPU_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN01 */
#define IFX_PPU_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN02 */
#define IFX_PPU_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN02 */
#define IFX_PPU_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN02 */
#define IFX_PPU_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN03 */
#define IFX_PPU_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN03 */
#define IFX_PPU_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN03 */
#define IFX_PPU_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN04 */
#define IFX_PPU_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN04 */
#define IFX_PPU_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN04 */
#define IFX_PPU_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN05 */
#define IFX_PPU_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN05 */
#define IFX_PPU_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN05 */
#define IFX_PPU_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN06 */
#define IFX_PPU_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN06 */
#define IFX_PPU_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN06 */
#define IFX_PPU_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN07 */
#define IFX_PPU_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN07 */
#define IFX_PPU_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN07 */
#define IFX_PPU_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN08 */
#define IFX_PPU_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN08 */
#define IFX_PPU_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN08 */
#define IFX_PPU_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN09 */
#define IFX_PPU_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN09 */
#define IFX_PPU_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN09 */
#define IFX_PPU_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN10 */
#define IFX_PPU_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN10 */
#define IFX_PPU_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN10 */
#define IFX_PPU_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN11 */
#define IFX_PPU_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN11 */
#define IFX_PPU_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN11 */
#define IFX_PPU_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN12 */
#define IFX_PPU_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN12 */
#define IFX_PPU_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN12 */
#define IFX_PPU_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN13 */
#define IFX_PPU_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN13 */
#define IFX_PPU_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN13 */
#define IFX_PPU_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN14 */
#define IFX_PPU_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN14 */
#define IFX_PPU_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN14 */
#define IFX_PPU_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN15 */
#define IFX_PPU_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN15 */
#define IFX_PPU_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN15 */
#define IFX_PPU_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN16 */
#define IFX_PPU_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN16 */
#define IFX_PPU_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN16 */
#define IFX_PPU_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN17 */
#define IFX_PPU_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN17 */
#define IFX_PPU_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN17 */
#define IFX_PPU_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN18 */
#define IFX_PPU_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN18 */
#define IFX_PPU_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN18 */
#define IFX_PPU_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN19 */
#define IFX_PPU_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN19 */
#define IFX_PPU_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN19 */
#define IFX_PPU_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN20 */
#define IFX_PPU_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN20 */
#define IFX_PPU_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN20 */
#define IFX_PPU_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN21 */
#define IFX_PPU_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN21 */
#define IFX_PPU_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN21 */
#define IFX_PPU_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN22 */
#define IFX_PPU_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN22 */
#define IFX_PPU_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN22 */
#define IFX_PPU_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN23 */
#define IFX_PPU_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN23 */
#define IFX_PPU_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN23 */
#define IFX_PPU_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN24 */
#define IFX_PPU_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN24 */
#define IFX_PPU_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN24 */
#define IFX_PPU_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN25 */
#define IFX_PPU_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN25 */
#define IFX_PPU_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN25 */
#define IFX_PPU_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN26 */
#define IFX_PPU_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN26 */
#define IFX_PPU_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN26 */
#define IFX_PPU_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN27 */
#define IFX_PPU_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN27 */
#define IFX_PPU_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN27 */
#define IFX_PPU_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN28 */
#define IFX_PPU_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN28 */
#define IFX_PPU_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN28 */
#define IFX_PPU_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN29 */
#define IFX_PPU_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN29 */
#define IFX_PPU_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN29 */
#define IFX_PPU_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN30 */
#define IFX_PPU_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN30 */
#define IFX_PPU_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN30 */
#define IFX_PPU_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_PPU_ACCEN_RDA_Bits.EN31 */
#define IFX_PPU_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDA_Bits.EN31 */
#define IFX_PPU_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDA_Bits.EN31 */
#define IFX_PPU_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_PPU_ACCEN_RDB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_PPU_ACCEN_RDB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_PPU_ACCEN_RDB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_PPU_ACCEN_RDB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_PPU_ACCEN_RDB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_PPU_ACCEN_RDB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_PPU_ACCEN_RDB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_PPU_ACCEN_RDB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_PPU_ACCEN_RDB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_PPU_ACCEN_RDB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_PPU_ACCEN_RDB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_PPU_ACCEN_RDB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_PPU_ACCEN_RDB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_PPU_ACCEN_RDB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_PPU_ACCEN_RDB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_PPU_ACCEN_RDB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_PPU_ACCEN_RDB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_PPU_ACCEN_RDB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_PPU_ACCEN_RDB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_PPU_ACCEN_RDB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_PPU_ACCEN_RDB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_PPU_ACCEN_RDB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_PPU_ACCEN_RDB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_PPU_ACCEN_RDB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_PPU_ACCEN_RDB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_PPU_ACCEN_RDB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_PPU_ACCEN_RDB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_PPU_ACCEN_RDB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_PPU_ACCEN_RDB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_PPU_ACCEN_RDB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_PPU_ACCEN_RDB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_PPU_ACCEN_RDB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_PPU_ACCEN_RDB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_PPU_ACCEN_RDB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_PPU_ACCEN_RDB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_PPU_ACCEN_RDB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_PPU_ACCEN_RDB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_PPU_ACCEN_RDB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_PPU_ACCEN_RDB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_PPU_ACCEN_RDB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_PPU_ACCEN_RDB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_PPU_ACCEN_RDB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_PPU_ACCEN_RDB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_PPU_ACCEN_RDB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_PPU_ACCEN_RDB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_PPU_ACCEN_RDB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_PPU_ACCEN_RDB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_PPU_ACCEN_RDB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_PPU_ACCEN_RDB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_PPU_ACCEN_RDB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_PPU_ACCEN_RDB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_PPU_ACCEN_RDB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_PPU_ACCEN_RDB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_PPU_ACCEN_RDB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_PPU_ACCEN_RDB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_PPU_ACCEN_RDB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_PPU_ACCEN_RDB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_PPU_ACCEN_RDB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_PPU_ACCEN_RDB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_PPU_ACCEN_RDB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_PPU_ACCEN_RDB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_PPU_ACCEN_RDB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_PPU_ACCEN_RDB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_PPU_ACCEN_RDB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_PPU_ACCEN_RDB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_PPU_ACCEN_RDB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_PPU_ACCEN_RDB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_PPU_ACCEN_RDB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_PPU_ACCEN_RDB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_PPU_ACCEN_RDB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_PPU_ACCEN_RDB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_PPU_ACCEN_RDB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_PPU_ACCEN_RDB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_PPU_ACCEN_RDB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_PPU_ACCEN_RDB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_PPU_ACCEN_RDB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_PPU_ACCEN_RDB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_PPU_ACCEN_RDB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_PPU_ACCEN_RDB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_PPU_ACCEN_RDB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_PPU_ACCEN_RDB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_PPU_ACCEN_RDB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_PPU_ACCEN_RDB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_PPU_ACCEN_RDB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_PPU_ACCEN_RDB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_PPU_ACCEN_RDB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_PPU_ACCEN_RDB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_PPU_ACCEN_RDB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_PPU_ACCEN_RDB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_PPU_ACCEN_RDB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_PPU_ACCEN_RDB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_PPU_ACCEN_RDB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_PPU_ACCEN_RDB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_PPU_ACCEN_RDB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_PPU_ACCEN_RDB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_PPU_ACCEN_RDB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.RD00 */
#define IFX_PPU_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.RD00 */
#define IFX_PPU_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.RD00 */
#define IFX_PPU_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.RD01 */
#define IFX_PPU_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.RD01 */
#define IFX_PPU_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.RD01 */
#define IFX_PPU_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.RD02 */
#define IFX_PPU_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.RD02 */
#define IFX_PPU_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.RD02 */
#define IFX_PPU_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.RD03 */
#define IFX_PPU_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.RD03 */
#define IFX_PPU_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.RD03 */
#define IFX_PPU_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.RD04 */
#define IFX_PPU_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.RD04 */
#define IFX_PPU_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.RD04 */
#define IFX_PPU_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.RD05 */
#define IFX_PPU_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.RD05 */
#define IFX_PPU_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.RD05 */
#define IFX_PPU_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.RD06 */
#define IFX_PPU_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.RD06 */
#define IFX_PPU_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.RD06 */
#define IFX_PPU_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.RD07 */
#define IFX_PPU_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.RD07 */
#define IFX_PPU_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.RD07 */
#define IFX_PPU_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.WR00 */
#define IFX_PPU_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.WR00 */
#define IFX_PPU_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.WR00 */
#define IFX_PPU_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.WR01 */
#define IFX_PPU_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.WR01 */
#define IFX_PPU_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.WR01 */
#define IFX_PPU_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.WR02 */
#define IFX_PPU_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.WR02 */
#define IFX_PPU_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.WR02 */
#define IFX_PPU_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.WR03 */
#define IFX_PPU_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.WR03 */
#define IFX_PPU_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.WR03 */
#define IFX_PPU_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.WR04 */
#define IFX_PPU_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.WR04 */
#define IFX_PPU_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.WR04 */
#define IFX_PPU_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.WR05 */
#define IFX_PPU_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.WR05 */
#define IFX_PPU_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.WR05 */
#define IFX_PPU_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.WR06 */
#define IFX_PPU_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.WR06 */
#define IFX_PPU_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.WR06 */
#define IFX_PPU_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_PPU_ACCEN_VM_Bits.WR07 */
#define IFX_PPU_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_VM_Bits.WR07 */
#define IFX_PPU_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_VM_Bits.WR07 */
#define IFX_PPU_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.RD00 */
#define IFX_PPU_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.RD00 */
#define IFX_PPU_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.RD00 */
#define IFX_PPU_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.RD01 */
#define IFX_PPU_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.RD01 */
#define IFX_PPU_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.RD01 */
#define IFX_PPU_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.RD02 */
#define IFX_PPU_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.RD02 */
#define IFX_PPU_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.RD02 */
#define IFX_PPU_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.RD03 */
#define IFX_PPU_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.RD03 */
#define IFX_PPU_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.RD03 */
#define IFX_PPU_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.RD04 */
#define IFX_PPU_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.RD04 */
#define IFX_PPU_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.RD04 */
#define IFX_PPU_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.RD05 */
#define IFX_PPU_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.RD05 */
#define IFX_PPU_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.RD05 */
#define IFX_PPU_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.RD06 */
#define IFX_PPU_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.RD06 */
#define IFX_PPU_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.RD06 */
#define IFX_PPU_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.RD07 */
#define IFX_PPU_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.RD07 */
#define IFX_PPU_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.RD07 */
#define IFX_PPU_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.WR00 */
#define IFX_PPU_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.WR00 */
#define IFX_PPU_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.WR00 */
#define IFX_PPU_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.WR01 */
#define IFX_PPU_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.WR01 */
#define IFX_PPU_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.WR01 */
#define IFX_PPU_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.WR02 */
#define IFX_PPU_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.WR02 */
#define IFX_PPU_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.WR02 */
#define IFX_PPU_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.WR03 */
#define IFX_PPU_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.WR03 */
#define IFX_PPU_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.WR03 */
#define IFX_PPU_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.WR04 */
#define IFX_PPU_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.WR04 */
#define IFX_PPU_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.WR04 */
#define IFX_PPU_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.WR05 */
#define IFX_PPU_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.WR05 */
#define IFX_PPU_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.WR05 */
#define IFX_PPU_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.WR06 */
#define IFX_PPU_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.WR06 */
#define IFX_PPU_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.WR06 */
#define IFX_PPU_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_PPU_ACCEN_PRS_Bits.WR07 */
#define IFX_PPU_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_PPU_ACCEN_PRS_Bits.WR07 */
#define IFX_PPU_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_PPU_ACCEN_PRS_Bits.WR07 */
#define IFX_PPU_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_PPU_CTRL_Bits.REQR */
#define IFX_PPU_CTRL_REQR_LEN (1u)

/** \brief Mask for Ifx_PPU_CTRL_Bits.REQR */
#define IFX_PPU_CTRL_REQR_MSK (0x1u)

/** \brief Offset for Ifx_PPU_CTRL_Bits.REQR */
#define IFX_PPU_CTRL_REQR_OFF (0u)

/** \brief Length for Ifx_PPU_CTRL_Bits.REQWU */
#define IFX_PPU_CTRL_REQWU_LEN (1u)

/** \brief Mask for Ifx_PPU_CTRL_Bits.REQWU */
#define IFX_PPU_CTRL_REQWU_MSK (0x1u)

/** \brief Offset for Ifx_PPU_CTRL_Bits.REQWU */
#define IFX_PPU_CTRL_REQWU_OFF (1u)

/** \brief Length for Ifx_PPU_CTRL_Bits.REQH */
#define IFX_PPU_CTRL_REQH_LEN (1u)

/** \brief Mask for Ifx_PPU_CTRL_Bits.REQH */
#define IFX_PPU_CTRL_REQH_MSK (0x1u)

/** \brief Offset for Ifx_PPU_CTRL_Bits.REQH */
#define IFX_PPU_CTRL_REQH_OFF (2u)

/** \brief Length for Ifx_PPU_CTRL_Bits.ENIRQ */
#define IFX_PPU_CTRL_ENIRQ_LEN (1u)

/** \brief Mask for Ifx_PPU_CTRL_Bits.ENIRQ */
#define IFX_PPU_CTRL_ENIRQ_MSK (0x1u)

/** \brief Offset for Ifx_PPU_CTRL_Bits.ENIRQ */
#define IFX_PPU_CTRL_ENIRQ_OFF (3u)

/** \brief Length for Ifx_PPU_CTRL_Bits.CBU */
#define IFX_PPU_CTRL_CBU_LEN (1u)

/** \brief Mask for Ifx_PPU_CTRL_Bits.CBU */
#define IFX_PPU_CTRL_CBU_MSK (0x1u)

/** \brief Offset for Ifx_PPU_CTRL_Bits.CBU */
#define IFX_PPU_CTRL_CBU_OFF (8u)

/** \brief Length for Ifx_PPU_CTRL_Bits.LBU */
#define IFX_PPU_CTRL_LBU_LEN (1u)

/** \brief Mask for Ifx_PPU_CTRL_Bits.LBU */
#define IFX_PPU_CTRL_LBU_MSK (0x1u)

/** \brief Offset for Ifx_PPU_CTRL_Bits.LBU */
#define IFX_PPU_CTRL_LBU_OFF (9u)

/** \brief Length for Ifx_PPU_CTRL_Bits.STU */
#define IFX_PPU_CTRL_STU_LEN (1u)

/** \brief Mask for Ifx_PPU_CTRL_Bits.STU */
#define IFX_PPU_CTRL_STU_MSK (0x1u)

/** \brief Offset for Ifx_PPU_CTRL_Bits.STU */
#define IFX_PPU_CTRL_STU_OFF (10u)

/** \brief Length for Ifx_PPU_CTRL_Bits.STUDMI */
#define IFX_PPU_CTRL_STUDMI_LEN (1u)

/** \brief Mask for Ifx_PPU_CTRL_Bits.STUDMI */
#define IFX_PPU_CTRL_STUDMI_MSK (0x1u)

/** \brief Offset for Ifx_PPU_CTRL_Bits.STUDMI */
#define IFX_PPU_CTRL_STUDMI_OFF (11u)

/** \brief Length for Ifx_PPU_CTRL_Bits.CSMDMI */
#define IFX_PPU_CTRL_CSMDMI_LEN (1u)

/** \brief Mask for Ifx_PPU_CTRL_Bits.CSMDMI */
#define IFX_PPU_CTRL_CSMDMI_MSK (0x1u)

/** \brief Offset for Ifx_PPU_CTRL_Bits.CSMDMI */
#define IFX_PPU_CTRL_CSMDMI_OFF (12u)

/** \brief Length for Ifx_PPU_CTRL_Bits.VMDMI */
#define IFX_PPU_CTRL_VMDMI_LEN (1u)

/** \brief Mask for Ifx_PPU_CTRL_Bits.VMDMI */
#define IFX_PPU_CTRL_VMDMI_MSK (0x1u)

/** \brief Offset for Ifx_PPU_CTRL_Bits.VMDMI */
#define IFX_PPU_CTRL_VMDMI_OFF (13u)

/** \brief Length for Ifx_PPU_STAT_Bits.RUN */
#define IFX_PPU_STAT_RUN_LEN (2u)

/** \brief Mask for Ifx_PPU_STAT_Bits.RUN */
#define IFX_PPU_STAT_RUN_MSK (0x3u)

/** \brief Offset for Ifx_PPU_STAT_Bits.RUN */
#define IFX_PPU_STAT_RUN_OFF (0u)

/** \brief Length for Ifx_PPU_STAT_Bits.SM */
#define IFX_PPU_STAT_SM_LEN (3u)

/** \brief Mask for Ifx_PPU_STAT_Bits.SM */
#define IFX_PPU_STAT_SM_MSK (0x7u)

/** \brief Offset for Ifx_PPU_STAT_Bits.SM */
#define IFX_PPU_STAT_SM_OFF (2u)

/** \brief Length for Ifx_PPU_STAT_Bits.SAFETY */
#define IFX_PPU_STAT_SAFETY_LEN (2u)

/** \brief Mask for Ifx_PPU_STAT_Bits.SAFETY */
#define IFX_PPU_STAT_SAFETY_MSK (0x3u)

/** \brief Offset for Ifx_PPU_STAT_Bits.SAFETY */
#define IFX_PPU_STAT_SAFETY_OFF (5u)

/** \brief Length for Ifx_PPU_STAT_Bits.SAFETYD */
#define IFX_PPU_STAT_SAFETYD_LEN (2u)

/** \brief Mask for Ifx_PPU_STAT_Bits.SAFETYD */
#define IFX_PPU_STAT_SAFETYD_MSK (0x3u)

/** \brief Offset for Ifx_PPU_STAT_Bits.SAFETYD */
#define IFX_PPU_STAT_SAFETYD_OFF (7u)

/** \brief Length for Ifx_PPU_STAT_Bits.SCOMP */
#define IFX_PPU_STAT_SCOMP_LEN (2u)

/** \brief Mask for Ifx_PPU_STAT_Bits.SCOMP */
#define IFX_PPU_STAT_SCOMP_MSK (0x3u)

/** \brief Offset for Ifx_PPU_STAT_Bits.SCOMP */
#define IFX_PPU_STAT_SCOMP_OFF (9u)

/** \brief Length for Ifx_PPU_STAT_Bits.SD */
#define IFX_PPU_STAT_SD_LEN (1u)

/** \brief Mask for Ifx_PPU_STAT_Bits.SD */
#define IFX_PPU_STAT_SD_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STAT_Bits.SD */
#define IFX_PPU_STAT_SD_OFF (11u)

/** \brief Length for Ifx_PPU_STAT_Bits.PCTRIG */
#define IFX_PPU_STAT_PCTRIG_LEN (1u)

/** \brief Mask for Ifx_PPU_STAT_Bits.PCTRIG */
#define IFX_PPU_STAT_PCTRIG_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STAT_Bits.PCTRIG */
#define IFX_PPU_STAT_PCTRIG_OFF (31u)

/** \brief Length for Ifx_PPU_SMCTRL_Bits.SAFETYL */
#define IFX_PPU_SMCTRL_SAFETYL_LEN (2u)

/** \brief Mask for Ifx_PPU_SMCTRL_Bits.SAFETYL */
#define IFX_PPU_SMCTRL_SAFETYL_MSK (0x3u)

/** \brief Offset for Ifx_PPU_SMCTRL_Bits.SAFETYL */
#define IFX_PPU_SMCTRL_SAFETYL_OFF (0u)

/** \brief Length for Ifx_PPU_SMCTRL_Bits.ERWDT */
#define IFX_PPU_SMCTRL_ERWDT_LEN (1u)

/** \brief Mask for Ifx_PPU_SMCTRL_Bits.ERWDT */
#define IFX_PPU_SMCTRL_ERWDT_MSK (0x1u)

/** \brief Offset for Ifx_PPU_SMCTRL_Bits.ERWDT */
#define IFX_PPU_SMCTRL_ERWDT_OFF (2u)

/** \brief Length for Ifx_PPU_IRQSTAT_Bits.PIRQ */
#define IFX_PPU_IRQSTAT_PIRQ_LEN (1u)

/** \brief Mask for Ifx_PPU_IRQSTAT_Bits.PIRQ */
#define IFX_PPU_IRQSTAT_PIRQ_MSK (0x1u)

/** \brief Offset for Ifx_PPU_IRQSTAT_Bits.PIRQ */
#define IFX_PPU_IRQSTAT_PIRQ_OFF (0u)

/** \brief Length for Ifx_PPU_LCSR_Bits.PN */
#define IFX_PPU_LCSR_PN_LEN (8u)

/** \brief Mask for Ifx_PPU_LCSR_Bits.PN */
#define IFX_PPU_LCSR_PN_MSK (0xffu)

/** \brief Offset for Ifx_PPU_LCSR_Bits.PN */
#define IFX_PPU_LCSR_PN_OFF (0u)

/** \brief Length for Ifx_PPU_LCSR_Bits.VM */
#define IFX_PPU_LCSR_VM_LEN (3u)

/** \brief Mask for Ifx_PPU_LCSR_Bits.VM */
#define IFX_PPU_LCSR_VM_MSK (0x7u)

/** \brief Offset for Ifx_PPU_LCSR_Bits.VM */
#define IFX_PPU_LCSR_VM_OFF (8u)

/** \brief Length for Ifx_PPU_LCSR_Bits.CS */
#define IFX_PPU_LCSR_CS_LEN (1u)

/** \brief Mask for Ifx_PPU_LCSR_Bits.CS */
#define IFX_PPU_LCSR_CS_MSK (0x1u)

/** \brief Offset for Ifx_PPU_LCSR_Bits.CS */
#define IFX_PPU_LCSR_CS_OFF (11u)

/** \brief Length for Ifx_PPU_LCSR_Bits.ID */
#define IFX_PPU_LCSR_ID_LEN (11u)

/** \brief Mask for Ifx_PPU_LCSR_Bits.ID */
#define IFX_PPU_LCSR_ID_MSK (0x7ffu)

/** \brief Offset for Ifx_PPU_LCSR_Bits.ID */
#define IFX_PPU_LCSR_ID_OFF (15u)

/** \brief Length for Ifx_PPU_LCSR_Bits.ECC */
#define IFX_PPU_LCSR_ECC_LEN (6u)

/** \brief Mask for Ifx_PPU_LCSR_Bits.ECC */
#define IFX_PPU_LCSR_ECC_MSK (0x3fu)

/** \brief Offset for Ifx_PPU_LCSR_Bits.ECC */
#define IFX_PPU_LCSR_ECC_OFF (26u)

/** \brief Length for Ifx_PPU_VECBASE_Bits.ADDR */
#define IFX_PPU_VECBASE_ADDR_LEN (22u)

/** \brief Mask for Ifx_PPU_VECBASE_Bits.ADDR */
#define IFX_PPU_VECBASE_ADDR_MSK (0x3fffffu)

/** \brief Offset for Ifx_PPU_VECBASE_Bits.ADDR */
#define IFX_PPU_VECBASE_ADDR_OFF (10u)

/** \brief Length for Ifx_PPU_OAP0T_Bits.CV */
#define IFX_PPU_OAP0T_CV_LEN (32u)

/** \brief Mask for Ifx_PPU_OAP0T_Bits.CV */
#define IFX_PPU_OAP0T_CV_MSK (0xffffffffu)

/** \brief Offset for Ifx_PPU_OAP0T_Bits.CV */
#define IFX_PPU_OAP0T_CV_OFF (0u)

/** \brief Length for Ifx_PPU_OAP1T_Bits.CV */
#define IFX_PPU_OAP1T_CV_LEN (32u)

/** \brief Mask for Ifx_PPU_OAP1T_Bits.CV */
#define IFX_PPU_OAP1T_CV_MSK (0xffffffffu)

/** \brief Offset for Ifx_PPU_OAP1T_Bits.CV */
#define IFX_PPU_OAP1T_CV_OFF (0u)

/** \brief Length for Ifx_PPU_PTAG_CBU_Bits.VM */
#define IFX_PPU_PTAG_CBU_VM_LEN (3u)

/** \brief Mask for Ifx_PPU_PTAG_CBU_Bits.VM */
#define IFX_PPU_PTAG_CBU_VM_MSK (0x7u)

/** \brief Offset for Ifx_PPU_PTAG_CBU_Bits.VM */
#define IFX_PPU_PTAG_CBU_VM_OFF (16u)

/** \brief Length for Ifx_PPU_PTAG_CBU_Bits.VMEN */
#define IFX_PPU_PTAG_CBU_VMEN_LEN (1u)

/** \brief Mask for Ifx_PPU_PTAG_CBU_Bits.VMEN */
#define IFX_PPU_PTAG_CBU_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_PPU_PTAG_CBU_Bits.VMEN */
#define IFX_PPU_PTAG_CBU_VMEN_OFF (19u)

/** \brief Length for Ifx_PPU_PTAG_CBU_Bits.PRS */
#define IFX_PPU_PTAG_CBU_PRS_LEN (3u)

/** \brief Mask for Ifx_PPU_PTAG_CBU_Bits.PRS */
#define IFX_PPU_PTAG_CBU_PRS_MSK (0x7u)

/** \brief Offset for Ifx_PPU_PTAG_CBU_Bits.PRS */
#define IFX_PPU_PTAG_CBU_PRS_OFF (20u)

/** \brief Length for Ifx_PPU_PTAG_CBU_Bits.PRSEN */
#define IFX_PPU_PTAG_CBU_PRSEN_LEN (1u)

/** \brief Mask for Ifx_PPU_PTAG_CBU_Bits.PRSEN */
#define IFX_PPU_PTAG_CBU_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_PPU_PTAG_CBU_Bits.PRSEN */
#define IFX_PPU_PTAG_CBU_PRSEN_OFF (23u)

/** \brief Length for Ifx_PPU_PTAG_STU_Bits.VM */
#define IFX_PPU_PTAG_STU_VM_LEN (3u)

/** \brief Mask for Ifx_PPU_PTAG_STU_Bits.VM */
#define IFX_PPU_PTAG_STU_VM_MSK (0x7u)

/** \brief Offset for Ifx_PPU_PTAG_STU_Bits.VM */
#define IFX_PPU_PTAG_STU_VM_OFF (16u)

/** \brief Length for Ifx_PPU_PTAG_STU_Bits.VMEN */
#define IFX_PPU_PTAG_STU_VMEN_LEN (1u)

/** \brief Mask for Ifx_PPU_PTAG_STU_Bits.VMEN */
#define IFX_PPU_PTAG_STU_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_PPU_PTAG_STU_Bits.VMEN */
#define IFX_PPU_PTAG_STU_VMEN_OFF (19u)

/** \brief Length for Ifx_PPU_PTAG_STU_Bits.PRS */
#define IFX_PPU_PTAG_STU_PRS_LEN (3u)

/** \brief Mask for Ifx_PPU_PTAG_STU_Bits.PRS */
#define IFX_PPU_PTAG_STU_PRS_MSK (0x7u)

/** \brief Offset for Ifx_PPU_PTAG_STU_Bits.PRS */
#define IFX_PPU_PTAG_STU_PRS_OFF (20u)

/** \brief Length for Ifx_PPU_PTAG_STU_Bits.PRSEN */
#define IFX_PPU_PTAG_STU_PRSEN_LEN (1u)

/** \brief Mask for Ifx_PPU_PTAG_STU_Bits.PRSEN */
#define IFX_PPU_PTAG_STU_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_PPU_PTAG_STU_Bits.PRSEN */
#define IFX_PPU_PTAG_STU_PRSEN_OFF (23u)

/** \brief Length for Ifx_PPU_PTAG_LBU_Bits.VM */
#define IFX_PPU_PTAG_LBU_VM_LEN (3u)

/** \brief Mask for Ifx_PPU_PTAG_LBU_Bits.VM */
#define IFX_PPU_PTAG_LBU_VM_MSK (0x7u)

/** \brief Offset for Ifx_PPU_PTAG_LBU_Bits.VM */
#define IFX_PPU_PTAG_LBU_VM_OFF (16u)

/** \brief Length for Ifx_PPU_PTAG_LBU_Bits.VMEN */
#define IFX_PPU_PTAG_LBU_VMEN_LEN (1u)

/** \brief Mask for Ifx_PPU_PTAG_LBU_Bits.VMEN */
#define IFX_PPU_PTAG_LBU_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_PPU_PTAG_LBU_Bits.VMEN */
#define IFX_PPU_PTAG_LBU_VMEN_OFF (19u)

/** \brief Length for Ifx_PPU_PTAG_LBU_Bits.PRS */
#define IFX_PPU_PTAG_LBU_PRS_LEN (3u)

/** \brief Mask for Ifx_PPU_PTAG_LBU_Bits.PRS */
#define IFX_PPU_PTAG_LBU_PRS_MSK (0x7u)

/** \brief Offset for Ifx_PPU_PTAG_LBU_Bits.PRS */
#define IFX_PPU_PTAG_LBU_PRS_OFF (20u)

/** \brief Length for Ifx_PPU_PTAG_LBU_Bits.PRSEN */
#define IFX_PPU_PTAG_LBU_PRSEN_LEN (1u)

/** \brief Mask for Ifx_PPU_PTAG_LBU_Bits.PRSEN */
#define IFX_PPU_PTAG_LBU_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_PPU_PTAG_LBU_Bits.PRSEN */
#define IFX_PPU_PTAG_LBU_PRSEN_OFF (23u)

/** \brief Length for Ifx_PPU_STU_BUILD_Bits.VERSION */
#define IFX_PPU_STU_BUILD_VERSION_LEN (8u)

/** \brief Mask for Ifx_PPU_STU_BUILD_Bits.VERSION */
#define IFX_PPU_STU_BUILD_VERSION_MSK (0xffu)

/** \brief Offset for Ifx_PPU_STU_BUILD_Bits.VERSION */
#define IFX_PPU_STU_BUILD_VERSION_OFF (0u)

/** \brief Length for Ifx_PPU_STU_BUILD_Bits.INUM */
#define IFX_PPU_STU_BUILD_INUM_LEN (2u)

/** \brief Mask for Ifx_PPU_STU_BUILD_Bits.INUM */
#define IFX_PPU_STU_BUILD_INUM_MSK (0x3u)

/** \brief Offset for Ifx_PPU_STU_BUILD_Bits.INUM */
#define IFX_PPU_STU_BUILD_INUM_OFF (8u)

/** \brief Length for Ifx_PPU_STU_BUILD_Bits.IDW */
#define IFX_PPU_STU_BUILD_IDW_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_BUILD_Bits.IDW */
#define IFX_PPU_STU_BUILD_IDW_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_BUILD_Bits.IDW */
#define IFX_PPU_STU_BUILD_IDW_OFF (10u)

/** \brief Length for Ifx_PPU_STU_BUILD_Bits.PNUM */
#define IFX_PPU_STU_BUILD_PNUM_LEN (2u)

/** \brief Mask for Ifx_PPU_STU_BUILD_Bits.PNUM */
#define IFX_PPU_STU_BUILD_PNUM_MSK (0x3u)

/** \brief Offset for Ifx_PPU_STU_BUILD_Bits.PNUM */
#define IFX_PPU_STU_BUILD_PNUM_OFF (12u)

/** \brief Length for Ifx_PPU_STU_BUILD_Bits.LT */
#define IFX_PPU_STU_BUILD_LT_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_BUILD_Bits.LT */
#define IFX_PPU_STU_BUILD_LT_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_BUILD_Bits.LT */
#define IFX_PPU_STU_BUILD_LT_OFF (14u)

/** \brief Length for Ifx_PPU_STU_BUILD_Bits.PM */
#define IFX_PPU_STU_BUILD_PM_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_BUILD_Bits.PM */
#define IFX_PPU_STU_BUILD_PM_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_BUILD_Bits.PM */
#define IFX_PPU_STU_BUILD_PM_OFF (15u)

/** \brief Length for Ifx_PPU_STU_BUILD_Bits.FIFOD */
#define IFX_PPU_STU_BUILD_FIFOD_LEN (3u)

/** \brief Mask for Ifx_PPU_STU_BUILD_Bits.FIFOD */
#define IFX_PPU_STU_BUILD_FIFOD_MSK (0x7u)

/** \brief Offset for Ifx_PPU_STU_BUILD_Bits.FIFOD */
#define IFX_PPU_STU_BUILD_FIFOD_OFF (16u)

/** \brief Length for Ifx_PPU_STU_BUILD_Bits.BUFSZ */
#define IFX_PPU_STU_BUILD_BUFSZ_LEN (3u)

/** \brief Mask for Ifx_PPU_STU_BUILD_Bits.BUFSZ */
#define IFX_PPU_STU_BUILD_BUFSZ_MSK (0x7u)

/** \brief Offset for Ifx_PPU_STU_BUILD_Bits.BUFSZ */
#define IFX_PPU_STU_BUILD_BUFSZ_OFF (19u)

/** \brief Length for Ifx_PPU_STU_ENTRY_NUM_Bits.NUM */
#define IFX_PPU_STU_ENTRY_NUM_NUM_LEN (2u)

/** \brief Mask for Ifx_PPU_STU_ENTRY_NUM_Bits.NUM */
#define IFX_PPU_STU_ENTRY_NUM_NUM_MSK (0x3u)

/** \brief Offset for Ifx_PPU_STU_ENTRY_NUM_Bits.NUM */
#define IFX_PPU_STU_ENTRY_NUM_NUM_OFF (0u)

/** \brief Length for Ifx_PPU_STU_ENTRY_NUM_Bits.M */
#define IFX_PPU_STU_ENTRY_NUM_M_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_ENTRY_NUM_Bits.M */
#define IFX_PPU_STU_ENTRY_NUM_M_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_ENTRY_NUM_Bits.M */
#define IFX_PPU_STU_ENTRY_NUM_M_OFF (8u)

/** \brief Length for Ifx_PPU_STU_NEXT_FREE_Bits.NEXT_FREE */
#define IFX_PPU_STU_NEXT_FREE_NEXT_FREE_LEN (8u)

/** \brief Mask for Ifx_PPU_STU_NEXT_FREE_Bits.NEXT_FREE */
#define IFX_PPU_STU_NEXT_FREE_NEXT_FREE_MSK (0xffu)

/** \brief Offset for Ifx_PPU_STU_NEXT_FREE_Bits.NEXT_FREE */
#define IFX_PPU_STU_NEXT_FREE_NEXT_FREE_OFF (0u)

/** \brief Length for Ifx_PPU_STU_FREE_NUM_Bits.FREE_NUM */
#define IFX_PPU_STU_FREE_NUM_FREE_NUM_LEN (8u)

/** \brief Mask for Ifx_PPU_STU_FREE_NUM_Bits.FREE_NUM */
#define IFX_PPU_STU_FREE_NUM_FREE_NUM_MSK (0xffu)

/** \brief Offset for Ifx_PPU_STU_FREE_NUM_Bits.FREE_NUM */
#define IFX_PPU_STU_FREE_NUM_FREE_NUM_OFF (0u)

/** \brief Length for Ifx_PPU_STU_NEXT_FREE_INC_Bits.INC */
#define IFX_PPU_STU_NEXT_FREE_INC_INC_LEN (8u)

/** \brief Mask for Ifx_PPU_STU_NEXT_FREE_INC_Bits.INC */
#define IFX_PPU_STU_NEXT_FREE_INC_INC_MSK (0xffu)

/** \brief Offset for Ifx_PPU_STU_NEXT_FREE_INC_Bits.INC */
#define IFX_PPU_STU_NEXT_FREE_INC_INC_OFF (0u)

/** \brief Length for Ifx_PPU_STU_ENTRY_SELECT_Bits.SEL_ENTRY */
#define IFX_PPU_STU_ENTRY_SELECT_SEL_ENTRY_LEN (7u)

/** \brief Mask for Ifx_PPU_STU_ENTRY_SELECT_Bits.SEL_ENTRY */
#define IFX_PPU_STU_ENTRY_SELECT_SEL_ENTRY_MSK (0x7fu)

/** \brief Offset for Ifx_PPU_STU_ENTRY_SELECT_Bits.SEL_ENTRY */
#define IFX_PPU_STU_ENTRY_SELECT_SEL_ENTRY_OFF (0u)

/** \brief Length for Ifx_PPU_STU_ENTRY_STAT_Bits.FREE */
#define IFX_PPU_STU_ENTRY_STAT_FREE_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_ENTRY_STAT_Bits.FREE */
#define IFX_PPU_STU_ENTRY_STAT_FREE_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_ENTRY_STAT_Bits.FREE */
#define IFX_PPU_STU_ENTRY_STAT_FREE_OFF (0u)

/** \brief Length for Ifx_PPU_STU_ENTRY_STAT_Bits.ERR */
#define IFX_PPU_STU_ENTRY_STAT_ERR_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_ENTRY_STAT_Bits.ERR */
#define IFX_PPU_STU_ENTRY_STAT_ERR_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_ENTRY_STAT_Bits.ERR */
#define IFX_PPU_STU_ENTRY_STAT_ERR_OFF (1u)

/** \brief Length for Ifx_PPU_STU_ENTRY_STAT_Bits.EVENT */
#define IFX_PPU_STU_ENTRY_STAT_EVENT_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_ENTRY_STAT_Bits.EVENT */
#define IFX_PPU_STU_ENTRY_STAT_EVENT_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_ENTRY_STAT_Bits.EVENT */
#define IFX_PPU_STU_ENTRY_STAT_EVENT_OFF (2u)

/** \brief Length for Ifx_PPU_STU_ENTRY_STAT_Bits.D_IRQ */
#define IFX_PPU_STU_ENTRY_STAT_D_IRQ_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_ENTRY_STAT_Bits.D_IRQ */
#define IFX_PPU_STU_ENTRY_STAT_D_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_ENTRY_STAT_Bits.D_IRQ */
#define IFX_PPU_STU_ENTRY_STAT_D_IRQ_OFF (3u)

/** \brief Length for Ifx_PPU_STU_ENTRY_STAT_Bits.E_IRQ */
#define IFX_PPU_STU_ENTRY_STAT_E_IRQ_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_ENTRY_STAT_Bits.E_IRQ */
#define IFX_PPU_STU_ENTRY_STAT_E_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_ENTRY_STAT_Bits.E_IRQ */
#define IFX_PPU_STU_ENTRY_STAT_E_IRQ_OFF (4u)

/** \brief Length for Ifx_PPU_STU_BASE_L_Bits.STU_BASE_ADDR_31_2_ */
#define IFX_PPU_STU_BASE_L_STU_BASE_ADDR_31_2__LEN (30u)

/** \brief Mask for Ifx_PPU_STU_BASE_L_Bits.STU_BASE_ADDR_31_2_ */
#define IFX_PPU_STU_BASE_L_STU_BASE_ADDR_31_2__MSK (0x3fffffffu)

/** \brief Offset for Ifx_PPU_STU_BASE_L_Bits.STU_BASE_ADDR_31_2_ */
#define IFX_PPU_STU_BASE_L_STU_BASE_ADDR_31_2__OFF (2u)

/** \brief Length for Ifx_PPU_STU_WEIGHT_Bits.W */
#define IFX_PPU_STU_WEIGHT_W_LEN (3u)

/** \brief Mask for Ifx_PPU_STU_WEIGHT_Bits.W */
#define IFX_PPU_STU_WEIGHT_W_MSK (0x7u)

/** \brief Offset for Ifx_PPU_STU_WEIGHT_Bits.W */
#define IFX_PPU_STU_WEIGHT_W_OFF (0u)

/** \brief Length for Ifx_PPU_STU_EVENT_Bits.EVT */
#define IFX_PPU_STU_EVENT_EVT_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_EVENT_Bits.EVT */
#define IFX_PPU_STU_EVENT_EVT_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_EVENT_Bits.EVT */
#define IFX_PPU_STU_EVENT_EVT_OFF (0u)

/** \brief Length for Ifx_PPU_STU_EVENT_Bits.G */
#define IFX_PPU_STU_EVENT_G_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_EVENT_Bits.G */
#define IFX_PPU_STU_EVENT_G_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_EVENT_Bits.G */
#define IFX_PPU_STU_EVENT_G_OFF (31u)

/** \brief Length for Ifx_PPU_STU_DONE_IRQ_Bits.D_IRQ */
#define IFX_PPU_STU_DONE_IRQ_D_IRQ_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_DONE_IRQ_Bits.D_IRQ */
#define IFX_PPU_STU_DONE_IRQ_D_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_DONE_IRQ_Bits.D_IRQ */
#define IFX_PPU_STU_DONE_IRQ_D_IRQ_OFF (0u)

/** \brief Length for Ifx_PPU_STU_DONE_IRQ_Bits.G */
#define IFX_PPU_STU_DONE_IRQ_G_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_DONE_IRQ_Bits.G */
#define IFX_PPU_STU_DONE_IRQ_G_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_DONE_IRQ_Bits.G */
#define IFX_PPU_STU_DONE_IRQ_G_OFF (31u)

/** \brief Length for Ifx_PPU_STU_ERR_IRQ_Bits.E_IRQ */
#define IFX_PPU_STU_ERR_IRQ_E_IRQ_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_ERR_IRQ_Bits.E_IRQ */
#define IFX_PPU_STU_ERR_IRQ_E_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_ERR_IRQ_Bits.E_IRQ */
#define IFX_PPU_STU_ERR_IRQ_E_IRQ_OFF (0u)

/** \brief Length for Ifx_PPU_STU_ERR_IRQ_Bits.G */
#define IFX_PPU_STU_ERR_IRQ_G_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_ERR_IRQ_Bits.G */
#define IFX_PPU_STU_ERR_IRQ_G_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_ERR_IRQ_Bits.G */
#define IFX_PPU_STU_ERR_IRQ_G_OFF (31u)

/** \brief Length for Ifx_PPU_STU_DISABLE_RECORD_Bits.C0 */
#define IFX_PPU_STU_DISABLE_RECORD_C0_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_DISABLE_RECORD_Bits.C0 */
#define IFX_PPU_STU_DISABLE_RECORD_C0_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_DISABLE_RECORD_Bits.C0 */
#define IFX_PPU_STU_DISABLE_RECORD_C0_OFF (0u)

/** \brief Length for Ifx_PPU_STU_DISABLE_RECORD_Bits.C1 */
#define IFX_PPU_STU_DISABLE_RECORD_C1_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_DISABLE_RECORD_Bits.C1 */
#define IFX_PPU_STU_DISABLE_RECORD_C1_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_DISABLE_RECORD_Bits.C1 */
#define IFX_PPU_STU_DISABLE_RECORD_C1_OFF (1u)

/** \brief Length for Ifx_PPU_STU_DISABLE_RECORD_Bits.C2 */
#define IFX_PPU_STU_DISABLE_RECORD_C2_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_DISABLE_RECORD_Bits.C2 */
#define IFX_PPU_STU_DISABLE_RECORD_C2_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_DISABLE_RECORD_Bits.C2 */
#define IFX_PPU_STU_DISABLE_RECORD_C2_OFF (2u)

/** \brief Length for Ifx_PPU_STU_DISABLE_RECORD_Bits.C3 */
#define IFX_PPU_STU_DISABLE_RECORD_C3_LEN (1u)

/** \brief Mask for Ifx_PPU_STU_DISABLE_RECORD_Bits.C3 */
#define IFX_PPU_STU_DISABLE_RECORD_C3_MSK (0x1u)

/** \brief Offset for Ifx_PPU_STU_DISABLE_RECORD_Bits.C3 */
#define IFX_PPU_STU_DISABLE_RECORD_C3_OFF (3u)

/** \brief Length for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.CPU0 */
#define IFX_PPU_HSSI_SAFETY_ERROR_CPU0_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.CPU0 */
#define IFX_PPU_HSSI_SAFETY_ERROR_CPU0_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.CPU0 */
#define IFX_PPU_HSSI_SAFETY_ERROR_CPU0_OFF (0u)

/** \brief Length for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.SM */
#define IFX_PPU_HSSI_SAFETY_ERROR_SM_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.SM */
#define IFX_PPU_HSSI_SAFETY_ERROR_SM_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.SM */
#define IFX_PPU_HSSI_SAFETY_ERROR_SM_OFF (4u)

/** \brief Length for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.WD0 */
#define IFX_PPU_HSSI_SAFETY_ERROR_WD0_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.WD0 */
#define IFX_PPU_HSSI_SAFETY_ERROR_WD0_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.WD0 */
#define IFX_PPU_HSSI_SAFETY_ERROR_WD0_OFF (5u)

/** \brief Length for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.CC */
#define IFX_PPU_HSSI_SAFETY_ERROR_CC_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.CC */
#define IFX_PPU_HSSI_SAFETY_ERROR_CC_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.CC */
#define IFX_PPU_HSSI_SAFETY_ERROR_CC_OFF (9u)

/** \brief Length for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.AC */
#define IFX_PPU_HSSI_SAFETY_ERROR_AC_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.AC */
#define IFX_PPU_HSSI_SAFETY_ERROR_AC_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.AC */
#define IFX_PPU_HSSI_SAFETY_ERROR_AC_OFF (10u)

/** \brief Length for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.VEC0 */
#define IFX_PPU_HSSI_SAFETY_ERROR_VEC0_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.VEC0 */
#define IFX_PPU_HSSI_SAFETY_ERROR_VEC0_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_SAFETY_ERROR_Bits.VEC0 */
#define IFX_PPU_HSSI_SAFETY_ERROR_VEC0_OFF (11u)

/** \brief Length for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.WD */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_WD_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.WD */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_WD_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.WD */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_WD_OFF (0u)

/** \brief Length for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.CPU */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_CPU_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.CPU */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_CPU_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.CPU */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_CPU_OFF (1u)

/** \brief Length for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.MECC */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_MECC_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.MECC */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_MECC_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.MECC */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_MECC_OFF (2u)

/** \brief Length for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.ISO */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_ISO_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.ISO */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_ISO_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.ISO */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_ISO_OFF (5u)

/** \brief Length for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.VEC */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_VEC_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.VEC */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_VEC_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.VEC */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_VEC_OFF (6u)

/** \brief Length for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.VMEMECC */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_VMEMECC_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.VMEMECC */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_VMEMECC_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.VMEMECC */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_VMEMECC_OFF (7u)

/** \brief Length for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.VEDC */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_VEDC_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.VEDC */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_VEDC_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_CPU0_SAFETY_ERROR_Bits.VEDC */
#define IFX_PPU_HSSI_CPU0_SAFETY_ERROR_VEDC_OFF (8u)

/** \brief Length for Ifx_PPU_HSSI_SBE_COUNTER_HS0_Bits.DCACHE */
#define IFX_PPU_HSSI_SBE_COUNTER_HS0_DCACHE_LEN (4u)

/** \brief Mask for Ifx_PPU_HSSI_SBE_COUNTER_HS0_Bits.DCACHE */
#define IFX_PPU_HSSI_SBE_COUNTER_HS0_DCACHE_MSK (0xfu)

/** \brief Offset for Ifx_PPU_HSSI_SBE_COUNTER_HS0_Bits.DCACHE */
#define IFX_PPU_HSSI_SBE_COUNTER_HS0_DCACHE_OFF (8u)

/** \brief Length for Ifx_PPU_HSSI_SBE_COUNTER_HS0_Bits.ICACHE */
#define IFX_PPU_HSSI_SBE_COUNTER_HS0_ICACHE_LEN (4u)

/** \brief Mask for Ifx_PPU_HSSI_SBE_COUNTER_HS0_Bits.ICACHE */
#define IFX_PPU_HSSI_SBE_COUNTER_HS0_ICACHE_MSK (0xfu)

/** \brief Offset for Ifx_PPU_HSSI_SBE_COUNTER_HS0_Bits.ICACHE */
#define IFX_PPU_HSSI_SBE_COUNTER_HS0_ICACHE_OFF (12u)

/** \brief Length for Ifx_PPU_HSSI_SBE_COUNTER_HS0_Bits.DCACHE_TAG */
#define IFX_PPU_HSSI_SBE_COUNTER_HS0_DCACHE_TAG_LEN (4u)

/** \brief Mask for Ifx_PPU_HSSI_SBE_COUNTER_HS0_Bits.DCACHE_TAG */
#define IFX_PPU_HSSI_SBE_COUNTER_HS0_DCACHE_TAG_MSK (0xfu)

/** \brief Offset for Ifx_PPU_HSSI_SBE_COUNTER_HS0_Bits.DCACHE_TAG */
#define IFX_PPU_HSSI_SBE_COUNTER_HS0_DCACHE_TAG_OFF (16u)

/** \brief Length for Ifx_PPU_HSSI_SBE_COUNTER_HS0_Bits.ICACHE_TAG */
#define IFX_PPU_HSSI_SBE_COUNTER_HS0_ICACHE_TAG_LEN (4u)

/** \brief Mask for Ifx_PPU_HSSI_SBE_COUNTER_HS0_Bits.ICACHE_TAG */
#define IFX_PPU_HSSI_SBE_COUNTER_HS0_ICACHE_TAG_MSK (0xfu)

/** \brief Offset for Ifx_PPU_HSSI_SBE_COUNTER_HS0_Bits.ICACHE_TAG */
#define IFX_PPU_HSSI_SBE_COUNTER_HS0_ICACHE_TAG_OFF (20u)

/** \brief Length for Ifx_PPU_HSSI_SBE_COUNTER_VISION0_Bits.VMEM */
#define IFX_PPU_HSSI_SBE_COUNTER_VISION0_VMEM_LEN (4u)

/** \brief Mask for Ifx_PPU_HSSI_SBE_COUNTER_VISION0_Bits.VMEM */
#define IFX_PPU_HSSI_SBE_COUNTER_VISION0_VMEM_MSK (0xfu)

/** \brief Offset for Ifx_PPU_HSSI_SBE_COUNTER_VISION0_Bits.VMEM */
#define IFX_PPU_HSSI_SBE_COUNTER_VISION0_VMEM_OFF (0u)

/** \brief Length for Ifx_PPU_HSSI_CLUSTER_SBE_COUNTER_Bits.CSM */
#define IFX_PPU_HSSI_CLUSTER_SBE_COUNTER_CSM_LEN (4u)

/** \brief Mask for Ifx_PPU_HSSI_CLUSTER_SBE_COUNTER_Bits.CSM */
#define IFX_PPU_HSSI_CLUSTER_SBE_COUNTER_CSM_MSK (0xfu)

/** \brief Offset for Ifx_PPU_HSSI_CLUSTER_SBE_COUNTER_Bits.CSM */
#define IFX_PPU_HSSI_CLUSTER_SBE_COUNTER_CSM_OFF (4u)

/** \brief Length for Ifx_PPU_HSSI_ECC_ERROR_HS0_Bits.ICACHE */
#define IFX_PPU_HSSI_ECC_ERROR_HS0_ICACHE_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_ECC_ERROR_HS0_Bits.ICACHE */
#define IFX_PPU_HSSI_ECC_ERROR_HS0_ICACHE_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_ECC_ERROR_HS0_Bits.ICACHE */
#define IFX_PPU_HSSI_ECC_ERROR_HS0_ICACHE_OFF (4u)

/** \brief Length for Ifx_PPU_HSSI_ECC_ERROR_HS0_Bits.ICACHE_TAG */
#define IFX_PPU_HSSI_ECC_ERROR_HS0_ICACHE_TAG_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_ECC_ERROR_HS0_Bits.ICACHE_TAG */
#define IFX_PPU_HSSI_ECC_ERROR_HS0_ICACHE_TAG_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_ECC_ERROR_HS0_Bits.ICACHE_TAG */
#define IFX_PPU_HSSI_ECC_ERROR_HS0_ICACHE_TAG_OFF (5u)

/** \brief Length for Ifx_PPU_HSSI_ECC_ERROR_HS0_Bits.DCACHE */
#define IFX_PPU_HSSI_ECC_ERROR_HS0_DCACHE_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_ECC_ERROR_HS0_Bits.DCACHE */
#define IFX_PPU_HSSI_ECC_ERROR_HS0_DCACHE_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_ECC_ERROR_HS0_Bits.DCACHE */
#define IFX_PPU_HSSI_ECC_ERROR_HS0_DCACHE_OFF (6u)

/** \brief Length for Ifx_PPU_HSSI_ECC_ERROR_HS0_Bits.DCACHE_TAG */
#define IFX_PPU_HSSI_ECC_ERROR_HS0_DCACHE_TAG_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_ECC_ERROR_HS0_Bits.DCACHE_TAG */
#define IFX_PPU_HSSI_ECC_ERROR_HS0_DCACHE_TAG_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_ECC_ERROR_HS0_Bits.DCACHE_TAG */
#define IFX_PPU_HSSI_ECC_ERROR_HS0_DCACHE_TAG_OFF (7u)

/** \brief Length for Ifx_PPU_HSSI_ECC_ERROR_VISION0_Bits.VMEM */
#define IFX_PPU_HSSI_ECC_ERROR_VISION0_VMEM_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_ECC_ERROR_VISION0_Bits.VMEM */
#define IFX_PPU_HSSI_ECC_ERROR_VISION0_VMEM_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_ECC_ERROR_VISION0_Bits.VMEM */
#define IFX_PPU_HSSI_ECC_ERROR_VISION0_VMEM_OFF (0u)

/** \brief Length for Ifx_PPU_HSSI_CLUSTER_ECC_ERROR_Bits.CSM */
#define IFX_PPU_HSSI_CLUSTER_ECC_ERROR_CSM_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_CLUSTER_ECC_ERROR_Bits.CSM */
#define IFX_PPU_HSSI_CLUSTER_ECC_ERROR_CSM_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_CLUSTER_ECC_ERROR_Bits.CSM */
#define IFX_PPU_HSSI_CLUSTER_ECC_ERROR_CSM_OFF (1u)

/** \brief Length for Ifx_PPU_HSSI_CLUSTER_ECC_ERROR_Bits.B_ECC */
#define IFX_PPU_HSSI_CLUSTER_ECC_ERROR_B_ECC_LEN (1u)

/** \brief Mask for Ifx_PPU_HSSI_CLUSTER_ECC_ERROR_Bits.B_ECC */
#define IFX_PPU_HSSI_CLUSTER_ECC_ERROR_B_ECC_MSK (0x1u)

/** \brief Offset for Ifx_PPU_HSSI_CLUSTER_ECC_ERROR_Bits.B_ECC */
#define IFX_PPU_HSSI_CLUSTER_ECC_ERROR_B_ECC_OFF (2u)

/** \brief Length for Ifx_PPU_DB_STATUS_Bits.ST */
#define IFX_PPU_DB_STATUS_ST_LEN (1u)

/** \brief Mask for Ifx_PPU_DB_STATUS_Bits.ST */
#define IFX_PPU_DB_STATUS_ST_MSK (0x1u)

/** \brief Offset for Ifx_PPU_DB_STATUS_Bits.ST */
#define IFX_PPU_DB_STATUS_ST_OFF (0u)

/** \brief Length for Ifx_PPU_DB_STATUS_Bits.FL */
#define IFX_PPU_DB_STATUS_FL_LEN (1u)

/** \brief Mask for Ifx_PPU_DB_STATUS_Bits.FL */
#define IFX_PPU_DB_STATUS_FL_MSK (0x1u)

/** \brief Offset for Ifx_PPU_DB_STATUS_Bits.FL */
#define IFX_PPU_DB_STATUS_FL_OFF (1u)

/** \brief Length for Ifx_PPU_DB_STATUS_Bits.RD */
#define IFX_PPU_DB_STATUS_RD_LEN (1u)

/** \brief Mask for Ifx_PPU_DB_STATUS_Bits.RD */
#define IFX_PPU_DB_STATUS_RD_MSK (0x1u)

/** \brief Offset for Ifx_PPU_DB_STATUS_Bits.RD */
#define IFX_PPU_DB_STATUS_RD_OFF (2u)

/** \brief Length for Ifx_PPU_DB_STATUS_Bits.RU */
#define IFX_PPU_DB_STATUS_RU_LEN (1u)

/** \brief Mask for Ifx_PPU_DB_STATUS_Bits.RU */
#define IFX_PPU_DB_STATUS_RU_MSK (0x1u)

/** \brief Offset for Ifx_PPU_DB_STATUS_Bits.RU */
#define IFX_PPU_DB_STATUS_RU_OFF (4u)

/** \brief Length for Ifx_PPU_DB_STATUS_Bits.RA */
#define IFX_PPU_DB_STATUS_RA_LEN (1u)

/** \brief Mask for Ifx_PPU_DB_STATUS_Bits.RA */
#define IFX_PPU_DB_STATUS_RA_MSK (0x1u)

/** \brief Offset for Ifx_PPU_DB_STATUS_Bits.RA */
#define IFX_PPU_DB_STATUS_RA_OFF (5u)

/** \brief Length for Ifx_PPU_DB_CMD_Bits.COMMAND */
#define IFX_PPU_DB_CMD_COMMAND_LEN (4u)

/** \brief Mask for Ifx_PPU_DB_CMD_Bits.COMMAND */
#define IFX_PPU_DB_CMD_COMMAND_MSK (0xfu)

/** \brief Offset for Ifx_PPU_DB_CMD_Bits.COMMAND */
#define IFX_PPU_DB_CMD_COMMAND_OFF (0u)

/** \brief Length for Ifx_PPU_DB_ADDR_Bits.ADDRESS */
#define IFX_PPU_DB_ADDR_ADDRESS_LEN (32u)

/** \brief Mask for Ifx_PPU_DB_ADDR_Bits.ADDRESS */
#define IFX_PPU_DB_ADDR_ADDRESS_MSK (0xffffffffu)

/** \brief Offset for Ifx_PPU_DB_ADDR_Bits.ADDRESS */
#define IFX_PPU_DB_ADDR_ADDRESS_OFF (0u)

/** \brief Length for Ifx_PPU_DB_DATA_Bits.DATA_REGISTER */
#define IFX_PPU_DB_DATA_DATA_REGISTER_LEN (32u)

/** \brief Mask for Ifx_PPU_DB_DATA_Bits.DATA_REGISTER */
#define IFX_PPU_DB_DATA_DATA_REGISTER_MSK (0xffffffffu)

/** \brief Offset for Ifx_PPU_DB_DATA_Bits.DATA_REGISTER */
#define IFX_PPU_DB_DATA_DATA_REGISTER_OFF (0u)

/** \brief Length for Ifx_PPU_DB_RESET_Bits.RESET */
#define IFX_PPU_DB_RESET_RESET_LEN (2u)

/** \brief Mask for Ifx_PPU_DB_RESET_Bits.RESET */
#define IFX_PPU_DB_RESET_RESET_MSK (0x3u)

/** \brief Offset for Ifx_PPU_DB_RESET_Bits.RESET */
#define IFX_PPU_DB_RESET_RESET_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXPPU_BF_H */
