Netlist file: wide_inv_reg.net   Architecture file: vpr_6_4_10_10_96_x8_y8.xml
Array size: 8 x 8 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
top^rst		2	0	3	#0
top^FF_NODE~7	1	1	0	#1
top^FF_NODE~9	8	4	0	#2
top^FF_NODE~8	8	6	0	#3
top^FF_NODE~18	1	8	0	#4
top^FF_NODE~33	8	1	0	#5
top^FF_NODE~30	2	1	0	#6
top^FF_NODE~34	8	2	0	#7
top^FF_NODE~26	8	5	0	#8
top^d_in~28	9	4	3	#9
top^d_in~12	1	0	3	#10
top^d_in~27	9	4	4	#11
top^d_in~26	9	4	7	#12
top^d_in~11	1	0	6	#13
top^d_in~25	9	6	1	#14
top^d_in~4	9	2	0	#15
top^d_in~24	9	6	7	#16
top^d_in~10	2	0	7	#17
top^d_in~23	9	6	6	#18
top^d_in~0	9	5	7	#19
top^d_in~22	0	8	2	#20
top^d_in~9	9	2	1	#21
top^d_in~21	1	9	7	#22
top^d_in~3	9	5	4	#23
top^d_in~20	1	9	3	#24
top^d_in~8	8	0	6	#25
top^d_in~19	0	8	3	#26
top^d_in~18	8	0	7	#27
top^d_in~7	9	2	2	#28
top^d_in~17	8	0	0	#29
top^d_in~2	9	5	5	#30
top^d_in~16	8	0	2	#31
top^d_in~6	9	2	5	#32
top^d_in~15	2	0	2	#33
top^d_in~1	9	5	6	#34
top^d_in~14	9	4	6	#35
top^d_in~31	1	0	0	#36
top^d_in~13	9	6	0	#37
top^d_in~30	1	0	5	#38
top^d_in~29	0	1	1	#39
top^d_in~5	2	0	1	#40
out:top^d_out~28	9	4	0	#41
out:top^d_out~27	9	4	1	#42
out:top^d_out~26	9	4	2	#43
out:top^d_out~25	9	6	5	#44
out:top^d_out~24	9	6	4	#45
out:top^d_out~23	9	6	3	#46
out:top^d_out~22	0	8	1	#47
out:top^d_out~21	0	8	4	#48
out:top^d_out~20	0	8	6	#49
out:top^d_out~19	0	8	0	#50
out:top^d_out~18	9	1	0	#51
out:top^d_out~17	9	1	4	#52
out:top^d_out~16	9	1	1	#53
out:top^d_out~15	2	0	6	#54
out:top^d_out~14	9	4	5	#55
out:top^d_out~13	9	6	2	#56
out:top^d_out~12	0	1	7	#57
out:top^d_out~11	2	0	4	#58
out:top^d_out~10	2	0	5	#59
out:top^d_out~9	9	2	6	#60
out:top^d_out~8	9	1	7	#61
out:top^d_out~7	9	2	7	#62
out:top^d_out~6	9	2	4	#63
out:top^d_out~5	2	0	0	#64
out:top^d_out~4	9	2	3	#65
out:top^d_out~3	9	5	3	#66
out:top^d_out~2	9	5	1	#67
out:top^d_out~31	0	1	0	#68
out:top^d_out~30	0	1	2	#69
out:top^d_out~29	0	1	6	#70
out:top^d_out~1	9	5	0	#71
out:top^d_out~0	9	5	2	#72
top^clock	6	9	6	#73
