Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3.1 (win64) Build 2035080 Fri Oct 20 14:20:01 MDT 2017
| Date         : Thu Nov  9 16:59:12 2017
| Host         : Jensen-Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file System_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx System_wrapper_timing_summary_routed.rpx
| Design       : System_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.799      -17.305                     59                 7907        0.019        0.000                      0                 7827        2.500        0.000                       0                  3209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
System_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_System_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_System_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
clk_fpga_0                       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
System_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_System_clk_wiz_0_0         -0.799      -17.305                     59                 1686        0.051        0.000                      0                 1686        4.020        0.000                       0                   663  
  clkfbout_System_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                             1.720        0.000                      0                 6141        0.019        0.000                      0                 6141        2.500        0.000                       0                  2542  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                   clk_out1_System_clk_wiz_0_0       18.649        0.000                      0                   44                                                                        
clk_out1_System_clk_wiz_0_0  clk_fpga_0                        18.392        0.000                      0                   36                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  System_i/clk_wiz_0/inst/clk_in1
  To Clock:  System_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         System_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_System_clk_wiz_0_0
  To Clock:  clk_out1_System_clk_wiz_0_0

Setup :           59  Failing Endpoints,  Worst Slack       -0.799ns,  Total Violation      -17.305ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.799ns  (required time - arrival time)
  Source:                 System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/slv_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.602ns  (logic 4.938ns (46.574%)  route 5.664ns (53.426%))
  Logic Levels:           18  (CARRY4=12 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2543, routed)        1.677     1.677    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=661, routed)         1.668     1.668    System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/slv_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.456     2.124 r  System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/slv_reg3_reg[6]/Q
                         net (fo=3, routed)           0.807     2.931    System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/H_Range_w[6]
    SLICE_X23Y42         LUT3 (Prop_lut3_I0_O)        0.154     3.085 r  System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/H_Counter2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.690     3.775    System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/V_Counter_reg[0]_35[3]
    SLICE_X23Y42         LUT4 (Prop_lut4_I3_O)        0.327     4.102 r  System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/H_Counter2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.102    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/slv_reg3_reg[7][3]
    SLICE_X23Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.503 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.503    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter2__0_carry__0_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.617    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter2__0_carry__1_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter2__0_carry__2/O[1]
                         net (fo=4, routed)           0.454     5.405    System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/slv_reg3_reg[14]_0[1]
    SLICE_X25Y43         LUT5 (Prop_lut5_I0_O)        0.303     5.708 r  System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/H_Counter2__95_carry__2_i_2/O
                         net (fo=2, routed)           0.780     6.488    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/slv_reg1_reg[14][2]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.886 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter2__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.886    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter2__95_carry__2_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.000 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter2__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.000    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter2__95_carry__3_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter2__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.114    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter2__95_carry__4_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.353 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter2__95_carry__5/O[2]
                         net (fo=2, routed)           0.725     8.078    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter2[26]
    SLICE_X21Y47         LUT4 (Prop_lut4_I1_O)        0.302     8.380 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.380    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter1_carry__2_i_7_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.930 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter1_carry__2/CO[3]
                         net (fo=192, routed)         1.103    10.033    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/H_Counter1_carry__2_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I2_O)        0.124    10.157 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_R4_carry_i_6/O
                         net (fo=1, routed)           0.000    10.157    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_R4_carry_i_6_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.690 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_R4_carry/CO[3]
                         net (fo=1, routed)           0.001    10.690    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_R4_carry_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_R4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.807    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_R4_carry__0_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_R4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.924    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_R4_carry__1_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.041 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_R4_carry__2/CO[3]
                         net (fo=16, routed)          1.105    12.146    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_R4
    SLICE_X21Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.270 r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_G[3]_i_1/O
                         net (fo=1, routed)           0.000    12.270    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_G[3]_i_1_n_0
    SLICE_X21Y49         FDRE                                         r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2543, routed)        1.487    11.487    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=661, routed)         1.500    11.500    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/pixel_clk
    SLICE_X21Y49         FDRE                                         r  System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_G_reg[3]/C
                         clock pessimism              0.014    11.514    
                         clock uncertainty           -0.074    11.440    
    SLICE_X21Y49         FDRE (Setup_fdre_C_D)        0.031    11.471    System_i/Zybo_VGA_Basic_0/inst/nolabel_line97/VGA_G_reg[3]
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                 -0.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.328%)  route 0.237ns (62.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2543, routed)        0.546     0.546    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=661, routed)         0.561     0.561    System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_clk
    SLICE_X14Y39         FDRE                                         r  System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.237     0.938    System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/s_axi_araddr[1]
    SLICE_X22Y39         FDRE                                         r  System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2543, routed)        0.812     0.812    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=661, routed)         0.826     0.826    System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X22Y39         FDRE                                         r  System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.066     0.887    System_i/Zybo_VGA_Basic_0/inst/Zybo_VGA_Basic_v1_0_S_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_System_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y34      System_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y34      System_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_System_clk_wiz_0_0
  To Clock:  clkfbout_System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_System_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 1.450ns (18.443%)  route 6.412ns (81.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2543, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=41, routed)          6.412    10.935    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[1]
    SLICE_X7Y19          FDRE                                         r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2543, routed)        1.495    12.688    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X7Y19          FDRE                                         r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][1]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)       -0.109    12.655    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][1]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                  1.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/skid_buffer_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.158%)  route 0.210ns (52.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2543, routed)        0.584     0.925    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/skid_buffer_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/skid_buffer_reg[38]/Q
                         net (fo=1, routed)           0.210     1.275    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/skid_buffer_reg_n_0_[38]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.321 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/m_payload_i[38]_i_1__1/O
                         net (fo=1, routed)           0.000     1.321    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/m_payload_i[38]_i_1__1_n_0
    SLICE_X2Y49          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2543, routed)        0.854     1.224    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/m_payload_i_reg[38]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.649ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.649ns  (required time - arrival time)
  Source:                 System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.112ns  (logic 0.478ns (42.987%)  route 0.634ns (57.013%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54                                      0.000     0.000 r  System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.634     1.112    System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[33]
    SLICE_X17Y54         FDRE                                         r  System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X17Y54         FDRE (Setup_fdre_C_D)       -0.239    19.761    System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         19.761    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                 18.649    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_System_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       18.392ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.392ns  (required time - arrival time)
  Source:                 System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.580ns  (logic 0.456ns (28.863%)  route 1.124ns (71.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47                                      0.000     0.000 r  System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           1.124     1.580    System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[21]
    SLICE_X10Y38         FDRE                                         r  System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y38         FDRE (Setup_fdre_C_D)       -0.028    19.972    System_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                          -1.580    
  -------------------------------------------------------------------
                         slack                                 18.392    





