<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/pac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="uonracingteam_logo.jpeg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2pac_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pac.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for PAC</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_PAC_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_PAC_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR PAC                                          */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- PAC_WRCTRL : (PAC Offset: 0x00) (R/W 32) Write control -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define PAC_WRCTRL_RESETVALUE                 _UINT32_(0x00)                                       </span><span class="comment">/*  (PAC_WRCTRL) Write control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define PAC_WRCTRL_PERID_Pos                  _UINT32_(0)                                          </span><span class="comment">/* (PAC_WRCTRL) Peripheral identifier Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define PAC_WRCTRL_PERID_Msk                  (_UINT32_(0xFFFF) &lt;&lt; PAC_WRCTRL_PERID_Pos)           </span><span class="comment">/* (PAC_WRCTRL) Peripheral identifier Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define PAC_WRCTRL_PERID(value)               (PAC_WRCTRL_PERID_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_WRCTRL_PERID_Pos)) </span><span class="comment">/* Assigment of value for PERID in the PAC_WRCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY_Pos                    _UINT32_(16)                                         </span><span class="comment">/* (PAC_WRCTRL) Peripheral access control key Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY_Msk                    (_UINT32_(0xFF) &lt;&lt; PAC_WRCTRL_KEY_Pos)               </span><span class="comment">/* (PAC_WRCTRL) Peripheral access control key Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY(value)                 (PAC_WRCTRL_KEY_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_WRCTRL_KEY_Pos)) </span><span class="comment">/* Assigment of value for KEY in the PAC_WRCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define   PAC_WRCTRL_KEY_OFF_Val              _UINT32_(0x0)                                        </span><span class="comment">/* (PAC_WRCTRL) No action  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define   PAC_WRCTRL_KEY_CLR_Val              _UINT32_(0x1)                                        </span><span class="comment">/* (PAC_WRCTRL) Clear protection  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define   PAC_WRCTRL_KEY_SET_Val              _UINT32_(0x2)                                        </span><span class="comment">/* (PAC_WRCTRL) Set protection  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define   PAC_WRCTRL_KEY_SETLCK_Val           _UINT32_(0x3)                                        </span><span class="comment">/* (PAC_WRCTRL) Set and lock protection  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY_OFF                    (PAC_WRCTRL_KEY_OFF_Val &lt;&lt; PAC_WRCTRL_KEY_Pos)       </span><span class="comment">/* (PAC_WRCTRL) No action Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY_CLR                    (PAC_WRCTRL_KEY_CLR_Val &lt;&lt; PAC_WRCTRL_KEY_Pos)       </span><span class="comment">/* (PAC_WRCTRL) Clear protection Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY_SET                    (PAC_WRCTRL_KEY_SET_Val &lt;&lt; PAC_WRCTRL_KEY_Pos)       </span><span class="comment">/* (PAC_WRCTRL) Set protection Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY_SETLCK                 (PAC_WRCTRL_KEY_SETLCK_Val &lt;&lt; PAC_WRCTRL_KEY_Pos)    </span><span class="comment">/* (PAC_WRCTRL) Set and lock protection Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define PAC_WRCTRL_Msk                        _UINT32_(0x00FFFFFF)                                 </span><span class="comment">/* (PAC_WRCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* -------- PAC_EVCTRL : (PAC Offset: 0x04) (R/W 8) Event control -------- */</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define PAC_EVCTRL_RESETVALUE                 _UINT8_(0x00)                                        </span><span class="comment">/*  (PAC_EVCTRL) Event control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define PAC_EVCTRL_ERREO_Pos                  _UINT8_(0)                                           </span><span class="comment">/* (PAC_EVCTRL) Peripheral acess error event output Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define PAC_EVCTRL_ERREO_Msk                  (_UINT8_(0x1) &lt;&lt; PAC_EVCTRL_ERREO_Pos)               </span><span class="comment">/* (PAC_EVCTRL) Peripheral acess error event output Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define PAC_EVCTRL_ERREO(value)               (PAC_EVCTRL_ERREO_Msk &amp; (_UINT8_(value) &lt;&lt; PAC_EVCTRL_ERREO_Pos)) </span><span class="comment">/* Assigment of value for ERREO in the PAC_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define PAC_EVCTRL_Msk                        _UINT8_(0x01)                                        </span><span class="comment">/* (PAC_EVCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* -------- PAC_INTENCLR : (PAC Offset: 0x08) (R/W 8) Interrupt enable clear -------- */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define PAC_INTENCLR_RESETVALUE               _UINT8_(0x00)                                        </span><span class="comment">/*  (PAC_INTENCLR) Interrupt enable clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define PAC_INTENCLR_ERR_Pos                  _UINT8_(0)                                           </span><span class="comment">/* (PAC_INTENCLR) Peripheral access error interrupt disable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define PAC_INTENCLR_ERR_Msk                  (_UINT8_(0x1) &lt;&lt; PAC_INTENCLR_ERR_Pos)               </span><span class="comment">/* (PAC_INTENCLR) Peripheral access error interrupt disable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define PAC_INTENCLR_ERR(value)               (PAC_INTENCLR_ERR_Msk &amp; (_UINT8_(value) &lt;&lt; PAC_INTENCLR_ERR_Pos)) </span><span class="comment">/* Assigment of value for ERR in the PAC_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define PAC_INTENCLR_Msk                      _UINT8_(0x01)                                        </span><span class="comment">/* (PAC_INTENCLR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* -------- PAC_INTENSET : (PAC Offset: 0x09) (R/W 8) Interrupt enable set -------- */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define PAC_INTENSET_RESETVALUE               _UINT8_(0x00)                                        </span><span class="comment">/*  (PAC_INTENSET) Interrupt enable set  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define PAC_INTENSET_ERR_Pos                  _UINT8_(0)                                           </span><span class="comment">/* (PAC_INTENSET) Peripheral access error interrupt enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define PAC_INTENSET_ERR_Msk                  (_UINT8_(0x1) &lt;&lt; PAC_INTENSET_ERR_Pos)               </span><span class="comment">/* (PAC_INTENSET) Peripheral access error interrupt enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define PAC_INTENSET_ERR(value)               (PAC_INTENSET_ERR_Msk &amp; (_UINT8_(value) &lt;&lt; PAC_INTENSET_ERR_Pos)) </span><span class="comment">/* Assigment of value for ERR in the PAC_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define PAC_INTENSET_Msk                      _UINT8_(0x01)                                        </span><span class="comment">/* (PAC_INTENSET) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* -------- PAC_INTFLAGAHB : (PAC Offset: 0x10) (R/W 32) Bridge interrupt flag status -------- */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_RESETVALUE             _UINT32_(0x00)                                       </span><span class="comment">/*  (PAC_INTFLAGAHB) Bridge interrupt flag status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_FLASH_Pos              _UINT32_(0)                                          </span><span class="comment">/* (PAC_INTFLAGAHB) FLASH Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_FLASH_Msk              (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGAHB_FLASH_Pos)          </span><span class="comment">/* (PAC_INTFLAGAHB) FLASH Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_FLASH(value)           (PAC_INTFLAGAHB_FLASH_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGAHB_FLASH_Pos)) </span><span class="comment">/* Assigment of value for FLASH in the PAC_INTFLAGAHB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HSRAMCM0P_Pos          _UINT32_(1)                                          </span><span class="comment">/* (PAC_INTFLAGAHB) HSRAMCM0P Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HSRAMCM0P_Msk          (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGAHB_HSRAMCM0P_Pos)      </span><span class="comment">/* (PAC_INTFLAGAHB) HSRAMCM0P Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HSRAMCM0P(value)       (PAC_INTFLAGAHB_HSRAMCM0P_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGAHB_HSRAMCM0P_Pos)) </span><span class="comment">/* Assigment of value for HSRAMCM0P in the PAC_INTFLAGAHB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HSRAMDSU_Pos           _UINT32_(2)                                          </span><span class="comment">/* (PAC_INTFLAGAHB) HSRAMDSU Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HSRAMDSU_Msk           (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGAHB_HSRAMDSU_Pos)       </span><span class="comment">/* (PAC_INTFLAGAHB) HSRAMDSU Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HSRAMDSU(value)        (PAC_INTFLAGAHB_HSRAMDSU_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGAHB_HSRAMDSU_Pos)) </span><span class="comment">/* Assigment of value for HSRAMDSU in the PAC_INTFLAGAHB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB1_Pos               _UINT32_(3)                                          </span><span class="comment">/* (PAC_INTFLAGAHB) HPB1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB1_Msk               (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGAHB_HPB1_Pos)           </span><span class="comment">/* (PAC_INTFLAGAHB) HPB1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB1(value)            (PAC_INTFLAGAHB_HPB1_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGAHB_HPB1_Pos)) </span><span class="comment">/* Assigment of value for HPB1 in the PAC_INTFLAGAHB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB0_Pos               _UINT32_(4)                                          </span><span class="comment">/* (PAC_INTFLAGAHB) HPB0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB0_Msk               (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGAHB_HPB0_Pos)           </span><span class="comment">/* (PAC_INTFLAGAHB) HPB0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB0(value)            (PAC_INTFLAGAHB_HPB0_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGAHB_HPB0_Pos)) </span><span class="comment">/* Assigment of value for HPB0 in the PAC_INTFLAGAHB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB2_Pos               _UINT32_(5)                                          </span><span class="comment">/* (PAC_INTFLAGAHB) HPB2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB2_Msk               (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGAHB_HPB2_Pos)           </span><span class="comment">/* (PAC_INTFLAGAHB) HPB2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB2(value)            (PAC_INTFLAGAHB_HPB2_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGAHB_HPB2_Pos)) </span><span class="comment">/* Assigment of value for HPB2 in the PAC_INTFLAGAHB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_LPRAMDMAC_Pos          _UINT32_(6)                                          </span><span class="comment">/* (PAC_INTFLAGAHB) LPRAMDMAC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_LPRAMDMAC_Msk          (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGAHB_LPRAMDMAC_Pos)      </span><span class="comment">/* (PAC_INTFLAGAHB) LPRAMDMAC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_LPRAMDMAC(value)       (PAC_INTFLAGAHB_LPRAMDMAC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGAHB_LPRAMDMAC_Pos)) </span><span class="comment">/* Assigment of value for LPRAMDMAC in the PAC_INTFLAGAHB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_DIVAS_Pos              _UINT32_(7)                                          </span><span class="comment">/* (PAC_INTFLAGAHB) DIVAS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_DIVAS_Msk              (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGAHB_DIVAS_Pos)          </span><span class="comment">/* (PAC_INTFLAGAHB) DIVAS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_DIVAS(value)           (PAC_INTFLAGAHB_DIVAS_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGAHB_DIVAS_Pos)) </span><span class="comment">/* Assigment of value for DIVAS in the PAC_INTFLAGAHB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_Msk                    _UINT32_(0x000000FF)                                 </span><span class="comment">/* (PAC_INTFLAGAHB) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB_Pos                _UINT32_(3)                                          </span><span class="comment">/* (PAC_INTFLAGAHB Position) HPBx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB_Msk                (_UINT32_(0x7) &lt;&lt; PAC_INTFLAGAHB_HPB_Pos)            </span><span class="comment">/* (PAC_INTFLAGAHB Mask) HPB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB(value)             (PAC_INTFLAGAHB_HPB_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGAHB_HPB_Pos)) </span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* -------- PAC_INTFLAGA : (PAC Offset: 0x14) (R/W 32) Peripheral interrupt flag status - Bridge A -------- */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_RESETVALUE               _UINT32_(0x00)                                       </span><span class="comment">/*  (PAC_INTFLAGA) Peripheral interrupt flag status - Bridge A  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_PAC_Pos                  _UINT32_(0)                                          </span><span class="comment">/* (PAC_INTFLAGA) PAC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_PAC_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGA_PAC_Pos)              </span><span class="comment">/* (PAC_INTFLAGA) PAC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_PAC(value)               (PAC_INTFLAGA_PAC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGA_PAC_Pos)) </span><span class="comment">/* Assigment of value for PAC in the PAC_INTFLAGA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_PM_Pos                   _UINT32_(1)                                          </span><span class="comment">/* (PAC_INTFLAGA) PM Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_PM_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGA_PM_Pos)               </span><span class="comment">/* (PAC_INTFLAGA) PM Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_PM(value)                (PAC_INTFLAGA_PM_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGA_PM_Pos)) </span><span class="comment">/* Assigment of value for PM in the PAC_INTFLAGA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_MCLK_Pos                 _UINT32_(2)                                          </span><span class="comment">/* (PAC_INTFLAGA) MCLK Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_MCLK_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGA_MCLK_Pos)             </span><span class="comment">/* (PAC_INTFLAGA) MCLK Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_MCLK(value)              (PAC_INTFLAGA_MCLK_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGA_MCLK_Pos)) </span><span class="comment">/* Assigment of value for MCLK in the PAC_INTFLAGA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_RSTC_Pos                 _UINT32_(3)                                          </span><span class="comment">/* (PAC_INTFLAGA) RSTC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_RSTC_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGA_RSTC_Pos)             </span><span class="comment">/* (PAC_INTFLAGA) RSTC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_RSTC(value)              (PAC_INTFLAGA_RSTC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGA_RSTC_Pos)) </span><span class="comment">/* Assigment of value for RSTC in the PAC_INTFLAGA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_OSCCTRL_Pos              _UINT32_(4)                                          </span><span class="comment">/* (PAC_INTFLAGA) OSCCTRL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_OSCCTRL_Msk              (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGA_OSCCTRL_Pos)          </span><span class="comment">/* (PAC_INTFLAGA) OSCCTRL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_OSCCTRL(value)           (PAC_INTFLAGA_OSCCTRL_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGA_OSCCTRL_Pos)) </span><span class="comment">/* Assigment of value for OSCCTRL in the PAC_INTFLAGA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_OSC32KCTRL_Pos           _UINT32_(5)                                          </span><span class="comment">/* (PAC_INTFLAGA) OSC32KCTRL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_OSC32KCTRL_Msk           (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGA_OSC32KCTRL_Pos)       </span><span class="comment">/* (PAC_INTFLAGA) OSC32KCTRL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_OSC32KCTRL(value)        (PAC_INTFLAGA_OSC32KCTRL_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGA_OSC32KCTRL_Pos)) </span><span class="comment">/* Assigment of value for OSC32KCTRL in the PAC_INTFLAGA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_SUPC_Pos                 _UINT32_(6)                                          </span><span class="comment">/* (PAC_INTFLAGA) SUPC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_SUPC_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGA_SUPC_Pos)             </span><span class="comment">/* (PAC_INTFLAGA) SUPC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_SUPC(value)              (PAC_INTFLAGA_SUPC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGA_SUPC_Pos)) </span><span class="comment">/* Assigment of value for SUPC in the PAC_INTFLAGA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_GCLK_Pos                 _UINT32_(7)                                          </span><span class="comment">/* (PAC_INTFLAGA) GCLK Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_GCLK_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGA_GCLK_Pos)             </span><span class="comment">/* (PAC_INTFLAGA) GCLK Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_GCLK(value)              (PAC_INTFLAGA_GCLK_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGA_GCLK_Pos)) </span><span class="comment">/* Assigment of value for GCLK in the PAC_INTFLAGA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_WDT_Pos                  _UINT32_(8)                                          </span><span class="comment">/* (PAC_INTFLAGA) WDT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_WDT_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGA_WDT_Pos)              </span><span class="comment">/* (PAC_INTFLAGA) WDT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_WDT(value)               (PAC_INTFLAGA_WDT_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGA_WDT_Pos)) </span><span class="comment">/* Assigment of value for WDT in the PAC_INTFLAGA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_RTC_Pos                  _UINT32_(9)                                          </span><span class="comment">/* (PAC_INTFLAGA) RTC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_RTC_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGA_RTC_Pos)              </span><span class="comment">/* (PAC_INTFLAGA) RTC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_RTC(value)               (PAC_INTFLAGA_RTC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGA_RTC_Pos)) </span><span class="comment">/* Assigment of value for RTC in the PAC_INTFLAGA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_EIC_Pos                  _UINT32_(10)                                         </span><span class="comment">/* (PAC_INTFLAGA) EIC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_EIC_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGA_EIC_Pos)              </span><span class="comment">/* (PAC_INTFLAGA) EIC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_EIC(value)               (PAC_INTFLAGA_EIC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGA_EIC_Pos)) </span><span class="comment">/* Assigment of value for EIC in the PAC_INTFLAGA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_FREQM_Pos                _UINT32_(11)                                         </span><span class="comment">/* (PAC_INTFLAGA) FREQM Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_FREQM_Msk                (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGA_FREQM_Pos)            </span><span class="comment">/* (PAC_INTFLAGA) FREQM Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_FREQM(value)             (PAC_INTFLAGA_FREQM_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGA_FREQM_Pos)) </span><span class="comment">/* Assigment of value for FREQM in the PAC_INTFLAGA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_TSENS_Pos                _UINT32_(12)                                         </span><span class="comment">/* (PAC_INTFLAGA) TSENS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_TSENS_Msk                (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGA_TSENS_Pos)            </span><span class="comment">/* (PAC_INTFLAGA) TSENS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_TSENS(value)             (PAC_INTFLAGA_TSENS_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGA_TSENS_Pos)) </span><span class="comment">/* Assigment of value for TSENS in the PAC_INTFLAGA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_Msk                      _UINT32_(0x00001FFF)                                 </span><span class="comment">/* (PAC_INTFLAGA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* -------- PAC_INTFLAGB : (PAC Offset: 0x18) (R/W 32) Peripheral interrupt flag status - Bridge B -------- */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_RESETVALUE               _UINT32_(0x00)                                       </span><span class="comment">/*  (PAC_INTFLAGB) Peripheral interrupt flag status - Bridge B  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_PORT_Pos                 _UINT32_(0)                                          </span><span class="comment">/* (PAC_INTFLAGB) PORT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_PORT_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGB_PORT_Pos)             </span><span class="comment">/* (PAC_INTFLAGB) PORT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_PORT(value)              (PAC_INTFLAGB_PORT_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGB_PORT_Pos)) </span><span class="comment">/* Assigment of value for PORT in the PAC_INTFLAGB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_DSU_Pos                  _UINT32_(1)                                          </span><span class="comment">/* (PAC_INTFLAGB) DSU Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_DSU_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGB_DSU_Pos)              </span><span class="comment">/* (PAC_INTFLAGB) DSU Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_DSU(value)               (PAC_INTFLAGB_DSU_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGB_DSU_Pos)) </span><span class="comment">/* Assigment of value for DSU in the PAC_INTFLAGB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_NVMCTRL_Pos              _UINT32_(2)                                          </span><span class="comment">/* (PAC_INTFLAGB) NVMCTRL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_NVMCTRL_Msk              (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGB_NVMCTRL_Pos)          </span><span class="comment">/* (PAC_INTFLAGB) NVMCTRL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_NVMCTRL(value)           (PAC_INTFLAGB_NVMCTRL_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGB_NVMCTRL_Pos)) </span><span class="comment">/* Assigment of value for NVMCTRL in the PAC_INTFLAGB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_DMAC_Pos                 _UINT32_(3)                                          </span><span class="comment">/* (PAC_INTFLAGB) DMAC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_DMAC_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGB_DMAC_Pos)             </span><span class="comment">/* (PAC_INTFLAGB) DMAC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_DMAC(value)              (PAC_INTFLAGB_DMAC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGB_DMAC_Pos)) </span><span class="comment">/* Assigment of value for DMAC in the PAC_INTFLAGB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_MTB_Pos                  _UINT32_(4)                                          </span><span class="comment">/* (PAC_INTFLAGB) MTB Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_MTB_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGB_MTB_Pos)              </span><span class="comment">/* (PAC_INTFLAGB) MTB Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_MTB(value)               (PAC_INTFLAGB_MTB_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGB_MTB_Pos)) </span><span class="comment">/* Assigment of value for MTB in the PAC_INTFLAGB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_HMATRIXHS_Pos            _UINT32_(5)                                          </span><span class="comment">/* (PAC_INTFLAGB) HMATRIXHS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_HMATRIXHS_Msk            (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGB_HMATRIXHS_Pos)        </span><span class="comment">/* (PAC_INTFLAGB) HMATRIXHS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_HMATRIXHS(value)         (PAC_INTFLAGB_HMATRIXHS_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGB_HMATRIXHS_Pos)) </span><span class="comment">/* Assigment of value for HMATRIXHS in the PAC_INTFLAGB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_Msk                      _UINT32_(0x0000003F)                                 </span><span class="comment">/* (PAC_INTFLAGB) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* -------- PAC_INTFLAGC : (PAC Offset: 0x1C) (R/W 32) Peripheral interrupt flag status - Bridge C -------- */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_RESETVALUE               _UINT32_(0x00)                                       </span><span class="comment">/*  (PAC_INTFLAGC) Peripheral interrupt flag status - Bridge C  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_EVSYS_Pos                _UINT32_(0)                                          </span><span class="comment">/* (PAC_INTFLAGC) EVSYS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_EVSYS_Msk                (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_EVSYS_Pos)            </span><span class="comment">/* (PAC_INTFLAGC) EVSYS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_EVSYS(value)             (PAC_INTFLAGC_EVSYS_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_EVSYS_Pos)) </span><span class="comment">/* Assigment of value for EVSYS in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM0_Pos              _UINT32_(1)                                          </span><span class="comment">/* (PAC_INTFLAGC) SERCOM0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM0_Msk              (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_SERCOM0_Pos)          </span><span class="comment">/* (PAC_INTFLAGC) SERCOM0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM0(value)           (PAC_INTFLAGC_SERCOM0_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_SERCOM0_Pos)) </span><span class="comment">/* Assigment of value for SERCOM0 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM1_Pos              _UINT32_(2)                                          </span><span class="comment">/* (PAC_INTFLAGC) SERCOM1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM1_Msk              (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_SERCOM1_Pos)          </span><span class="comment">/* (PAC_INTFLAGC) SERCOM1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM1(value)           (PAC_INTFLAGC_SERCOM1_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_SERCOM1_Pos)) </span><span class="comment">/* Assigment of value for SERCOM1 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM2_Pos              _UINT32_(3)                                          </span><span class="comment">/* (PAC_INTFLAGC) SERCOM2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM2_Msk              (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_SERCOM2_Pos)          </span><span class="comment">/* (PAC_INTFLAGC) SERCOM2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM2(value)           (PAC_INTFLAGC_SERCOM2_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_SERCOM2_Pos)) </span><span class="comment">/* Assigment of value for SERCOM2 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM3_Pos              _UINT32_(4)                                          </span><span class="comment">/* (PAC_INTFLAGC) SERCOM3 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM3_Msk              (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_SERCOM3_Pos)          </span><span class="comment">/* (PAC_INTFLAGC) SERCOM3 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM3(value)           (PAC_INTFLAGC_SERCOM3_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_SERCOM3_Pos)) </span><span class="comment">/* Assigment of value for SERCOM3 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM4_Pos              _UINT32_(5)                                          </span><span class="comment">/* (PAC_INTFLAGC) SERCOM4 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM4_Msk              (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_SERCOM4_Pos)          </span><span class="comment">/* (PAC_INTFLAGC) SERCOM4 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM4(value)           (PAC_INTFLAGC_SERCOM4_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_SERCOM4_Pos)) </span><span class="comment">/* Assigment of value for SERCOM4 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM5_Pos              _UINT32_(6)                                          </span><span class="comment">/* (PAC_INTFLAGC) SERCOM5 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM5_Msk              (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_SERCOM5_Pos)          </span><span class="comment">/* (PAC_INTFLAGC) SERCOM5 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM5(value)           (PAC_INTFLAGC_SERCOM5_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_SERCOM5_Pos)) </span><span class="comment">/* Assigment of value for SERCOM5 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_CAN0_Pos                 _UINT32_(7)                                          </span><span class="comment">/* (PAC_INTFLAGC) CAN0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_CAN0_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_CAN0_Pos)             </span><span class="comment">/* (PAC_INTFLAGC) CAN0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_CAN0(value)              (PAC_INTFLAGC_CAN0_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_CAN0_Pos)) </span><span class="comment">/* Assigment of value for CAN0 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_CAN1_Pos                 _UINT32_(8)                                          </span><span class="comment">/* (PAC_INTFLAGC) CAN1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_CAN1_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_CAN1_Pos)             </span><span class="comment">/* (PAC_INTFLAGC) CAN1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_CAN1(value)              (PAC_INTFLAGC_CAN1_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_CAN1_Pos)) </span><span class="comment">/* Assigment of value for CAN1 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC0_Pos                 _UINT32_(9)                                          </span><span class="comment">/* (PAC_INTFLAGC) TCC0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC0_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_TCC0_Pos)             </span><span class="comment">/* (PAC_INTFLAGC) TCC0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC0(value)              (PAC_INTFLAGC_TCC0_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_TCC0_Pos)) </span><span class="comment">/* Assigment of value for TCC0 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC1_Pos                 _UINT32_(10)                                         </span><span class="comment">/* (PAC_INTFLAGC) TCC1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC1_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_TCC1_Pos)             </span><span class="comment">/* (PAC_INTFLAGC) TCC1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC1(value)              (PAC_INTFLAGC_TCC1_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_TCC1_Pos)) </span><span class="comment">/* Assigment of value for TCC1 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC2_Pos                 _UINT32_(11)                                         </span><span class="comment">/* (PAC_INTFLAGC) TCC2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC2_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_TCC2_Pos)             </span><span class="comment">/* (PAC_INTFLAGC) TCC2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC2(value)              (PAC_INTFLAGC_TCC2_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_TCC2_Pos)) </span><span class="comment">/* Assigment of value for TCC2 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC0_Pos                  _UINT32_(12)                                         </span><span class="comment">/* (PAC_INTFLAGC) TC0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC0_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_TC0_Pos)              </span><span class="comment">/* (PAC_INTFLAGC) TC0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC0(value)               (PAC_INTFLAGC_TC0_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_TC0_Pos)) </span><span class="comment">/* Assigment of value for TC0 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC1_Pos                  _UINT32_(13)                                         </span><span class="comment">/* (PAC_INTFLAGC) TC1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC1_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_TC1_Pos)              </span><span class="comment">/* (PAC_INTFLAGC) TC1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC1(value)               (PAC_INTFLAGC_TC1_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_TC1_Pos)) </span><span class="comment">/* Assigment of value for TC1 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC2_Pos                  _UINT32_(14)                                         </span><span class="comment">/* (PAC_INTFLAGC) TC2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC2_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_TC2_Pos)              </span><span class="comment">/* (PAC_INTFLAGC) TC2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC2(value)               (PAC_INTFLAGC_TC2_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_TC2_Pos)) </span><span class="comment">/* Assigment of value for TC2 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC3_Pos                  _UINT32_(15)                                         </span><span class="comment">/* (PAC_INTFLAGC) TC3 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC3_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_TC3_Pos)              </span><span class="comment">/* (PAC_INTFLAGC) TC3 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC3(value)               (PAC_INTFLAGC_TC3_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_TC3_Pos)) </span><span class="comment">/* Assigment of value for TC3 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC4_Pos                  _UINT32_(16)                                         </span><span class="comment">/* (PAC_INTFLAGC) TC4 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC4_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_TC4_Pos)              </span><span class="comment">/* (PAC_INTFLAGC) TC4 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC4(value)               (PAC_INTFLAGC_TC4_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_TC4_Pos)) </span><span class="comment">/* Assigment of value for TC4 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_ADC0_Pos                 _UINT32_(17)                                         </span><span class="comment">/* (PAC_INTFLAGC) ADC0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_ADC0_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_ADC0_Pos)             </span><span class="comment">/* (PAC_INTFLAGC) ADC0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_ADC0(value)              (PAC_INTFLAGC_ADC0_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_ADC0_Pos)) </span><span class="comment">/* Assigment of value for ADC0 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_ADC1_Pos                 _UINT32_(18)                                         </span><span class="comment">/* (PAC_INTFLAGC) ADC1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_ADC1_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_ADC1_Pos)             </span><span class="comment">/* (PAC_INTFLAGC) ADC1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_ADC1(value)              (PAC_INTFLAGC_ADC1_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_ADC1_Pos)) </span><span class="comment">/* Assigment of value for ADC1 in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SDADC_Pos                _UINT32_(19)                                         </span><span class="comment">/* (PAC_INTFLAGC) SDADC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SDADC_Msk                (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_SDADC_Pos)            </span><span class="comment">/* (PAC_INTFLAGC) SDADC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SDADC(value)             (PAC_INTFLAGC_SDADC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_SDADC_Pos)) </span><span class="comment">/* Assigment of value for SDADC in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_AC_Pos                   _UINT32_(20)                                         </span><span class="comment">/* (PAC_INTFLAGC) AC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_AC_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_AC_Pos)               </span><span class="comment">/* (PAC_INTFLAGC) AC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_AC(value)                (PAC_INTFLAGC_AC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_AC_Pos)) </span><span class="comment">/* Assigment of value for AC in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_DAC_Pos                  _UINT32_(21)                                         </span><span class="comment">/* (PAC_INTFLAGC) DAC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_DAC_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_DAC_Pos)              </span><span class="comment">/* (PAC_INTFLAGC) DAC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_DAC(value)               (PAC_INTFLAGC_DAC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_DAC_Pos)) </span><span class="comment">/* Assigment of value for DAC in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_PTC_Pos                  _UINT32_(22)                                         </span><span class="comment">/* (PAC_INTFLAGC) PTC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_PTC_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_PTC_Pos)              </span><span class="comment">/* (PAC_INTFLAGC) PTC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_PTC(value)               (PAC_INTFLAGC_PTC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_PTC_Pos)) </span><span class="comment">/* Assigment of value for PTC in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_CCL_Pos                  _UINT32_(23)                                         </span><span class="comment">/* (PAC_INTFLAGC) CCL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_CCL_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_INTFLAGC_CCL_Pos)              </span><span class="comment">/* (PAC_INTFLAGC) CCL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_CCL(value)               (PAC_INTFLAGC_CCL_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_CCL_Pos)) </span><span class="comment">/* Assigment of value for CCL in the PAC_INTFLAGC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_Msk                      _UINT32_(0x00FFFFFF)                                 </span><span class="comment">/* (PAC_INTFLAGC) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM_Pos               _UINT32_(1)                                          </span><span class="comment">/* (PAC_INTFLAGC Position) SERCOMx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM_Msk               (_UINT32_(0x3F) &lt;&lt; PAC_INTFLAGC_SERCOM_Pos)          </span><span class="comment">/* (PAC_INTFLAGC Mask) SERCOM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM(value)            (PAC_INTFLAGC_SERCOM_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_SERCOM_Pos)) </span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_CAN_Pos                  _UINT32_(7)                                          </span><span class="comment">/* (PAC_INTFLAGC Position) CANx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_CAN_Msk                  (_UINT32_(0x3) &lt;&lt; PAC_INTFLAGC_CAN_Pos)              </span><span class="comment">/* (PAC_INTFLAGC Mask) CAN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_CAN(value)               (PAC_INTFLAGC_CAN_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_CAN_Pos)) </span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC_Pos                  _UINT32_(9)                                          </span><span class="comment">/* (PAC_INTFLAGC Position) TCCx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC_Msk                  (_UINT32_(0x7) &lt;&lt; PAC_INTFLAGC_TCC_Pos)              </span><span class="comment">/* (PAC_INTFLAGC Mask) TCC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC(value)               (PAC_INTFLAGC_TCC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_TCC_Pos)) </span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC_Pos                   _UINT32_(12)                                         </span><span class="comment">/* (PAC_INTFLAGC Position) TCx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC_Msk                   (_UINT32_(0x1F) &lt;&lt; PAC_INTFLAGC_TC_Pos)              </span><span class="comment">/* (PAC_INTFLAGC Mask) TC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC(value)                (PAC_INTFLAGC_TC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_TC_Pos)) </span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_ADC_Pos                  _UINT32_(17)                                         </span><span class="comment">/* (PAC_INTFLAGC Position) ADCx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_ADC_Msk                  (_UINT32_(0x3) &lt;&lt; PAC_INTFLAGC_ADC_Pos)              </span><span class="comment">/* (PAC_INTFLAGC Mask) ADC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_ADC(value)               (PAC_INTFLAGC_ADC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_INTFLAGC_ADC_Pos)) </span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* -------- PAC_STATUSA : (PAC Offset: 0x34) ( R/ 32) Peripheral write protection status - Bridge A -------- */</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define PAC_STATUSA_RESETVALUE                _UINT32_(0x00)                                       </span><span class="comment">/*  (PAC_STATUSA) Peripheral write protection status - Bridge A  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160; </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define PAC_STATUSA_PAC_Pos                   _UINT32_(0)                                          </span><span class="comment">/* (PAC_STATUSA) PAC APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define PAC_STATUSA_PAC_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSA_PAC_Pos)               </span><span class="comment">/* (PAC_STATUSA) PAC APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define PAC_STATUSA_PAC(value)                (PAC_STATUSA_PAC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSA_PAC_Pos)) </span><span class="comment">/* Assigment of value for PAC in the PAC_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define PAC_STATUSA_PM_Pos                    _UINT32_(1)                                          </span><span class="comment">/* (PAC_STATUSA) PM APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define PAC_STATUSA_PM_Msk                    (_UINT32_(0x1) &lt;&lt; PAC_STATUSA_PM_Pos)                </span><span class="comment">/* (PAC_STATUSA) PM APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define PAC_STATUSA_PM(value)                 (PAC_STATUSA_PM_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSA_PM_Pos)) </span><span class="comment">/* Assigment of value for PM in the PAC_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define PAC_STATUSA_MCLK_Pos                  _UINT32_(2)                                          </span><span class="comment">/* (PAC_STATUSA) MCLK APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define PAC_STATUSA_MCLK_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_STATUSA_MCLK_Pos)              </span><span class="comment">/* (PAC_STATUSA) MCLK APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define PAC_STATUSA_MCLK(value)               (PAC_STATUSA_MCLK_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSA_MCLK_Pos)) </span><span class="comment">/* Assigment of value for MCLK in the PAC_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define PAC_STATUSA_RSTC_Pos                  _UINT32_(3)                                          </span><span class="comment">/* (PAC_STATUSA) RSTC APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define PAC_STATUSA_RSTC_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_STATUSA_RSTC_Pos)              </span><span class="comment">/* (PAC_STATUSA) RSTC APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define PAC_STATUSA_RSTC(value)               (PAC_STATUSA_RSTC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSA_RSTC_Pos)) </span><span class="comment">/* Assigment of value for RSTC in the PAC_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define PAC_STATUSA_OSCCTRL_Pos               _UINT32_(4)                                          </span><span class="comment">/* (PAC_STATUSA) OSCCTRL APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define PAC_STATUSA_OSCCTRL_Msk               (_UINT32_(0x1) &lt;&lt; PAC_STATUSA_OSCCTRL_Pos)           </span><span class="comment">/* (PAC_STATUSA) OSCCTRL APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define PAC_STATUSA_OSCCTRL(value)            (PAC_STATUSA_OSCCTRL_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSA_OSCCTRL_Pos)) </span><span class="comment">/* Assigment of value for OSCCTRL in the PAC_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define PAC_STATUSA_OSC32KCTRL_Pos            _UINT32_(5)                                          </span><span class="comment">/* (PAC_STATUSA) OSC32KCTRL APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define PAC_STATUSA_OSC32KCTRL_Msk            (_UINT32_(0x1) &lt;&lt; PAC_STATUSA_OSC32KCTRL_Pos)        </span><span class="comment">/* (PAC_STATUSA) OSC32KCTRL APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define PAC_STATUSA_OSC32KCTRL(value)         (PAC_STATUSA_OSC32KCTRL_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSA_OSC32KCTRL_Pos)) </span><span class="comment">/* Assigment of value for OSC32KCTRL in the PAC_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define PAC_STATUSA_SUPC_Pos                  _UINT32_(6)                                          </span><span class="comment">/* (PAC_STATUSA) SUPC APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define PAC_STATUSA_SUPC_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_STATUSA_SUPC_Pos)              </span><span class="comment">/* (PAC_STATUSA) SUPC APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define PAC_STATUSA_SUPC(value)               (PAC_STATUSA_SUPC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSA_SUPC_Pos)) </span><span class="comment">/* Assigment of value for SUPC in the PAC_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define PAC_STATUSA_GCLK_Pos                  _UINT32_(7)                                          </span><span class="comment">/* (PAC_STATUSA) GCLK APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define PAC_STATUSA_GCLK_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_STATUSA_GCLK_Pos)              </span><span class="comment">/* (PAC_STATUSA) GCLK APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define PAC_STATUSA_GCLK(value)               (PAC_STATUSA_GCLK_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSA_GCLK_Pos)) </span><span class="comment">/* Assigment of value for GCLK in the PAC_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define PAC_STATUSA_WDT_Pos                   _UINT32_(8)                                          </span><span class="comment">/* (PAC_STATUSA) WDT APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define PAC_STATUSA_WDT_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSA_WDT_Pos)               </span><span class="comment">/* (PAC_STATUSA) WDT APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define PAC_STATUSA_WDT(value)                (PAC_STATUSA_WDT_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSA_WDT_Pos)) </span><span class="comment">/* Assigment of value for WDT in the PAC_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define PAC_STATUSA_RTC_Pos                   _UINT32_(9)                                          </span><span class="comment">/* (PAC_STATUSA) RTC APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define PAC_STATUSA_RTC_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSA_RTC_Pos)               </span><span class="comment">/* (PAC_STATUSA) RTC APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define PAC_STATUSA_RTC(value)                (PAC_STATUSA_RTC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSA_RTC_Pos)) </span><span class="comment">/* Assigment of value for RTC in the PAC_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define PAC_STATUSA_EIC_Pos                   _UINT32_(10)                                         </span><span class="comment">/* (PAC_STATUSA) EIC APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define PAC_STATUSA_EIC_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSA_EIC_Pos)               </span><span class="comment">/* (PAC_STATUSA) EIC APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define PAC_STATUSA_EIC(value)                (PAC_STATUSA_EIC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSA_EIC_Pos)) </span><span class="comment">/* Assigment of value for EIC in the PAC_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define PAC_STATUSA_FREQM_Pos                 _UINT32_(11)                                         </span><span class="comment">/* (PAC_STATUSA) FREQM APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define PAC_STATUSA_FREQM_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_STATUSA_FREQM_Pos)             </span><span class="comment">/* (PAC_STATUSA) FREQM APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define PAC_STATUSA_FREQM(value)              (PAC_STATUSA_FREQM_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSA_FREQM_Pos)) </span><span class="comment">/* Assigment of value for FREQM in the PAC_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define PAC_STATUSA_TSENS_Pos                 _UINT32_(12)                                         </span><span class="comment">/* (PAC_STATUSA) TSENS APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define PAC_STATUSA_TSENS_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_STATUSA_TSENS_Pos)             </span><span class="comment">/* (PAC_STATUSA) TSENS APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define PAC_STATUSA_TSENS(value)              (PAC_STATUSA_TSENS_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSA_TSENS_Pos)) </span><span class="comment">/* Assigment of value for TSENS in the PAC_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define PAC_STATUSA_Msk                       _UINT32_(0x00001FFF)                                 </span><span class="comment">/* (PAC_STATUSA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160; </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160; </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/* -------- PAC_STATUSB : (PAC Offset: 0x38) ( R/ 32) Peripheral write protection status - Bridge B -------- */</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define PAC_STATUSB_RESETVALUE                _UINT32_(0x02)                                       </span><span class="comment">/*  (PAC_STATUSB) Peripheral write protection status - Bridge B  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define PAC_STATUSB_PORT_Pos                  _UINT32_(0)                                          </span><span class="comment">/* (PAC_STATUSB) PORT APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define PAC_STATUSB_PORT_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_STATUSB_PORT_Pos)              </span><span class="comment">/* (PAC_STATUSB) PORT APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define PAC_STATUSB_PORT(value)               (PAC_STATUSB_PORT_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSB_PORT_Pos)) </span><span class="comment">/* Assigment of value for PORT in the PAC_STATUSB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define PAC_STATUSB_DSU_Pos                   _UINT32_(1)                                          </span><span class="comment">/* (PAC_STATUSB) DSU APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define PAC_STATUSB_DSU_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSB_DSU_Pos)               </span><span class="comment">/* (PAC_STATUSB) DSU APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define PAC_STATUSB_DSU(value)                (PAC_STATUSB_DSU_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSB_DSU_Pos)) </span><span class="comment">/* Assigment of value for DSU in the PAC_STATUSB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define PAC_STATUSB_NVMCTRL_Pos               _UINT32_(2)                                          </span><span class="comment">/* (PAC_STATUSB) NVMCTRL APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define PAC_STATUSB_NVMCTRL_Msk               (_UINT32_(0x1) &lt;&lt; PAC_STATUSB_NVMCTRL_Pos)           </span><span class="comment">/* (PAC_STATUSB) NVMCTRL APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define PAC_STATUSB_NVMCTRL(value)            (PAC_STATUSB_NVMCTRL_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSB_NVMCTRL_Pos)) </span><span class="comment">/* Assigment of value for NVMCTRL in the PAC_STATUSB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define PAC_STATUSB_DMAC_Pos                  _UINT32_(3)                                          </span><span class="comment">/* (PAC_STATUSB) DMAC APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define PAC_STATUSB_DMAC_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_STATUSB_DMAC_Pos)              </span><span class="comment">/* (PAC_STATUSB) DMAC APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define PAC_STATUSB_DMAC(value)               (PAC_STATUSB_DMAC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSB_DMAC_Pos)) </span><span class="comment">/* Assigment of value for DMAC in the PAC_STATUSB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define PAC_STATUSB_MTB_Pos                   _UINT32_(4)                                          </span><span class="comment">/* (PAC_STATUSB) MTB APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define PAC_STATUSB_MTB_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSB_MTB_Pos)               </span><span class="comment">/* (PAC_STATUSB) MTB APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define PAC_STATUSB_MTB(value)                (PAC_STATUSB_MTB_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSB_MTB_Pos)) </span><span class="comment">/* Assigment of value for MTB in the PAC_STATUSB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define PAC_STATUSB_HMATRIXHS_Pos             _UINT32_(5)                                          </span><span class="comment">/* (PAC_STATUSB) HMATRIXHS APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define PAC_STATUSB_HMATRIXHS_Msk             (_UINT32_(0x1) &lt;&lt; PAC_STATUSB_HMATRIXHS_Pos)         </span><span class="comment">/* (PAC_STATUSB) HMATRIXHS APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define PAC_STATUSB_HMATRIXHS(value)          (PAC_STATUSB_HMATRIXHS_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSB_HMATRIXHS_Pos)) </span><span class="comment">/* Assigment of value for HMATRIXHS in the PAC_STATUSB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define PAC_STATUSB_Msk                       _UINT32_(0x0000003F)                                 </span><span class="comment">/* (PAC_STATUSB) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160; </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* -------- PAC_STATUSC : (PAC Offset: 0x3C) ( R/ 32) Peripheral write protection status - Bridge C -------- */</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define PAC_STATUSC_RESETVALUE                _UINT32_(0x2000000)                                  </span><span class="comment">/*  (PAC_STATUSC) Peripheral write protection status - Bridge C  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define PAC_STATUSC_EVSYS_Pos                 _UINT32_(0)                                          </span><span class="comment">/* (PAC_STATUSC) EVSYS APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define PAC_STATUSC_EVSYS_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_EVSYS_Pos)             </span><span class="comment">/* (PAC_STATUSC) EVSYS APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define PAC_STATUSC_EVSYS(value)              (PAC_STATUSC_EVSYS_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_EVSYS_Pos)) </span><span class="comment">/* Assigment of value for EVSYS in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM0_Pos               _UINT32_(1)                                          </span><span class="comment">/* (PAC_STATUSC) SERCOM0 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM0_Msk               (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_SERCOM0_Pos)           </span><span class="comment">/* (PAC_STATUSC) SERCOM0 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM0(value)            (PAC_STATUSC_SERCOM0_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_SERCOM0_Pos)) </span><span class="comment">/* Assigment of value for SERCOM0 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM1_Pos               _UINT32_(2)                                          </span><span class="comment">/* (PAC_STATUSC) SERCOM1 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM1_Msk               (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_SERCOM1_Pos)           </span><span class="comment">/* (PAC_STATUSC) SERCOM1 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM1(value)            (PAC_STATUSC_SERCOM1_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_SERCOM1_Pos)) </span><span class="comment">/* Assigment of value for SERCOM1 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM2_Pos               _UINT32_(3)                                          </span><span class="comment">/* (PAC_STATUSC) SERCOM2 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM2_Msk               (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_SERCOM2_Pos)           </span><span class="comment">/* (PAC_STATUSC) SERCOM2 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM2(value)            (PAC_STATUSC_SERCOM2_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_SERCOM2_Pos)) </span><span class="comment">/* Assigment of value for SERCOM2 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM3_Pos               _UINT32_(4)                                          </span><span class="comment">/* (PAC_STATUSC) SERCOM3 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM3_Msk               (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_SERCOM3_Pos)           </span><span class="comment">/* (PAC_STATUSC) SERCOM3 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM3(value)            (PAC_STATUSC_SERCOM3_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_SERCOM3_Pos)) </span><span class="comment">/* Assigment of value for SERCOM3 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM4_Pos               _UINT32_(5)                                          </span><span class="comment">/* (PAC_STATUSC) SERCOM4 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM4_Msk               (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_SERCOM4_Pos)           </span><span class="comment">/* (PAC_STATUSC) SERCOM4 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM4(value)            (PAC_STATUSC_SERCOM4_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_SERCOM4_Pos)) </span><span class="comment">/* Assigment of value for SERCOM4 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM5_Pos               _UINT32_(6)                                          </span><span class="comment">/* (PAC_STATUSC) SERCOM5 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM5_Msk               (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_SERCOM5_Pos)           </span><span class="comment">/* (PAC_STATUSC) SERCOM5 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM5(value)            (PAC_STATUSC_SERCOM5_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_SERCOM5_Pos)) </span><span class="comment">/* Assigment of value for SERCOM5 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define PAC_STATUSC_CAN0_Pos                  _UINT32_(7)                                          </span><span class="comment">/* (PAC_STATUSC) CAN0 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define PAC_STATUSC_CAN0_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_CAN0_Pos)              </span><span class="comment">/* (PAC_STATUSC) CAN0 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define PAC_STATUSC_CAN0(value)               (PAC_STATUSC_CAN0_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_CAN0_Pos)) </span><span class="comment">/* Assigment of value for CAN0 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define PAC_STATUSC_CAN1_Pos                  _UINT32_(8)                                          </span><span class="comment">/* (PAC_STATUSC) CAN1 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define PAC_STATUSC_CAN1_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_CAN1_Pos)              </span><span class="comment">/* (PAC_STATUSC) CAN1 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define PAC_STATUSC_CAN1(value)               (PAC_STATUSC_CAN1_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_CAN1_Pos)) </span><span class="comment">/* Assigment of value for CAN1 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC0_Pos                  _UINT32_(9)                                          </span><span class="comment">/* (PAC_STATUSC) TCC0 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC0_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_TCC0_Pos)              </span><span class="comment">/* (PAC_STATUSC) TCC0 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC0(value)               (PAC_STATUSC_TCC0_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_TCC0_Pos)) </span><span class="comment">/* Assigment of value for TCC0 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC1_Pos                  _UINT32_(10)                                         </span><span class="comment">/* (PAC_STATUSC) TCC1 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC1_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_TCC1_Pos)              </span><span class="comment">/* (PAC_STATUSC) TCC1 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC1(value)               (PAC_STATUSC_TCC1_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_TCC1_Pos)) </span><span class="comment">/* Assigment of value for TCC1 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC2_Pos                  _UINT32_(11)                                         </span><span class="comment">/* (PAC_STATUSC) TCC2 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC2_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_TCC2_Pos)              </span><span class="comment">/* (PAC_STATUSC) TCC2 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC2(value)               (PAC_STATUSC_TCC2_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_TCC2_Pos)) </span><span class="comment">/* Assigment of value for TCC2 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC0_Pos                   _UINT32_(12)                                         </span><span class="comment">/* (PAC_STATUSC) TC0 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC0_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_TC0_Pos)               </span><span class="comment">/* (PAC_STATUSC) TC0 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC0(value)                (PAC_STATUSC_TC0_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_TC0_Pos)) </span><span class="comment">/* Assigment of value for TC0 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC1_Pos                   _UINT32_(13)                                         </span><span class="comment">/* (PAC_STATUSC) TC1 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC1_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_TC1_Pos)               </span><span class="comment">/* (PAC_STATUSC) TC1 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC1(value)                (PAC_STATUSC_TC1_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_TC1_Pos)) </span><span class="comment">/* Assigment of value for TC1 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC2_Pos                   _UINT32_(14)                                         </span><span class="comment">/* (PAC_STATUSC) TC2 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC2_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_TC2_Pos)               </span><span class="comment">/* (PAC_STATUSC) TC2 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC2(value)                (PAC_STATUSC_TC2_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_TC2_Pos)) </span><span class="comment">/* Assigment of value for TC2 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC3_Pos                   _UINT32_(15)                                         </span><span class="comment">/* (PAC_STATUSC) TC3 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC3_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_TC3_Pos)               </span><span class="comment">/* (PAC_STATUSC) TC3 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC3(value)                (PAC_STATUSC_TC3_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_TC3_Pos)) </span><span class="comment">/* Assigment of value for TC3 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC4_Pos                   _UINT32_(16)                                         </span><span class="comment">/* (PAC_STATUSC) TC4 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC4_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_TC4_Pos)               </span><span class="comment">/* (PAC_STATUSC) TC4 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC4(value)                (PAC_STATUSC_TC4_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_TC4_Pos)) </span><span class="comment">/* Assigment of value for TC4 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define PAC_STATUSC_ADC0_Pos                  _UINT32_(17)                                         </span><span class="comment">/* (PAC_STATUSC) ADC0 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define PAC_STATUSC_ADC0_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_ADC0_Pos)              </span><span class="comment">/* (PAC_STATUSC) ADC0 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define PAC_STATUSC_ADC0(value)               (PAC_STATUSC_ADC0_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_ADC0_Pos)) </span><span class="comment">/* Assigment of value for ADC0 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define PAC_STATUSC_ADC1_Pos                  _UINT32_(18)                                         </span><span class="comment">/* (PAC_STATUSC) ADC1 APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define PAC_STATUSC_ADC1_Msk                  (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_ADC1_Pos)              </span><span class="comment">/* (PAC_STATUSC) ADC1 APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define PAC_STATUSC_ADC1(value)               (PAC_STATUSC_ADC1_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_ADC1_Pos)) </span><span class="comment">/* Assigment of value for ADC1 in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SDADC_Pos                 _UINT32_(19)                                         </span><span class="comment">/* (PAC_STATUSC) SDADC APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SDADC_Msk                 (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_SDADC_Pos)             </span><span class="comment">/* (PAC_STATUSC) SDADC APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SDADC(value)              (PAC_STATUSC_SDADC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_SDADC_Pos)) </span><span class="comment">/* Assigment of value for SDADC in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define PAC_STATUSC_AC_Pos                    _UINT32_(20)                                         </span><span class="comment">/* (PAC_STATUSC) AC APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define PAC_STATUSC_AC_Msk                    (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_AC_Pos)                </span><span class="comment">/* (PAC_STATUSC) AC APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define PAC_STATUSC_AC(value)                 (PAC_STATUSC_AC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_AC_Pos)) </span><span class="comment">/* Assigment of value for AC in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define PAC_STATUSC_DAC_Pos                   _UINT32_(21)                                         </span><span class="comment">/* (PAC_STATUSC) DAC APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define PAC_STATUSC_DAC_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_DAC_Pos)               </span><span class="comment">/* (PAC_STATUSC) DAC APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define PAC_STATUSC_DAC(value)                (PAC_STATUSC_DAC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_DAC_Pos)) </span><span class="comment">/* Assigment of value for DAC in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define PAC_STATUSC_PTC_Pos                   _UINT32_(22)                                         </span><span class="comment">/* (PAC_STATUSC) PTC APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define PAC_STATUSC_PTC_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_PTC_Pos)               </span><span class="comment">/* (PAC_STATUSC) PTC APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define PAC_STATUSC_PTC(value)                (PAC_STATUSC_PTC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_PTC_Pos)) </span><span class="comment">/* Assigment of value for PTC in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define PAC_STATUSC_CCL_Pos                   _UINT32_(23)                                         </span><span class="comment">/* (PAC_STATUSC) CCL APB Protect Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define PAC_STATUSC_CCL_Msk                   (_UINT32_(0x1) &lt;&lt; PAC_STATUSC_CCL_Pos)               </span><span class="comment">/* (PAC_STATUSC) CCL APB Protect Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define PAC_STATUSC_CCL(value)                (PAC_STATUSC_CCL_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_CCL_Pos)) </span><span class="comment">/* Assigment of value for CCL in the PAC_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define PAC_STATUSC_Msk                       _UINT32_(0x00FFFFFF)                                 </span><span class="comment">/* (PAC_STATUSC) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM_Pos                _UINT32_(1)                                          </span><span class="comment">/* (PAC_STATUSC Position) SERCOMx APB Protect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM_Msk                (_UINT32_(0x3F) &lt;&lt; PAC_STATUSC_SERCOM_Pos)           </span><span class="comment">/* (PAC_STATUSC Mask) SERCOM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM(value)             (PAC_STATUSC_SERCOM_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_SERCOM_Pos)) </span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define PAC_STATUSC_CAN_Pos                   _UINT32_(7)                                          </span><span class="comment">/* (PAC_STATUSC Position) CANx APB Protect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define PAC_STATUSC_CAN_Msk                   (_UINT32_(0x3) &lt;&lt; PAC_STATUSC_CAN_Pos)               </span><span class="comment">/* (PAC_STATUSC Mask) CAN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define PAC_STATUSC_CAN(value)                (PAC_STATUSC_CAN_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_CAN_Pos)) </span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC_Pos                   _UINT32_(9)                                          </span><span class="comment">/* (PAC_STATUSC Position) TCCx APB Protect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC_Msk                   (_UINT32_(0x7) &lt;&lt; PAC_STATUSC_TCC_Pos)               </span><span class="comment">/* (PAC_STATUSC Mask) TCC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC(value)                (PAC_STATUSC_TCC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_TCC_Pos)) </span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC_Pos                    _UINT32_(12)                                         </span><span class="comment">/* (PAC_STATUSC Position) TCx APB Protect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC_Msk                    (_UINT32_(0x1F) &lt;&lt; PAC_STATUSC_TC_Pos)               </span><span class="comment">/* (PAC_STATUSC Mask) TC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC(value)                 (PAC_STATUSC_TC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_TC_Pos)) </span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define PAC_STATUSC_ADC_Pos                   _UINT32_(17)                                         </span><span class="comment">/* (PAC_STATUSC Position) ADCx APB Protect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define PAC_STATUSC_ADC_Msk                   (_UINT32_(0x3) &lt;&lt; PAC_STATUSC_ADC_Pos)               </span><span class="comment">/* (PAC_STATUSC Mask) ADC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define PAC_STATUSC_ADC(value)                (PAC_STATUSC_ADC_Msk &amp; (_UINT32_(value) &lt;&lt; PAC_STATUSC_ADC_Pos)) </span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160; </div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define PAC_WRCTRL_REG_OFST            _UINT32_(0x00)      </span><span class="comment">/* (PAC_WRCTRL) Write control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define PAC_EVCTRL_REG_OFST            _UINT32_(0x04)      </span><span class="comment">/* (PAC_EVCTRL) Event control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define PAC_INTENCLR_REG_OFST          _UINT32_(0x08)      </span><span class="comment">/* (PAC_INTENCLR) Interrupt enable clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define PAC_INTENSET_REG_OFST          _UINT32_(0x09)      </span><span class="comment">/* (PAC_INTENSET) Interrupt enable set Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_REG_OFST        _UINT32_(0x10)      </span><span class="comment">/* (PAC_INTFLAGAHB) Bridge interrupt flag status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_REG_OFST          _UINT32_(0x14)      </span><span class="comment">/* (PAC_INTFLAGA) Peripheral interrupt flag status - Bridge A Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_REG_OFST          _UINT32_(0x18)      </span><span class="comment">/* (PAC_INTFLAGB) Peripheral interrupt flag status - Bridge B Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_REG_OFST          _UINT32_(0x1C)      </span><span class="comment">/* (PAC_INTFLAGC) Peripheral interrupt flag status - Bridge C Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define PAC_STATUSA_REG_OFST           _UINT32_(0x34)      </span><span class="comment">/* (PAC_STATUSA) Peripheral write protection status - Bridge A Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define PAC_STATUSB_REG_OFST           _UINT32_(0x38)      </span><span class="comment">/* (PAC_STATUSB) Peripheral write protection status - Bridge B Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define PAC_STATUSC_REG_OFST           _UINT32_(0x3C)      </span><span class="comment">/* (PAC_STATUSC) Peripheral write protection status - Bridge C Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="structpac__registers__t.html">  450</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;{  <span class="comment">/* Peripheral Access Controller */</span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="structpac__registers__t.html#a55581da381c09f9dbe79b9e5c8245900">  452</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structpac__registers__t.html#a55581da381c09f9dbe79b9e5c8245900">PAC_WRCTRL</a>;         </div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="structpac__registers__t.html#aad5a1dda0ce43ce8f228f2ab27f9c702">  453</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structpac__registers__t.html#aad5a1dda0ce43ce8f228f2ab27f9c702">PAC_EVCTRL</a>;         </div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x03];</div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="structpac__registers__t.html#a97df8988c33129c0415d814c1da23435">  455</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structpac__registers__t.html#a97df8988c33129c0415d814c1da23435">PAC_INTENCLR</a>;       </div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="structpac__registers__t.html#a213eb13987057982104b9a18a748d127">  456</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structpac__registers__t.html#a213eb13987057982104b9a18a748d127">PAC_INTENSET</a>;       </div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0x06];</div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="structpac__registers__t.html#ac1dfc67403efab13e3cee65b8f98f464">  458</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structpac__registers__t.html#ac1dfc67403efab13e3cee65b8f98f464">PAC_INTFLAGAHB</a>;     </div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="structpac__registers__t.html#a9b5f5565057277a4c0199530cb60c4bf">  459</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structpac__registers__t.html#a9b5f5565057277a4c0199530cb60c4bf">PAC_INTFLAGA</a>;       </div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="structpac__registers__t.html#a01b7993ef8a306ea72a2e4c97bf5db6f">  460</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structpac__registers__t.html#a01b7993ef8a306ea72a2e4c97bf5db6f">PAC_INTFLAGB</a>;       </div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="structpac__registers__t.html#a65a93407cccd2a3f5e4c9c9bd1292d4a">  461</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structpac__registers__t.html#a65a93407cccd2a3f5e4c9c9bd1292d4a">PAC_INTFLAGC</a>;       </div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved3[0x14];</div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="structpac__registers__t.html#ac2ac17783edeb01175fe14ff64cb5649">  463</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structpac__registers__t.html#ac2ac17783edeb01175fe14ff64cb5649">PAC_STATUSA</a>;        </div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="structpac__registers__t.html#afca27051d4faea0ad77447629563c600">  464</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structpac__registers__t.html#afca27051d4faea0ad77447629563c600">PAC_STATUSB</a>;        </div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="structpac__registers__t.html#a41657cb22034758a4413b55eeeef62ba">  465</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structpac__registers__t.html#a41657cb22034758a4413b55eeeef62ba">PAC_STATUSC</a>;        </div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;} <a class="code" href="structpac__registers__t.html">pac_registers_t</a>;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160; </div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160; </div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_PAC_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="astructpac__registers__t_html"><div class="ttname"><a href="structpac__registers__t.html">pac_registers_t</a></div><div class="ttdoc">PAC register API structure.</div><div class="ttdef"><b>Definition:</b> pac.h:451</div></div>
<div class="ttc" id="astructpac__registers__t_html_a01b7993ef8a306ea72a2e4c97bf5db6f"><div class="ttname"><a href="structpac__registers__t.html#a01b7993ef8a306ea72a2e4c97bf5db6f">pac_registers_t::PAC_INTFLAGB</a></div><div class="ttdeci">__IO uint32_t PAC_INTFLAGB</div><div class="ttdef"><b>Definition:</b> pac.h:460</div></div>
<div class="ttc" id="astructpac__registers__t_html_a213eb13987057982104b9a18a748d127"><div class="ttname"><a href="structpac__registers__t.html#a213eb13987057982104b9a18a748d127">pac_registers_t::PAC_INTENSET</a></div><div class="ttdeci">__IO uint8_t PAC_INTENSET</div><div class="ttdef"><b>Definition:</b> pac.h:456</div></div>
<div class="ttc" id="astructpac__registers__t_html_a41657cb22034758a4413b55eeeef62ba"><div class="ttname"><a href="structpac__registers__t.html#a41657cb22034758a4413b55eeeef62ba">pac_registers_t::PAC_STATUSC</a></div><div class="ttdeci">__I uint32_t PAC_STATUSC</div><div class="ttdef"><b>Definition:</b> pac.h:465</div></div>
<div class="ttc" id="astructpac__registers__t_html_a55581da381c09f9dbe79b9e5c8245900"><div class="ttname"><a href="structpac__registers__t.html#a55581da381c09f9dbe79b9e5c8245900">pac_registers_t::PAC_WRCTRL</a></div><div class="ttdeci">__IO uint32_t PAC_WRCTRL</div><div class="ttdef"><b>Definition:</b> pac.h:452</div></div>
<div class="ttc" id="astructpac__registers__t_html_a65a93407cccd2a3f5e4c9c9bd1292d4a"><div class="ttname"><a href="structpac__registers__t.html#a65a93407cccd2a3f5e4c9c9bd1292d4a">pac_registers_t::PAC_INTFLAGC</a></div><div class="ttdeci">__IO uint32_t PAC_INTFLAGC</div><div class="ttdef"><b>Definition:</b> pac.h:461</div></div>
<div class="ttc" id="astructpac__registers__t_html_a97df8988c33129c0415d814c1da23435"><div class="ttname"><a href="structpac__registers__t.html#a97df8988c33129c0415d814c1da23435">pac_registers_t::PAC_INTENCLR</a></div><div class="ttdeci">__IO uint8_t PAC_INTENCLR</div><div class="ttdef"><b>Definition:</b> pac.h:455</div></div>
<div class="ttc" id="astructpac__registers__t_html_a9b5f5565057277a4c0199530cb60c4bf"><div class="ttname"><a href="structpac__registers__t.html#a9b5f5565057277a4c0199530cb60c4bf">pac_registers_t::PAC_INTFLAGA</a></div><div class="ttdeci">__IO uint32_t PAC_INTFLAGA</div><div class="ttdef"><b>Definition:</b> pac.h:459</div></div>
<div class="ttc" id="astructpac__registers__t_html_aad5a1dda0ce43ce8f228f2ab27f9c702"><div class="ttname"><a href="structpac__registers__t.html#aad5a1dda0ce43ce8f228f2ab27f9c702">pac_registers_t::PAC_EVCTRL</a></div><div class="ttdeci">__IO uint8_t PAC_EVCTRL</div><div class="ttdef"><b>Definition:</b> pac.h:453</div></div>
<div class="ttc" id="astructpac__registers__t_html_ac1dfc67403efab13e3cee65b8f98f464"><div class="ttname"><a href="structpac__registers__t.html#ac1dfc67403efab13e3cee65b8f98f464">pac_registers_t::PAC_INTFLAGAHB</a></div><div class="ttdeci">__IO uint32_t PAC_INTFLAGAHB</div><div class="ttdef"><b>Definition:</b> pac.h:458</div></div>
<div class="ttc" id="astructpac__registers__t_html_ac2ac17783edeb01175fe14ff64cb5649"><div class="ttname"><a href="structpac__registers__t.html#ac2ac17783edeb01175fe14ff64cb5649">pac_registers_t::PAC_STATUSA</a></div><div class="ttdeci">__I uint32_t PAC_STATUSA</div><div class="ttdef"><b>Definition:</b> pac.h:463</div></div>
<div class="ttc" id="astructpac__registers__t_html_afca27051d4faea0ad77447629563c600"><div class="ttname"><a href="structpac__registers__t.html#afca27051d4faea0ad77447629563c600">pac_registers_t::PAC_STATUSB</a></div><div class="ttdeci">__I uint32_t PAC_STATUSB</div><div class="ttdef"><b>Definition:</b> pac.h:464</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>pac.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
