#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Jun 08 16:02:33 2020
# Process ID: 13132
# Log file: D:/CNN2/softmax/vivado.log
# Journal file: D:/CNN2/softmax\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CNN2/softmax/softmax.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 740.758 ; gain = 169.422
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 8 for port exponent [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:32]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical_default
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2870704957 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 17:24:49 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 748.629 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 010000000xxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 769.379 ; gain = 20.750
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-529] concurrent assignment to a non-net numerator1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:18]
ERROR: [VRFC 10-529] concurrent assignment to a non-net divisor1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:19]
ERROR: [VRFC 10-529] concurrent assignment to a non-net sign is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:20]
ERROR: [VRFC 10-529] concurrent assignment to a non-net numerator1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:21]
ERROR: [VRFC 10-529] concurrent assignment to a non-net divisor1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:22]
ERROR: [VRFC 10-529] concurrent assignment to a non-net numerator1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:23]
ERROR: [VRFC 10-529] concurrent assignment to a non-net divisor1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:24]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:8]
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:77]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a assign statement for non-net numerator1 [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:22]
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a assign statement for non-net divisor1 [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:23]
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a assign statement for non-net numerator1 [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:24]
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a assign statement for non-net divisor1 [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:25]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:8]
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:78]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a assign statement for non-net divisor1 [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:23]
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a assign statement for non-net numerator1 [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:24]
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a assign statement for non-net divisor1 [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:25]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:8]
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:78]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3719380776 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 17:50:46 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 769.379 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 769.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-91] reciprical is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:42]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:8]
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:95]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:1]
[Mon Jun 08 18:07:26 2020] Launched synth_1...
Run output will be captured here: D:/CNN2/softmax/softmax.runs/synth_1/runme.log
reset_run synth_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-91] reciprical1 is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:42]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:8]
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:95]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2819786507 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 18:08:06 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 10111111011100001111000101011100 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 770.352 ; gain = 0.945
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1605441903 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 18:11:13 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 10111111011100001111000101011100 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 782.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3018718233 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 18:15:08 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 10111111011100001111000101011100 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 782.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-529] concurrent assignment to a non-net numerator1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:21]
ERROR: [VRFC 10-529] concurrent assignment to a non-net divisor1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:22]
ERROR: [VRFC 10-529] concurrent assignment to a non-net sign is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:23]
ERROR: [VRFC 10-529] concurrent assignment to a non-net numerator1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:24]
ERROR: [VRFC 10-529] concurrent assignment to a non-net divisor1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:25]
ERROR: [VRFC 10-529] concurrent assignment to a non-net numerator1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:26]
ERROR: [VRFC 10-529] concurrent assignment to a non-net divisor1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:27]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:8]
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:96]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 455109393 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 18:20:33 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 782.781 ; gain = 0.000
add_bp {D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v} 22
remove_bps -file {D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v} -line 22
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2275477852 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 18:22:22 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 782.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:99]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3773814820 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 18:25:43 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111110011100001111000010001000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 782.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:99]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2506439007 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 18:27:50 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 11000001111010110100101101001101 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 791.996 ; gain = 9.215
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v w ]
add_files D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
ERROR: [VRFC 10-46] mul1 is already declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:30]
ERROR: [VRFC 10-529] concurrent assignment to a non-net x1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:17]
ERROR: [VRFC 10-1040] module Xncalculation ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:8]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
ERROR: [VRFC 10-529] concurrent assignment to a non-net x1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:17]
ERROR: [VRFC 10-1040] module Xncalculation ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:8]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-529] concurrent assignment to a non-net D is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:37]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:10]
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:117]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1200128915 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 20:32:50 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 791.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111110100000000000000000000000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 791.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 738202707 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 20:35:38 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111110111111111111111111111111 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 791.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 791.996 ; gain = 0.000
close [ open D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v w ]
add_files D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-46] thirdterm is already declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:61]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:10]
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:121]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1338567269 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 20:58:49 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 791.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111111000000000000000000000001 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 791.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 792.621 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3363123939 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 21:00:28 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 792.621 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111111111111111111111111111111 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 792.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
ERROR: [VRFC 10-46] forthterm is already declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:64]
ERROR: [VRFC 10-1040] module reciporical ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:10]
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:123]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 465684194 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 21:02:40 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 792.621 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111111111111111111111111111111 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 792.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 793.766 ; gain = 1.145
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
WARNING: [VRFC 10-159] /* in comment [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1101355426 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 21:05:10 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 793.766 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111111111111111111111111111111 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 793.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 793.766 ; gain = 0.000
set_property top exponential [current_fileset]
update_compile_order -fileset sources_1
set_property top exponential_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1347729653 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 21:07:48 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 796.320 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011111010010011101 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 796.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 796.320 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3481719337 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 22:49:49 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 796.320 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011111010010011101 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 796.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 362785163 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 23:20:48 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 796.320 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011111010010011101 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 796.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v w ]
add_files D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v
update_compile_order -fileset sources_1
set_property top Softmax_Layer [current_fileset]
update_compile_order -fileset sources_1
set_property top Softmax_Layer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
ERROR: [VRFC 10-91] outViv is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v:19]
ERROR: [VRFC 10-1040] module division ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_behav xil_defaultlib.Softmax_Layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
ERROR: [VRFC 10-2063] Module <fp_add> not found while processing module instance <fp_add[0].add> [D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 320 for port Input_Arr [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:29]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 32 for port inputX [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:18]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 32 for port temp [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:19]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 32 for port dividend [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:35]
WARNING: [VRFC 10-278] actual bit length 320 differs from formal bit length 32 for port outDiv [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_behav xil_defaultlib.Softmax_Layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 320 for port Input_Arr [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:29]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 32 for port inputX [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:18]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 32 for port temp [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:19]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 32 for port dividend [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:35]
WARNING: [VRFC 10-278] actual bit length 320 differs from formal bit length 32 for port outDiv [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10)
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2992309576 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 08 23:58:15 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 798.078 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_behav -key {Behavioral:sim_1:Functional:Softmax_Layer} -tclbatch {Softmax_Layer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 798.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 798.078 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
ERROR: [VRFC 10-529] concurrent assignment to a non-net max is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:44]
ERROR: [VRFC 10-60] max is not a constant [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:47]
ERROR: [VRFC 10-529] concurrent assignment to a non-net max is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:48]
ERROR: [VRFC 10-1040] module Softmax_Layer ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
ERROR: [VRFC 10-529] concurrent assignment to a non-net max is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:44]
ERROR: [VRFC 10-60] max is not a constant [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:47]
ERROR: [VRFC 10-529] concurrent assignment to a non-net max is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:48]
ERROR: [VRFC 10-1040] module Softmax_Layer ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
ERROR: [VRFC 10-91] outDiv is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:42]
ERROR: [VRFC 10-60] max is not a constant [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:48]
ERROR: [VRFC 10-1040] module Softmax_Layer ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
ERROR: [VRFC 10-60] max is not a constant [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:48]
ERROR: [VRFC 10-1040] module Softmax_Layer ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:50]
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a assign statement for non-net max [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:50]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:52]
ERROR: [VRFC 10-384] bit-select or part-select is not allowed in a assign statement for non-net max [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:52]
ERROR: [VRFC 10-1040] module Softmax_Layer ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:50]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:50]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:52]
ERROR: [VRFC 10-1040] module Softmax_Layer ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
ERROR: [VRFC 10-46] i is already declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:53]
ERROR: [VRFC 10-1040] module Softmax_Layer ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
ERROR: [VRFC 10-46] i is already declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:54]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:54]
ERROR: [VRFC 10-1040] module Softmax_Layer ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:54]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:54]
ERROR: [VRFC 10-1040] module Softmax_Layer ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
set_property top reciporical_tb [current_fileset]
update_compile_order -fileset sources_1
set_property top reciporical_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3081230871 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 00:52:39 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 802.227 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111111111111111111111111111111 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 802.230 ; gain = 0.004
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 802.984 ; gain = 0.754
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3245580056 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 00:54:01 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 802.984 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111111000000000000000000000001 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 806.285 ; gain = 3.301
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 809.359 ; gain = 0.305
close [ open D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v w ]
add_files D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v
update_compile_order -fileset sources_1
set_property top Softmax_Layer_tb [current_fileset]
update_compile_order -fileset sources_1
set_property top Softmax_Layer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
ERROR: [VRFC 10-958] invalid context for genvar i [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
ERROR: [VRFC 10-529] concurrent assignment to a non-net total is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
ERROR: [VRFC 10-529] concurrent assignment to a non-net total1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:37]
ERROR: [VRFC 10-1040] module Softmax_Layer ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1779159743 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 01:38:24 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 809.359 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 811.891 ; gain = 2.531
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 814.070 ; gain = 2.180
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index 320 into total is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:40]
WARNING: [VRFC 10-597] element index 320 into total is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2237381489 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 01:42:15 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.070 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 814.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 862.680 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 203707512 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_e..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 01:43:52 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 862.680 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 862.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 862.680 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3870937965 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 01:46:49 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 862.680 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 862.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 862.680 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index 320 into total is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:40]
WARNING: [VRFC 10-597] element index 320 into total is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 390713338 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_e..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 01:53:06 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 862.680 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 862.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 862.680 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index 320 into total is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:40]
WARNING: [VRFC 10-597] element index 320 into total is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3937457557 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 01:57:56 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 862.680 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 862.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 862.680 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index 320 into total is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1422761525 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 01:59:34 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 862.680 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 862.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index 320 into total is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4270811610 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 02:00:24 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 862.680 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 862.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 862.680 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index 320 into total is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3157625332 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 02:01:16 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 862.680 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 862.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index 320 into total is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 121746490 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_e..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 02:06:26 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 893.676 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 893.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 893.828 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index 320 into total is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3460238951 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 02:08:33 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 893.828 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00111101110011001100110011001110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 893.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 893.828 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:04:58 . Memory (MB): peak = 893.828 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir D:/CNN2/softmax/softmax.sim/sim_1/behav -int_os_type 64 -int_debug_mode 0}"
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:04:59 . Memory (MB): peak = 893.828 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2961010866 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 02:17:36 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 893.828 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111101110011001100110011001110001111011100110011001100110011100011110111001100110011001100111000111101110011001100110011001110001111011100110011001100110011100011110111001100110011001100111000111101110011001100110011001110001111011100110011001100110011100011110111001100110011001100111000111101110011001100110011001110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 893.828 ; gain = 0.000
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:1]
[Tue Jun 09 02:20:29 2020] Launched synth_1...
Run output will be captured here: D:/CNN2/softmax/softmax.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1207.027 ; gain = 313.199
set_property top Softmax_Layer [current_fileset]
update_compile_order -fileset sources_1
set_property top Softmax_Layer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:1]
[Tue Jun 09 02:24:38 2020] Launched synth_1...
Run output will be captured here: D:/CNN2/softmax/softmax.runs/synth_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1563.246 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:1]
[Tue Jun 09 02:28:43 2020] Launched synth_1...
Run output will be captured here: D:/CNN2/softmax/softmax.runs/synth_1/runme.log
reset_run synth_1
set_property board_part xilinx.com:zc702:part0:0.9 [current_project]
WARNING: [Project 1-153] The current project part 'xc7z020clg400-1' does not match with the 'XILINX.COM:ZC702:PART0:0.9' board part settings. The project part will be reset to 'XILINX.COM:ZC702:PART0:0.9' board part.
INFO: [Project 1-152] Project part set to zynq (xc7z020clg484-1)
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/CNN2/softmax/softmax.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/CNN2/softmax/softmax.sim/sim_1/behav/Softmax_Layer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/CNN2/softmax/softmax.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_behav xil_defaultlib.Softmax_Layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.Softmax_Layer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 542270621 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_behav/webtalk/usage_statistics_ext_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 02:40:15 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1563.246 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_behav -key {Behavioral:sim_1:Functional:Softmax_Layer} -tclbatch {Softmax_Layer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1563.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1563.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:1]
[Tue Jun 09 02:40:53 2020] Launched synth_1...
Run output will be captured here: D:/CNN2/softmax/softmax.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 25880 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:28 ; elapsed = 00:01:21 . Memory (MB): peak = 1759.004 ; gain = 195.758
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2106.172 ; gain = 0.000
create_run synth_2 -flow {Vivado Synthesis 2015} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z020clg484-1
current_run [get_runs synth_2]
set_property part xc7a200tfbv676-2L [current_project]
INFO: [Project 1-154] The current project board 'xilinx.com:zc702:part0:0.9' is reset to empty (None). Use 'Project Settings' part selector (GUI) or issue set_property Tcl Command to set the board again.
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:1]
[Tue Jun 09 03:06:05 2020] Launched synth_2...
Run output will be captured here: D:/CNN2/softmax/softmax.runs/synth_2/runme.log
set_property board_part xilinx.com:ac701:part0:1.0 [current_project]
WARNING: [Project 1-153] The current project part 'xc7a200tfbv676-2l' does not match with the 'XILINX.COM:AC701:PART0:1.0' board part settings. The project part will be reset to 'XILINX.COM:AC701:PART0:1.0' board part.
INFO: [Project 1-152] Project part set to artix7 (xc7a200tfbg676-2)
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:1]
[Tue Jun 09 03:13:45 2020] Launched synth_2...
Run output will be captured here: D:/CNN2/softmax/softmax.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Netlist 29-17] Analyzing 11800 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:06 ; elapsed = 00:01:02 . Memory (MB): peak = 2106.172 ; gain = 0.000
write_schematic -format pdf -orientation portrait -scope current_page D:/CNN2/softmax/schematicSoftmax1.pdf
D:/CNN2/softmax/schematicSoftmax1.pdf
write_schematic -format pdf -orientation portrait -scope current_page D:/CNN2/softmax/schematic_Softmax2.pdf
D:/CNN2/softmax/schematic_Softmax2.pdf
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
close [ open D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v w ]
add_files D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v
update_compile_order -fileset sources_1
set_property top maxValue [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'maxValue' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj maxValue_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot maxValue_behav xil_defaultlib.maxValue xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot maxValue_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/maxValue_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 588921695 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/maxValue_behav/webtalk/usage_statistics_ext_xsim...."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/maxValue_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 11:29:08 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "maxValue_behav -key {Behavioral:sim_1:Functional:maxValue} -tclbatch {maxValue.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source maxValue.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'maxValue_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top Softmax_Layer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top Softmax_Layer_tb [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
ERROR: [VRFC 10-91] max is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:62]
ERROR: [VRFC 10-1040] module Softmax_Layer ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2283478850 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 11:43:16 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111101110011001100110011001110001111011100110011001100110011100011110111001100110011001100111000111101110011001100110011001110001111011100110011001100110011100011110111001100110011001100111000111101110011001100110011001110001111011100110011001100110011100011110111001100110011001100111000111101110011001100110011001110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4037757941 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 11:54:17 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:16]
ERROR: [VRFC 10-91] sizeArr is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:16]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:16]
ERROR: [VRFC 10-91] in2 is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:22]
ERROR: [VRFC 10-1040] module maxValue ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
ERROR: [VRFC 10-91] in2 is not declared [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:23]
ERROR: [VRFC 10-1040] module maxValue ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index 350 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:19]
WARNING: [VRFC 10-597] element index 350 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:21]
WARNING: [VRFC 10-597] element index 350 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:22]
WARNING: [VRFC 10-597] element index 350 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:23]
WARNING: [VRFC 10-597] element index 342 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:25]
WARNING: [VRFC 10-597] element index 342 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:27]
WARNING: [VRFC 10-597] element index 350 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:28]
WARNING: [VRFC 10-597] element index 350 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1251450720 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 12:16:47 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:17]
ERROR: [VRFC 10-1040] module maxValue ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:18]
ERROR: [VRFC 10-1040] module maxValue ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index 350 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:20]
WARNING: [VRFC 10-597] element index 350 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:22]
WARNING: [VRFC 10-597] element index 320 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:23]
WARNING: [VRFC 10-597] element index 350 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:24]
WARNING: [VRFC 10-597] element index 342 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:26]
WARNING: [VRFC 10-597] element index 342 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:28]
WARNING: [VRFC 10-597] element index 320 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2856535310 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 12:25:47 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index 350 into in1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3482887669 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 12:40:19 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1068085443 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 12:46:08 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2455880738 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:03:59 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:24]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:24]
ERROR: [VRFC 10-1280] procedural assignment to a non-register index1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:25]
ERROR: [VRFC 10-1280] procedural assignment to a non-register index1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:25]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register index1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register index1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register index1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register index1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register max is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register index1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:42]
ERROR: [VRFC 10-1280] procedural assignment to a non-register index1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:42]
ERROR: [VRFC 10-1040] module maxValue ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
ERROR: [VRFC 10-529] concurrent assignment to a non-net max is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:16]
ERROR: [VRFC 10-529] concurrent assignment to a non-net index1 is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:17]
ERROR: [VRFC 10-1040] module maxValue ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index -32 into max is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:35]
WARNING: [VRFC 10-597] element index -32 into index1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:36]
WARNING: [VRFC 10-597] element index -32 into max is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:47]
WARNING: [VRFC 10-597] element index -32 into index1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2477733505 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:12:35 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
WARNING: [VRFC 10-597] element index -32 into max is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:35]
WARNING: [VRFC 10-597] element index -32 into index1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:36]
WARNING: [VRFC 10-597] element index -32 into max is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:47]
WARNING: [VRFC 10-597] element index -32 into index1 is out of bounds [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3455685451 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:15:49 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:21]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:21]
ERROR: [VRFC 10-1040] module maxValue ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2578409456 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:20:51 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 976306801 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_e..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:22:47 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2665601588 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:24:11 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3788897785 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:26:31 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2184494172 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:27:19 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
ERROR: [VRFC 10-529] concurrent assignment to a non-net index is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:59]
ERROR: [VRFC 10-529] concurrent assignment to a non-net outmax is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:60]
ERROR: [VRFC 10-1040] module maxValue ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
ERROR: [VRFC 10-1412] syntax error near = [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:59]
ERROR: [VRFC 10-51] index is an unknown type [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:59]
ERROR: [VRFC 10-529] concurrent assignment to a non-net outmax is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:60]
ERROR: [VRFC 10-1040] module maxValue ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4268816213 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:32:01 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3620166518 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:36:40 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
ERROR: [VRFC 10-1412] syntax error near / [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:55]
ERROR: [VRFC 10-529] concurrent assignment to a non-net index is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:59]
ERROR: [VRFC 10-529] concurrent assignment to a non-net outmax is not permitted [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:60]
ERROR: [VRFC 10-1040] module maxValue ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:7]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 287718851 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_e..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:38:26 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2218086478 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:40:31 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
add_bp {D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v} 31
remove_bps -file {D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v} -line 31
add_bp {D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v} 34
add_bp {D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v} 43
remove_bps -file {D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v} -line 34
add_bp {D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v} 34
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3958793374 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:43:08 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2276.996 ; gain = 0.000
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:1]
[Tue Jun 09 13:44:35 2020] Launched synth_2...
Run output will be captured here: D:/CNN2/softmax/softmax.runs/synth_2/runme.log
reset_run synth_2
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 142419873 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_e..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:44:53 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
add_bp {D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v} 24
add_bp {D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v} 27
add_bp {D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v} 31
step
Stopped at time : 1005 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1005 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1010 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1010 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1010 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1010 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1015 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1015 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1020 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1020 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1020 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1020 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1025 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1025 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1030 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1030 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1030 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
add_bp {D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v} 30
step
Stopped at time : 1030 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1035 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1035 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1040 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1040 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1040 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1040 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1045 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1045 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1050 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1050 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1050 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1050 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1055 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1055 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1060 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1060 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1060 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1060 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1065 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1065 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1070 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1070 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1070 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1070 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1075 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1075 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1080 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1080 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1080 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1080 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1085 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1085 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 30
step
Stopped at time : 1090 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
step
Stopped at time : 1090 ns : File "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" Line 44
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 854372284 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_e..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:51:49 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111110011011011000010101111000001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1359710012 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 13:53:23 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
output Softmax layer = 00111101101011101100010111100110001111100110110110000101011110000011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
ERROR: [VRFC 10-1241] port chosenProbabilityIndex is not defined [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:13]
ERROR: [VRFC 10-1040] module Softmax_Layer ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
ERROR: [VRFC 10-1412] syntax error near < [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:26]
ERROR: [VRFC 10-1412] syntax error near "output Softmax layer = %b  [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:29]
ERROR: [VRFC 10-402] cannot assign to memory datain directly [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:34]
ERROR: [VRFC 10-394] cannot access memory datain directly [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:59]
ERROR: [VRFC 10-394] cannot access memory outS directly [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:60]
ERROR: [VRFC 10-1040] module Softmax_Layer_tb ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2646348475 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 14:02:25 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
input array Softmax layer = x output Softmax layer = x 
input array Softmax layer = 0 output Softmax layer = 0 
input array Softmax layer = 0 output Softmax layer = 1 
input array Softmax layer = 0 output Softmax layer = 0 
input array Softmax layer = 0 output Softmax layer = 1 
input array Softmax layer = 0 output Softmax layer = 0 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
ERROR: [VRFC 10-1412] syntax error near genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:16]
ERROR: [VRFC 10-1412] syntax error near $monitor [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:19]
ERROR: [VRFC 10-1040] module Softmax_Layer_tb ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:17]
ERROR: [VRFC 10-1040] module Softmax_Layer_tb ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3645287004 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 14:07:32 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
input array Softmax layer = x output Softmax layer = x 
input array Softmax layer = 0 output Softmax layer = 0 
input array Softmax layer = 0 output Softmax layer = 1 
input array Softmax layer = 0 output Softmax layer = 0 
input array Softmax layer = 0 output Softmax layer = 1 
input array Softmax layer = 0 output Softmax layer = 0 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
ERROR: [VRFC 10-1412] syntax error near end [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:27]
ERROR: [VRFC 10-1040] module Softmax_Layer_tb ignored due to previous errors [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/CNN2/softmax/softmax.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3342764416 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 14:10:13 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
input array Softmax layer = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 output Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
 Max output in Softmax layer = 110010111xxxxxxxxxxxxxxxxxxxxxxx 
input array Softmax layer = 00000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
 output Softmax layer = 00111101101011101100010111100110001111100110110110000101011110000011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
 Max output in Softmax layer = 00111110011011011000010101111000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 252834107 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_e..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 14:12:40 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Input array Softmax layer= xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 Output array Softmax layer= 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
 Max output in Softmax layer= 110010111xxxxxxxxxxxxxxxxxxxxxxx 
Input array Softmax layer= 00000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
 Output array Softmax layer= 00111101101011101100010111100110001111100110110110000101011110000011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
 Max output in Softmax layer= 00111110011011011000010101111000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2447277238 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 14:13:54 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Input array Softmax layer= xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 Output array Softmax layer= 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
 Max output in Softmax layer= 110010111xxxxxxxxxxxxxxxxxxxxxxx 
 Input array Softmax layer= 00000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
 Output array Softmax layer= 00111101101011101100010111100110001111100110110110000101011110000011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
 Max output in Softmax layer= 00111110011011011000010101111000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.996 ; gain = 0.000
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:1]
[Tue Jun 09 14:15:45 2020] Launched synth_2...
Run output will be captured here: D:/CNN2/softmax/softmax.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.996 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.996 ; gain = 0.000
set_property top Softmax_Layer [current_fileset]
update_compile_order -fileset sources_1
set_property top Softmax_Layer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:1]
[Tue Jun 09 14:18:03 2020] Launched synth_2...
Run output will be captured here: D:/CNN2/softmax/softmax.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Netlist 29-17] Analyzing 11872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2276.996 ; gain = 0.000
write_schematic -format pdf -orientation portrait -scope current_page D:/CNN2/softmax/schematic_Softmax5.pdf
D:/CNN2/softmax/schematic_Softmax5.pdf
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2353.938 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_behav xil_defaultlib.Softmax_Layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1854978039 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 14:53:48 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2353.938 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_behav -key {Behavioral:sim_1:Functional:Softmax_Layer} -tclbatch {Softmax_Layer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2353.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2353.938 ; gain = 0.000
set_property top Softmax_Layer_tb [current_fileset]
update_compile_order -fileset sources_1
set_property top Softmax_Layer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3583927743 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 14:56:03 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Input array Softmax layer= xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 Output array Softmax layer= 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
 Max output in Softmax layer= 110010111xxxxxxxxxxxxxxxxxxxxxxx 
 Input array Softmax layer= 00000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
 Output array Softmax layer= 00111101101011101100010111100110001111100110110110000101011110000011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
 Max output in Softmax layer= 00111110011011011000010101111000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2353.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2353.938 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 09 14:56:54 2020...
