// Seed: 1319371206
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  supply1 id_6 = 1;
  wire id_7;
endmodule
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri0 id_6,
    input uwire id_7
    , id_17,
    input supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    input tri id_13,
    input tri1 id_14,
    output supply1 id_15
);
  initial id_15 = 1;
  xnor primCall (id_1, id_4, id_13, id_11, id_3, id_2, id_0, id_7, id_17, id_10, id_8, id_14);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  assign modCall_1.id_6 = 0;
  assign module_1 = 1 ? id_8 : id_10;
endmodule
