
*** Running vivado
    with args -log fmchc_python1300c_v_vid_in_axi4s_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fmchc_python1300c_v_vid_in_axi4s_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fmchc_python1300c_v_vid_in_axi4s_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 353.227 ; gain = 142.543
INFO: [Synth 8-638] synthesizing module 'fmchc_python1300c_v_vid_in_axi4s_0_0' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_v_vid_in_axi4s_0_0/synth/fmchc_python1300c_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_5' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:782]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_5_formatter' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:570]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_5_formatter' (1#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:570]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_5_coupler' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_5_coupler' (32#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_5' (33#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/3c71/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:782]
INFO: [Synth 8-256] done synthesizing module 'fmchc_python1300c_v_vid_in_axi4s_0_0' (34#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_v_vid_in_axi4s_0_0/synth/fmchc_python1300c_v_vid_in_axi4s_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 564.691 ; gain = 354.008
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 564.691 ; gain = 354.008
INFO: [Device 21-403] Loading part xc7z030sbg485-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 716.020 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:30 ; elapsed = 00:01:43 . Memory (MB): peak = 716.020 ; gain = 505.336
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:30 ; elapsed = 00:01:43 . Memory (MB): peak = 716.020 ; gain = 505.336
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:43 . Memory (MB): peak = 716.020 ; gain = 505.336
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:44 . Memory (MB): peak = 716.020 ; gain = 505.336
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:46 . Memory (MB): peak = 716.020 ; gain = 505.336
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:02:02 . Memory (MB): peak = 716.020 ; gain = 505.336
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:02:02 . Memory (MB): peak = 716.020 ; gain = 505.336
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:02:02 . Memory (MB): peak = 716.020 ; gain = 505.336
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:02:03 . Memory (MB): peak = 716.020 ; gain = 505.336
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:02:03 . Memory (MB): peak = 716.020 ; gain = 505.336
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:02:03 . Memory (MB): peak = 716.020 ; gain = 505.336
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:02:03 . Memory (MB): peak = 716.020 ; gain = 505.336
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:02:03 . Memory (MB): peak = 716.020 ; gain = 505.336
Finished Renaming Generated Nets : Time (s): cpu = 00:01:50 ; elapsed = 00:02:03 . Memory (MB): peak = 716.020 ; gain = 505.336

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    35|
|3     |LUT3     |    11|
|4     |LUT4     |    34|
|5     |LUT5     |    14|
|6     |LUT6     |    13|
|7     |MUXCY    |    20|
|8     |RAMB18E1 |     1|
|9     |FDCE     |   130|
|10    |FDPE     |    27|
|11    |FDRE     |    46|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:02:03 . Memory (MB): peak = 716.020 ; gain = 505.336
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.543 ; gain = 435.820
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:03 . Memory (MB): peak = 1156.598 ; gain = 886.172
