INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/lab5/lab5.srcs/sources_1/new/arithmetic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/lab5/lab5.srcs/sources_1/new/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/lab6/lab6.srcs/sim_1/imports/lab6_files/ALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
