<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Dec 22 20:55:01 2023" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="bluex" PACKAGE="clg400" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reg_heap_id_0" PORT="clk"/>
        <CONNECTION INSTANCE="PC_0" PORT="clk"/>
        <CONNECTION INSTANCE="wrapper_mem_0" PORT="clk"/>
        <CONNECTION INSTANCE="reg_wb_0" PORT="clk"/>
        <CONNECTION INSTANCE="demux_id_0" PORT="clk"/>
        <CONNECTION INSTANCE="alu_ex_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="current_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_current_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PC_0" PORT="current_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="enable_CPU" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_enable_CPU">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="isc" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_isc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="demux_id_0" PORT="isc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="read_mem_out_inw" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_mem_out_inw">
      <CONNECTIONS>
        <CONNECTION INSTANCE="wrapper_mem_0" PORT="read_mem_out_inw"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reg_heap_id_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="PC_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="wrapper_mem_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="util_vector_logic_2" PORT="Op1"/>
        <CONNECTION INSTANCE="reg_wb_0" PORT="rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="write_mem_addr" RIGHT="0" SIGIS="undef" SIGNAME="wrapper_mem_0_write_mem_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="wrapper_mem_0" PORT="write_mem_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="write_mem_clk" SIGIS="clk" SIGNAME="wrapper_mem_0_write_mem_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="wrapper_mem_0" PORT="write_mem_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="write_mem_data" RIGHT="0" SIGIS="undef" SIGNAME="wrapper_mem_0_write_mem_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="wrapper_mem_0" PORT="write_mem_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="write_mem_en" SIGIS="undef" SIGNAME="wrapper_mem_0_write_mem_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="wrapper_mem_0" PORT="write_mem_en"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/PC_0" HWVERSION="1.0" INSTANCE="PC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PC" VLNV="xilinx.com:module_ref:PC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bluex_PC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="branch_taken_ex" SIGIS="undef" SIGNAME="alu_ex_0_branch_PC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="branch_PC"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="current_addr" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_current_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="current_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena_n" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="next_addr_branch" RIGHT="0" SIGIS="undef" SIGNAME="alu_ex_0_branch_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="branch_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="next_addr_output" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_next_addr_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_id_0" PORT="pc_next_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu_ex_0" HWVERSION="1.0" INSTANCE="alu_ex_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu_ex" VLNV="xilinx.com:module_ref:alu_ex:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bluex_alu_ex_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="alu_op_inw" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_real_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_id_0" PORT="real_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="alu_result_back" RIGHT="0" SIGIS="undef" SIGNAME="wrapper_mem_0_alu_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="alu_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="alu_src_inw" SIGIS="undef" SIGNAME="controller_id_0_alu_src">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_id_0" PORT="alu_src"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch_PC" SIGIS="undef" SIGNAME="alu_ex_0_branch_PC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="branch_taken_ex"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="branch_addr" RIGHT="0" SIGIS="undef" SIGNAME="alu_ex_0_branch_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="next_addr_branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branch_isc_flag_inw" SIGIS="undef" SIGNAME="controller_id_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_id_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch_jump_flag" SIGIS="undef" SIGNAME="alu_ex_0_branch_jump_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redirection_0" PORT="branch_taken_ex"/>
            <CONNECTION INSTANCE="demux_id_0" PORT="branch_taken"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flush" SIGIS="undef" SIGNAME="redirection_0_flush">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redirection_0" PORT="flush"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="imm_inw" RIGHT="0" SIGIS="undef" SIGNAME="aux_id_0_sext_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_id_0" PORT="sext_imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memory_to_reg" SIGIS="undef" SIGNAME="alu_ex_0_memory_to_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="memory_to_reg_inw"/>
            <CONNECTION INSTANCE="redirection_0" PORT="mem_rd_ex"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memory_to_reg_inw" SIGIS="undef" SIGNAME="controller_id_0_memory_to_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_id_0" PORT="memory_to_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memory_write" SIGIS="undef" SIGNAME="alu_ex_0_memory_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="memory_write_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memory_write_inw" SIGIS="undef" SIGNAME="controller_id_0_memory_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_id_0" PORT="memory_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pc_next_inw" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_pc_next">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_id_0" PORT="pc_next"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rd_value" RIGHT="0" SIGIS="undef" SIGNAME="alu_ex_0_rd_value">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="alu_result_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_write" SIGIS="undef" SIGNAME="alu_ex_0_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="reg_write_inw"/>
            <CONNECTION INSTANCE="redirection_0" PORT="reg_write_ex"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg_write_inw" SIGIS="undef" SIGNAME="controller_id_0_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_id_0" PORT="reg_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="rs_forward_inw" RIGHT="0" SIGIS="undef" SIGNAME="redirection_0_rs_forward">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redirection_0" PORT="rs_forward"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rs_inw" RIGHT="0" SIGIS="undef" SIGNAME="reg_heap_id_0_rs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_heap_id_0" PORT="rs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="rt_forward_inw" RIGHT="0" SIGIS="undef" SIGNAME="redirection_0_rt_forward">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redirection_0" PORT="rt_forward"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rt_inw" RIGHT="0" SIGIS="undef" SIGNAME="reg_heap_id_0_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_heap_id_0" PORT="rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="write_back_data" RIGHT="0" SIGIS="undef" SIGNAME="reg_wb_0_write_back_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_wb_0" PORT="write_back_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="alu_ex_0_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="write_data_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_reg_addr_in_inw" RIGHT="0" SIGIS="undef" SIGNAME="aux_id_0_addr_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_id_0" PORT="addr_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="write_reg_addr_out" RIGHT="0" SIGIS="undef" SIGNAME="alu_ex_0_write_reg_addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="write_reg_addr_inw"/>
            <CONNECTION INSTANCE="redirection_0" PORT="write_reg_addr_ex"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/aux_id_0" HWVERSION="1.0" INSTANCE="aux_id_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="aux_id" VLNV="xilinx.com:module_ref:aux_id:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bluex_aux_id_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="addr_flag" SIGIS="undef" SIGNAME="controller_id_0_addr_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_id_0" PORT="addr_flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="addr_rd" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_id_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="addr_reg" RIGHT="0" SIGIS="undef" SIGNAME="aux_id_0_addr_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="write_reg_addr_in_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="addr_rt" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_id_0" PORT="rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_id_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sext_imm" RIGHT="0" SIGIS="undef" SIGNAME="aux_id_0_sext_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="imm_inw"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/controller_id_0" HWVERSION="1.0" INSTANCE="controller_id_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controller_id" VLNV="xilinx.com:module_ref:controller_id:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bluex_controller_id_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="addr_flag" SIGIS="undef" SIGNAME="controller_id_0_addr_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_id_0" PORT="addr_flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="alu_src" SIGIS="undef" SIGNAME="controller_id_0_alu_src">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="alu_src_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch" SIGIS="undef" SIGNAME="controller_id_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="branch_isc_flag_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memory_to_reg" SIGIS="undef" SIGNAME="controller_id_0_memory_to_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="memory_to_reg_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memory_write" SIGIS="undef" SIGNAME="controller_id_0_memory_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="memory_write_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="real_op" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_real_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_id_0" PORT="real_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_write" SIGIS="undef" SIGNAME="controller_id_0_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="reg_write_inw"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/demux_id_0" HWVERSION="1.0" INSTANCE="demux_id_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="demux_id" VLNV="xilinx.com:module_ref:demux_id:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bluex_demux_id_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="branch_taken" SIGIS="undef" SIGNAME="alu_ex_0_branch_jump_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="branch_jump_flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena_n" SIGIS="undef" SIGNAME="redirection_0_stall">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redirection_0" PORT="stall"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_id_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="isc" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_isc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="isc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="op" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="pc_next" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_pc_next">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="pc_next_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pc_next_inw" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_next_addr_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="next_addr_output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_id_0" PORT="addr_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="real_op" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_real_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_id_0" PORT="real_op"/>
            <CONNECTION INSTANCE="redirection_0" PORT="real_op"/>
            <CONNECTION INSTANCE="alu_ex_0" PORT="alu_op_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="rfunct" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="rs" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_rs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_heap_id_0" PORT="addr_rs"/>
            <CONNECTION INSTANCE="redirection_0" PORT="rs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rt" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_id_0" PORT="addr_rt"/>
            <CONNECTION INSTANCE="reg_heap_id_0" PORT="addr_rt"/>
            <CONNECTION INSTANCE="redirection_0" PORT="rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="shamt" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/redirection_0" HWVERSION="1.0" INSTANCE="redirection_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="redirection" VLNV="xilinx.com:module_ref:redirection:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bluex_redirection_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="branch_taken_ex" SIGIS="undef" SIGNAME="alu_ex_0_branch_jump_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="branch_jump_flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="flush" SIGIS="undef" SIGNAME="redirection_0_flush">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="flush"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_rd_ex" SIGIS="undef" SIGNAME="alu_ex_0_memory_to_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="memory_to_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="real_op" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_real_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_id_0" PORT="real_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg_write_ex" SIGIS="undef" SIGNAME="alu_ex_0_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="reg_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg_write_mem" SIGIS="undef" SIGNAME="wrapper_mem_0_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="reg_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rs" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_rs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_id_0" PORT="rs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="rs_forward" RIGHT="0" SIGIS="undef" SIGNAME="redirection_0_rs_forward">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="rs_forward_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rt" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_id_0" PORT="rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="rt_forward" RIGHT="0" SIGIS="undef" SIGNAME="redirection_0_rt_forward">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="rt_forward_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="stall" SIGIS="undef" SIGNAME="redirection_0_stall">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op1"/>
            <CONNECTION INSTANCE="demux_id_0" PORT="ena_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_reg_addr_ex" RIGHT="0" SIGIS="undef" SIGNAME="alu_ex_0_write_reg_addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="write_reg_addr_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_reg_addr_mem" RIGHT="0" SIGIS="undef" SIGNAME="wrapper_mem_0_write_reg_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="write_reg_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_heap_id_0" HWVERSION="1.0" INSTANCE="reg_heap_id_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg_heap_id" VLNV="xilinx.com:module_ref:reg_heap_id:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bluex_reg_heap_id_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="addr_rs" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_rs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_id_0" PORT="rs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="addr_rt" RIGHT="0" SIGIS="undef" SIGNAME="demux_id_0_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_id_0" PORT="rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="addr_wr" RIGHT="0" SIGIS="undef" SIGNAME="reg_wb_0_write_reg_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_wb_0" PORT="write_reg_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rs" RIGHT="0" SIGIS="undef" SIGNAME="reg_heap_id_0_rs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="rs_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rt" RIGHT="0" SIGIS="undef" SIGNAME="reg_heap_id_0_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="rt_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wd" RIGHT="0" SIGIS="undef" SIGNAME="reg_wb_0_write_back_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_wb_0" PORT="write_back_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="reg_wb_0_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_wb_0" PORT="reg_write"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_wb_0" HWVERSION="1.0" INSTANCE="reg_wb_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg_wb" VLNV="xilinx.com:module_ref:reg_wb:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bluex_reg_wb_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="alu_result_inw" RIGHT="0" SIGIS="undef" SIGNAME="wrapper_mem_0_alu_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="alu_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_rd_inw" RIGHT="0" SIGIS="undef" SIGNAME="wrapper_mem_0_read_mem_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="read_mem_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memory_to_reg_inw" SIGIS="undef" SIGNAME="wrapper_mem_0_memory_to_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="memory_to_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_write" SIGIS="undef" SIGNAME="reg_wb_0_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_heap_id_0" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg_write_inw" SIGIS="undef" SIGNAME="wrapper_mem_0_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="reg_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="write_back_data" RIGHT="0" SIGIS="undef" SIGNAME="reg_wb_0_write_back_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_heap_id_0" PORT="wd"/>
            <CONNECTION INSTANCE="alu_ex_0" PORT="write_back_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="write_reg_addr" RIGHT="0" SIGIS="undef" SIGNAME="reg_wb_0_write_reg_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_heap_id_0" PORT="addr_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_reg_addr_inw" RIGHT="0" SIGIS="undef" SIGNAME="wrapper_mem_0_write_reg_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="wrapper_mem_0" PORT="write_reg_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bluex_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_enable_CPU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enable_CPU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/util_vector_logic_1" HWVERSION="2.0" INSTANCE="util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bluex_util_vector_logic_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="redirection_0_stall">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redirection_0" PORT="stall"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="ena_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/util_vector_logic_2" HWVERSION="2.0" INSTANCE="util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bluex_util_vector_logic_0_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demux_id_0" PORT="rst"/>
            <CONNECTION INSTANCE="alu_ex_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/wrapper_mem_0" HWVERSION="1.0" INSTANCE="wrapper_mem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="wrapper_mem" VLNV="xilinx.com:module_ref:wrapper_mem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bluex_wrapper_mem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="alu_result" RIGHT="0" SIGIS="undef" SIGNAME="wrapper_mem_0_alu_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_wb_0" PORT="alu_result_inw"/>
            <CONNECTION INSTANCE="alu_ex_0" PORT="alu_result_back"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="alu_result_inw" RIGHT="0" SIGIS="undef" SIGNAME="alu_ex_0_rd_value">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="rd_value"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memory_to_reg" SIGIS="undef" SIGNAME="wrapper_mem_0_memory_to_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_wb_0" PORT="memory_to_reg_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memory_to_reg_inw" SIGIS="undef" SIGNAME="alu_ex_0_memory_to_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="memory_to_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memory_write_inw" SIGIS="undef" SIGNAME="alu_ex_0_memory_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="memory_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_mem_out" RIGHT="0" SIGIS="undef" SIGNAME="wrapper_mem_0_read_mem_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_wb_0" PORT="mem_rd_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="read_mem_out_inw" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_read_mem_out_inw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="read_mem_out_inw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_write" SIGIS="undef" SIGNAME="wrapper_mem_0_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_wb_0" PORT="reg_write_inw"/>
            <CONNECTION INSTANCE="redirection_0" PORT="reg_write_mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reg_write_inw" SIGIS="undef" SIGNAME="alu_ex_0_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="reg_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="write_data_inw" RIGHT="0" SIGIS="undef" SIGNAME="alu_ex_0_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="write_mem_addr" RIGHT="0" SIGIS="undef" SIGNAME="wrapper_mem_0_write_mem_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_mem_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="write_mem_clk" SIGIS="clk" SIGNAME="wrapper_mem_0_write_mem_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_mem_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="write_mem_data" RIGHT="0" SIGIS="undef" SIGNAME="wrapper_mem_0_write_mem_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_mem_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_mem_en" SIGIS="undef" SIGNAME="wrapper_mem_0_write_mem_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="write_mem_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="write_reg_addr" RIGHT="0" SIGIS="undef" SIGNAME="wrapper_mem_0_write_reg_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_wb_0" PORT="write_reg_addr_inw"/>
            <CONNECTION INSTANCE="redirection_0" PORT="write_reg_addr_mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_reg_addr_inw" RIGHT="0" SIGIS="undef" SIGNAME="alu_ex_0_write_reg_addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_ex_0" PORT="write_reg_addr_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
