EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# LPC4337JBD144-LPC4337JBD144
#
DEF LPC4337JBD144-LPC4337JBD144 U 0 40 Y Y 1 L N
F0 "U" -2604 2504 50 H V L BNN
F1 "LPC4337JBD144-LPC4337JBD144" 2203 2503 50 H V L BNN
F2 "SOT486-1" 0 0 50 H I L BNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 0 10 -2400 -2400 2400 -2400 N
P 2 0 0 10 -2400 2400 -2400 -2400 N
P 2 0 0 10 -2400 2400 2400 2400 N
P 2 0 0 10 2400 2400 2400 -2400 N
X P4[0] 1 -800 2500 100 D 40 40 0 0 B
X P4[5] 10 -300 2500 100 D 40 40 0 0 B
X P6[10] 100 2500 0 100 L 40 40 0 0 B
X P6[11] 101 2500 -100 100 L 40 40 0 0 B
X P2[9] 102 -2500 -1300 100 R 40 40 0 0 B
X P6[12] 103 2500 -200 100 L 40 40 0 0 B
X P2[10] 104 -2500 -1400 100 R 40 40 0 0 B
X P2[11] 105 -2500 -1500 100 R 40 40 0 0 B
X P2[12] 106 -2500 -1600 100 R 40 40 0 0 B
X VDDIO 107 1100 -2500 100 U 40 40 0 0 W
X P2[13] 108 -2500 -1700 100 R 40 40 0 0 B
X VSSIO 109 2100 -2500 100 U 40 40 0 0 W
X P4[6] 11 -200 2500 100 D 40 40 0 0 B
X P7[0] 110 2500 -400 100 L 40 40 0 0 B
X VDDIO 111 1300 -2500 100 U 40 40 0 0 W
X P3[0] 112 -1800 2500 100 D 40 40 0 0 B
X P7[1] 113 2500 -500 100 L 40 40 0 0 B
X P3[1] 114 -1700 2500 100 D 40 40 0 0 B
X P7[2] 115 2500 -600 100 L 40 40 0 0 B
X P3[2] 116 -1600 2500 100 D 40 40 0 0 B
X P7[3] 117 2500 -700 100 L 40 40 0 0 B
X P3[3] 118 -1500 2500 100 D 40 40 0 0 B
X P3[4] 119 -1400 2500 100 D 40 40 0 0 B
X XTAL1 12 2000 2500 100 D 40 40 0 0 I
X PF[4] 120 2500 -1300 100 L 40 40 0 0 B
X P3[5] 121 -1300 2500 100 D 40 40 0 0 B
X P3[6] 122 -1200 2500 100 D 40 40 0 0 B
X P3[7] 123 -1100 2500 100 D 40 40 0 0 B
X P3[8] 124 -1000 2500 100 D 40 40 0 0 B
X RTCX1 125 1400 2500 100 D 40 40 0 0 I
X RTCX2 126 1000 2500 100 D 40 40 0 0 O
X VBAT 127 200 -2500 100 U 40 40 0 0 W
X ~RESET!~ 128 2500 -1500 100 L 40 40 0 0 I
X RTC_ALARM 129 100 -2500 100 U 40 40 0 0 O
X XTAL2 13 1600 2500 100 D 40 40 0 0 O
X WAKEUP0 130 -1700 -2500 100 U 40 40 0 0 I
X VDDREG 131 500 -2500 100 U 40 40 0 0 W
X P7[4] 132 2500 -800 100 L 40 40 0 0 B
X P7[5] 133 2500 -900 100 L 40 40 0 0 B
X P7[6] 134 2500 -1000 100 L 40 40 0 0 B
X VSSA 135 1800 -2500 100 U 40 40 0 0 W
X ADC0_7/ADC1_7 136 0 -2500 100 U 40 40 0 0 I
X VDDA 137 700 -2500 100 U 40 40 0 0 W
X ADC0_4/ADC1_4 138 -300 -2500 100 U 40 40 0 0 I
X ADC0_3/ADC1_3 139 -400 -2500 100 U 40 40 0 0 I
X P4[7] 14 -100 2500 100 D 40 40 0 0 B
X P7[7] 140 2500 -1100 100 L 40 40 0 0 B
X VDDIO 141 1200 -2500 100 U 40 40 0 0 W
X ADC0_6/ADC1_6 142 -100 -2500 100 U 40 40 0 0 I
X ADC0_2/ADC1_2 143 -500 -2500 100 U 40 40 0 0 I
X ADC0_5/ADC1_5 144 -200 -2500 100 U 40 40 0 0 I
X P4[8] 15 0 2500 100 D 40 40 0 0 B
X USB0_VDDA 16 1700 -2500 100 U 40 40 0 0 W
X USB0_VDDA3V3 17 1600 -2500 100 U 40 40 0 0 W
X USB0_DP 18 -1600 -2500 100 U 40 40 0 0 B
X USB0_VSSA_TERM 19 2500 -1800 100 L 40 40 0 0 W
X ADC0_1/ADC1_1 2 -600 -2500 100 U 40 40 0 0 I
X USB0_DM 20 -1500 -2500 100 U 40 40 0 0 B
X USB0_VBUS 21 -1400 -2500 100 U 40 40 0 0 B
X USB0_ID 22 -1300 -2500 100 U 40 40 0 0 I
X USB0_VSSA_REF 23 2500 -1650 100 L 40 40 0 0 W
X USB0_RREF 24 -1200 -2500 100 U 40 40 0 0 P
X VDDREG 25 300 -2500 100 U 40 40 0 0 W
X JTAG_TDI 26 -1800 -2500 100 U 40 40 0 0 I
X JTAG_TCK/SWDCLK 27 -2200 -2500 100 U 40 40 0 0 I
X DBGEN 28 -2300 -2500 100 U 40 40 0 0 I
X JTAG_!TRST 29 -2100 -2500 100 U 40 40 0 0 I
X P4[1] 3 -700 2500 100 D 40 40 0 0 B
X JTAG_TMS/SWDIO 30 -2000 -2500 100 U 40 40 0 0 I
X JTAG_TDO/SWO 31 -1900 -2500 100 U 40 40 0 0 O
X P0[0] 32 -2000 2500 100 D 40 40 0 0 B
X P4[9] 33 100 2500 100 D 40 40 0 0 B
X P0[1] 34 -1900 2500 100 D 40 40 0 0 B
X P4[10] 35 200 2500 100 D 40 40 0 0 B
X VDDIO 36 1400 -2500 100 U 40 40 0 0 W
X P5[0] 37 2500 1900 100 L 40 40 0 0 B
X P1[0] 38 -2500 1800 100 R 40 40 0 0 B
X P5[1] 39 2500 1800 100 L 40 40 0 0 B
X VSSIO 4 1900 -2500 100 U 40 40 0 0 W
X VSSIO 40 2200 -2500 100 U 40 40 0 0 W
X VDDIO 41 1000 -2500 100 U 40 40 0 0 W
X P1[1] 42 -2500 1700 100 R 40 40 0 0 B
X P1[2] 43 -2500 1600 100 R 40 40 0 0 B
X P1[3] 44 -2500 1500 100 R 40 40 0 0 B
X CLK0 45 700 2500 100 D 40 40 0 0 B
X P5[2] 46 2500 1700 100 L 40 40 0 0 B
X P1[4] 47 -2500 1400 100 R 40 40 0 0 B
X P1[5] 48 -2500 1300 100 R 40 40 0 0 B
X P1[6] 49 -2500 1200 100 R 40 40 0 0 B
X VDDIO 5 1500 -2500 100 U 40 40 0 0 W
X P1[7] 50 -2500 1100 100 R 40 40 0 0 B
X P1[8] 51 -2500 1000 100 R 40 40 0 0 B
X P1[9] 52 -2500 900 100 R 40 40 0 0 B
X P1[10] 53 -2500 800 100 R 40 40 0 0 B
X P5[3] 54 2500 1600 100 L 40 40 0 0 B
X P1[11] 55 -2500 700 100 R 40 40 0 0 B
X P1[12] 56 -2500 600 100 R 40 40 0 0 B
X P5[4] 57 2500 1500 100 L 40 40 0 0 B
X P5[5] 58 2500 1400 100 L 40 40 0 0 B
X VDDREG 59 400 -2500 100 U 40 40 0 0 W
X ADC0_0/ADC1_0/DAC 6 -700 -2500 100 U 40 40 0 0 I
X P1[13] 60 -2500 500 100 R 40 40 0 0 B
X P1[14] 61 -2500 400 100 R 40 40 0 0 B
X P1[15] 62 -2500 300 100 R 40 40 0 0 B
X P5[6] 63 2500 1300 100 L 40 40 0 0 B
X P1[16] 64 -2500 200 100 R 40 40 0 0 B
X P5[7] 65 2500 1200 100 L 40 40 0 0 B
X P1[17] 66 -2500 100 100 R 40 40 0 0 B
X P1[18] 67 -2500 0 100 R 40 40 0 0 B
X P1[19] 68 -2500 -100 100 R 40 40 0 0 B
X P9[5] 69 400 2500 100 D 40 40 0 0 B
X P4[3] 7 -500 2500 100 D 40 40 0 0 B
X P1[20] 70 -2500 -200 100 R 40 40 0 0 B
X VDDIO 71 900 -2500 100 U 40 40 0 0 W
X P9[6] 72 500 2500 100 D 40 40 0 0 B
X P6[0] 73 2500 1000 100 L 40 40 0 0 B
X P6[1] 74 2500 900 100 L 40 40 0 0 B
X P2[0] 75 -2500 -400 100 R 40 40 0 0 B
X VSSIO 76 2000 -2500 100 U 40 40 0 0 W
X VSSIO 76 2300 -2500 100 U 40 40 0 0 W
X VDDIO 77 800 -2500 100 U 40 40 0 0 W
X P6[2] 78 2500 800 100 L 40 40 0 0 B
X P6[3] 79 2500 700 100 L 40 40 0 0 B
X P4[2] 8 -600 2500 100 D 40 40 0 0 B
X P6[4] 80 2500 600 100 L 40 40 0 0 B
X P2[1] 81 -2500 -500 100 R 40 40 0 0 B
X P6[5] 82 2500 500 100 L 40 40 0 0 B
X P6[6] 83 2500 400 100 L 40 40 0 0 B
X P2[2] 84 -2500 -600 100 R 40 40 0 0 B
X P6[7] 85 2500 300 100 L 40 40 0 0 B
X P6[8] 86 2500 200 100 L 40 40 0 0 B
X P2[3] 87 -2500 -700 100 R 40 40 0 0 B
X P2[4] 88 -2500 -800 100 R 40 40 0 0 B
X USB1_DP 89 -1100 -2500 100 U 40 40 0 0 B
X P4[4] 9 -400 2500 100 D 40 40 0 0 B
X USB1_DM 90 -1000 -2500 100 U 40 40 0 0 B
X P2[5] 91 -2500 -900 100 R 40 40 0 0 B
X I2C0_SCL 92 -900 -2500 100 U 40 40 0 0 B
X I2C0_SDA 93 -800 -2500 100 U 40 40 0 0 B
X VDDREG 94 600 -2500 100 U 40 40 0 0 W
X P2[6] 95 -2500 -1000 100 R 40 40 0 0 B
X P2[7] 96 -2500 -1100 100 R 40 40 0 0 B
X P6[9] 97 2500 100 100 L 40 40 0 0 B
X P2[8] 98 -2500 -1200 100 R 40 40 0 0 B
X CLK2 99 800 2500 100 D 40 40 0 0 B
ENDDRAW
ENDDEF
#
#End Library
