-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GAT_compute_one_graph_compute_attention_coefficients_sum is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    all_scores_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    all_scores_V_ce0 : OUT STD_LOGIC;
    all_scores_V_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    all_scores_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    all_scores_V_ce1 : OUT STD_LOGIC;
    all_scores_V_we1 : OUT STD_LOGIC;
    all_scores_V_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    all_scores_V_q1 : IN STD_LOGIC_VECTOR (27 downto 0);
    connectivity_mask_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    connectivity_mask_ce0 : OUT STD_LOGIC;
    connectivity_mask_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    connectivity_mask_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    connectivity_mask_ce1 : OUT STD_LOGIC;
    connectivity_mask_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    attention_coefficients_sum_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    attention_coefficients_sum_V_ce1 : OUT STD_LOGIC;
    attention_coefficients_sum_V_we1 : OUT STD_LOGIC;
    attention_coefficients_sum_V_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_exp_28_10_s_fu_308_p_din1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    grp_exp_28_10_s_fu_308_p_dout0 : IN STD_LOGIC_VECTOR (27 downto 0);
    grp_exp_28_10_s_fu_308_p_ce : OUT STD_LOGIC;
    grp_exp_28_10_s_fu_308_p_start : OUT STD_LOGIC;
    grp_exp_28_10_s_fu_308_p_ready : IN STD_LOGIC;
    grp_exp_28_10_s_fu_308_p_done : IN STD_LOGIC;
    grp_exp_28_10_s_fu_308_p_idle : IN STD_LOGIC );
end;


architecture behav of GAT_compute_one_graph_compute_attention_coefficients_sum is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv12_64 : STD_LOGIC_VECTOR (11 downto 0) := "000001100100";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_const_lv12_9 : STD_LOGIC_VECTOR (11 downto 0) := "000000001001";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";
    constant ap_const_lv12_A : STD_LOGIC_VECTOR (11 downto 0) := "000000001010";
    constant ap_const_lv12_B : STD_LOGIC_VECTOR (11 downto 0) := "000000001011";
    constant ap_const_lv16_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv12_C : STD_LOGIC_VECTOR (11 downto 0) := "000000001100";
    constant ap_const_lv12_D : STD_LOGIC_VECTOR (11 downto 0) := "000000001101";
    constant ap_const_lv16_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000110";
    constant ap_const_lv16_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000111";
    constant ap_const_lv12_E : STD_LOGIC_VECTOR (11 downto 0) := "000000001110";
    constant ap_const_lv12_F : STD_LOGIC_VECTOR (11 downto 0) := "000000001111";
    constant ap_const_lv16_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_const_lv16_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001001";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv16_A : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001010";
    constant ap_const_lv16_B : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001011";
    constant ap_const_lv12_12 : STD_LOGIC_VECTOR (11 downto 0) := "000000010010";
    constant ap_const_lv16_C : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001100";
    constant ap_const_lv16_D : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001101";
    constant ap_const_lv16_E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001110";
    constant ap_const_lv16_F : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001111";
    constant ap_const_lv16_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_const_lv16_11 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010001";
    constant ap_const_lv16_12 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010010";
    constant ap_const_lv10_64 : STD_LOGIC_VECTOR (9 downto 0) := "0001100100";
    constant ap_const_lv17_64 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001100100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state19_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_state38_pp0_stage18_iter1 : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal icmp_ln94_reg_1389 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage18 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal reg_733 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state27_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state46_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal icmp_ln98_reg_1462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state28_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal icmp_ln98_2_reg_1480 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state30_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal icmp_ln98_6_reg_1548 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state34_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal icmp_ln98_14_reg_1664 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_738 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln98_1_reg_1466 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state29_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal icmp_ln98_4_reg_1498 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state32_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal icmp_ln98_10_reg_1606 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_744 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln98_3_reg_1484 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state31_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal icmp_ln98_8_reg_1577 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state17_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_state36_pp0_stage16_iter1 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal icmp_ln98_18_reg_1717 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_750 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln98_5_reg_1502 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state33_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal icmp_ln98_12_reg_1635 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_756 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln98_7_reg_1552 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state35_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal icmp_ln98_16_reg_1693 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln94_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln94_reg_1389_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln94_reg_1389_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln94_fu_810_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln94_reg_1393 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln98_fu_854_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln98_reg_1404 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state21_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state40_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state41_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state42_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal attention_coefficients_sum_V_addr_reg_1447 : STD_LOGIC_VECTOR (8 downto 0);
    signal attention_coefficients_sum_V_addr_reg_1447_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal attention_coefficients_sum_V_addr_reg_1447_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_reg_1462_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_1_reg_1466_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state24_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state43_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal icmp_ln98_2_reg_1480_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_3_reg_1484_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state25_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state44_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal icmp_ln98_4_reg_1498_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_5_reg_1502_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln101_fu_948_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln101_reg_1506 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state26_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state45_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal all_scores_V_addr_reg_1527 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln98_6_reg_1548_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_7_reg_1552_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal all_scores_V_addr_2_reg_1556 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln98_8_reg_1577_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_9_reg_1581 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_9_reg_1581_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal all_scores_V_addr_4_reg_1585 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln98_10_reg_1606_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_11_reg_1610 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_11_reg_1610_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal all_scores_V_addr_6_reg_1614 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln98_12_reg_1635_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_13_reg_1639 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_13_reg_1639_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal all_scores_V_addr_8_reg_1643 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln98_14_reg_1664_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_15_reg_1668 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_15_reg_1668_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal all_scores_V_addr_10_reg_1672 : STD_LOGIC_VECTOR (15 downto 0);
    signal all_scores_V_load_9_reg_1688 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln98_16_reg_1693_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_17_reg_1697 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_17_reg_1697_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal all_scores_V_addr_12_reg_1701 : STD_LOGIC_VECTOR (15 downto 0);
    signal all_scores_V_load_11_reg_1712 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln98_18_reg_1717_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal all_scores_V_addr_14_reg_1721 : STD_LOGIC_VECTOR (15 downto 0);
    signal all_scores_V_load_13_reg_1732 : STD_LOGIC_VECTOR (27 downto 0);
    signal all_scores_V_addr_16_reg_1737 : STD_LOGIC_VECTOR (15 downto 0);
    signal all_scores_V_addr_18_reg_1748 : STD_LOGIC_VECTOR (15 downto 0);
    signal all_scores_V_load_15_reg_1754 : STD_LOGIC_VECTOR (27 downto 0);
    signal all_scores_V_load_17_reg_1759 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_fu_1242_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_20_fu_1248_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_21_fu_1254_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_22_fu_1260_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_23_fu_1266_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_24_fu_1272_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_25_fu_1278_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_26_fu_1284_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_27_fu_1290_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_28_fu_1296_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_state18_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_state37_pp0_stage17_iter1 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal add_ln712_29_fu_1302_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal add_ln712_30_fu_1308_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_31_fu_1314_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_32_fu_1320_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_33_fu_1326_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_34_fu_1332_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_35_fu_1338_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln712_36_fu_1344_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal grp_exp_28_10_s_fu_706_ap_ready : STD_LOGIC;
    signal grp_exp_28_10_s_fu_706_x : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_0_reg_496 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_0_reg_496 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_1_reg_508 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_1_reg_508 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_2_reg_519 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_2_reg_519 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_3_reg_530 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_3_reg_530 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_4_reg_541 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_4_reg_541 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_5_reg_552 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_5_reg_552 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_6_reg_563 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_6_reg_563 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_7_reg_574 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_7_reg_574 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_8_reg_585 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_8_reg_585 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_9_reg_596 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_9_reg_596 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_10_reg_607 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_10_reg_607 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_11_reg_618 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_11_reg_618 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_sum_V_8_11_reg_618 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_12_reg_629 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_12_reg_629 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_sum_V_8_12_reg_629 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_13_reg_640 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_13_reg_640 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_sum_V_8_13_reg_640 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_14_reg_651 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_14_reg_651 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_sum_V_8_14_reg_651 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_15_reg_662 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_15_reg_662 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_sum_V_8_15_reg_662 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_16_reg_673 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_16_reg_673 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_sum_V_8_16_reg_673 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_17_reg_684 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_17_reg_684 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_sum_V_8_17_reg_684 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter0_sum_V_8_18_reg_695 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_sum_V_8_18_reg_695 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter2_sum_V_8_18_reg_695 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_exp_28_10_s_fu_706_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op199_call_state9_state8 : BOOLEAN;
    signal ap_predicate_op226_call_state10_state9 : BOOLEAN;
    signal ap_predicate_op254_call_state11_state10 : BOOLEAN;
    signal ap_predicate_op280_call_state12_state11 : BOOLEAN;
    signal ap_predicate_op303_call_state13_state12 : BOOLEAN;
    signal ap_predicate_op323_call_state14_state13 : BOOLEAN;
    signal ap_predicate_op348_call_state15_state14 : BOOLEAN;
    signal ap_predicate_op363_call_state16_state15 : BOOLEAN;
    signal ap_predicate_op376_call_state17_state16 : BOOLEAN;
    signal ap_predicate_op388_call_state18_state17 : BOOLEAN;
    signal ap_predicate_op400_call_state19_state18 : BOOLEAN;
    signal ap_predicate_op413_call_state20_state19 : BOOLEAN;
    signal ap_predicate_op427_call_state21_state20 : BOOLEAN;
    signal ap_predicate_op442_call_state22_state21 : BOOLEAN;
    signal ap_predicate_op457_call_state23_state22 : BOOLEAN;
    signal ap_predicate_op474_call_state24_state23 : BOOLEAN;
    signal ap_predicate_op492_call_state25_state24 : BOOLEAN;
    signal ap_predicate_op511_call_state26_state25 : BOOLEAN;
    signal ap_predicate_op531_call_state27_state26 : BOOLEAN;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln98_fu_863_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_1_fu_872_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_3_fu_877_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_2_fu_889_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_3_fu_899_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_4_fu_909_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_5_fu_919_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_6_fu_929_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_7_fu_939_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_5_fu_944_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_6_fu_957_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_8_fu_967_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_9_fu_977_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_7_fu_987_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_8_fu_997_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_10_fu_1007_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_11_fu_1017_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_9_fu_1027_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_10_fu_1037_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_12_fu_1047_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_13_fu_1057_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_11_fu_1067_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_12_fu_1077_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_14_fu_1087_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_15_fu_1097_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_13_fu_1107_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_14_fu_1117_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_16_fu_1127_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_17_fu_1137_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_15_fu_1147_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_16_fu_1157_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_18_fu_1167_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_17_fu_1177_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_18_fu_1187_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_19_fu_1197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_20_fu_1207_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_21_fu_1217_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_22_fu_1227_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln101_23_fu_1237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n1_fu_146 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_n1_load : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln95_fu_830_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal nh_fu_150 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_nh_load : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln94_1_fu_818_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_fu_154 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln94_1_fu_786_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln95_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln94_fu_798_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln98_fu_854_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln98_fu_854_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln98_fu_867_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1350_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln98_1_fu_884_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln98_2_fu_894_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln98_fu_904_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln98_1_fu_914_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln98_2_fu_924_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln98_3_fu_934_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1360_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln101_fu_951_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln98_4_fu_962_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln98_5_fu_972_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln101_1_fu_982_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln101_2_fu_992_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln98_6_fu_1002_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln98_7_fu_1012_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln101_1_fu_1022_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_2_fu_1032_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln98_8_fu_1042_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln98_9_fu_1052_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln101_3_fu_1062_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_4_fu_1072_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln98_10_fu_1082_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln98_11_fu_1092_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln101_5_fu_1102_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_6_fu_1112_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln98_12_fu_1122_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln98_13_fu_1132_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln101_7_fu_1142_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_8_fu_1152_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln98_14_fu_1162_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln101_9_fu_1172_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_10_fu_1182_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_11_fu_1192_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_12_fu_1202_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_13_fu_1212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_14_fu_1222_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_15_fu_1232_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1350_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1350_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1350_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1360_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1360_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter1_stage7 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_1350_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1350_p20 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1360_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln98_fu_854_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_condition_848 : BOOLEAN;
    signal ap_condition_2362 : BOOLEAN;
    signal ap_condition_2366 : BOOLEAN;
    signal ap_condition_2370 : BOOLEAN;
    signal ap_condition_2374 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component GAT_compute_one_graph_exp_28_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (27 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component GAT_compute_one_graph_mul_5ns_8ns_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_10_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component GAT_compute_one_graph_mul_mul_10ns_7ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component GAT_compute_one_graph_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_5ns_8ns_12_1_1_U166 : component GAT_compute_one_graph_mul_5ns_8ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln98_fu_854_p0,
        din1 => mul_ln98_fu_854_p1,
        dout => mul_ln98_fu_854_p2);

    mac_muladd_3ns_7ns_5ns_10_4_1_U167 : component GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_10_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 3,
        din1_WIDTH => 7,
        din2_WIDTH => 5,
        dout_WIDTH => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1350_p0,
        din1 => grp_fu_1350_p1,
        din2 => grp_fu_1350_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1350_p3);

    mul_mul_10ns_7ns_17_4_1_U168 : component GAT_compute_one_graph_mul_mul_10ns_7ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 7,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1360_p0,
        din1 => grp_fu_1360_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1360_p2);

    flow_control_loop_pipe_sequential_init_U : component GAT_compute_one_graph_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage18,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage18)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_28_10_s_fu_706_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_28_10_s_fu_706_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_predicate_op457_call_state23_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_predicate_op442_call_state22_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_predicate_op427_call_state21_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_predicate_op413_call_state20_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_predicate_op400_call_state19_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_predicate_op388_call_state18_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_predicate_op376_call_state17_state16 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_predicate_op363_call_state16_state15 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_predicate_op348_call_state15_state14 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_predicate_op323_call_state14_state13 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_predicate_op303_call_state13_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_predicate_op280_call_state12_state11 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_predicate_op254_call_state11_state10 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_predicate_op226_call_state10_state9 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_predicate_op199_call_state9_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_predicate_op531_call_state27_state26 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_op511_call_state26_state25 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_predicate_op492_call_state25_state24 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op474_call_state24_state23 = ap_const_boolean_1)))) then 
                    grp_exp_28_10_s_fu_706_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_28_10_s_fu_706_ap_ready = ap_const_logic_1)) then 
                    grp_exp_28_10_s_fu_706_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage7))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sum_V_8_0_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln98_reg_1462_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_0_reg_496 <= grp_exp_28_10_s_fu_308_p_dout0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_0_reg_496 <= ap_phi_reg_pp0_iter0_sum_V_8_0_reg_496;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sum_V_8_10_reg_607_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln98_10_reg_1606_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_10_reg_607 <= add_ln712_28_fu_1296_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln98_10_reg_1606_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_10_reg_607 <= ap_phi_reg_pp0_iter1_sum_V_8_9_reg_596;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_10_reg_607 <= ap_phi_reg_pp0_iter0_sum_V_8_10_reg_607;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sum_V_8_1_reg_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln98_1_reg_1466_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_1_reg_508 <= add_ln712_fu_1242_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln98_1_reg_1466_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_1_reg_508 <= ap_phi_reg_pp0_iter1_sum_V_8_0_reg_496;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_1_reg_508 <= ap_phi_reg_pp0_iter0_sum_V_8_1_reg_508;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sum_V_8_2_reg_519_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln98_2_reg_1480_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_2_reg_519 <= add_ln712_20_fu_1248_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln98_2_reg_1480_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_2_reg_519 <= ap_phi_reg_pp0_iter1_sum_V_8_1_reg_508;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_2_reg_519 <= ap_phi_reg_pp0_iter0_sum_V_8_2_reg_519;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sum_V_8_3_reg_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln98_3_reg_1484_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_3_reg_530 <= add_ln712_21_fu_1254_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln98_3_reg_1484_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_3_reg_530 <= ap_phi_reg_pp0_iter1_sum_V_8_2_reg_519;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_3_reg_530 <= ap_phi_reg_pp0_iter0_sum_V_8_3_reg_530;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sum_V_8_4_reg_541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln98_4_reg_1498_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_4_reg_541 <= add_ln712_22_fu_1260_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln98_4_reg_1498_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_4_reg_541 <= ap_phi_reg_pp0_iter1_sum_V_8_3_reg_530;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_4_reg_541 <= ap_phi_reg_pp0_iter0_sum_V_8_4_reg_541;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sum_V_8_5_reg_552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln98_5_reg_1502_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_5_reg_552 <= add_ln712_23_fu_1266_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln98_5_reg_1502_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_5_reg_552 <= ap_phi_reg_pp0_iter1_sum_V_8_4_reg_541;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_5_reg_552 <= ap_phi_reg_pp0_iter0_sum_V_8_5_reg_552;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sum_V_8_6_reg_563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln98_6_reg_1548_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_6_reg_563 <= add_ln712_24_fu_1272_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln98_6_reg_1548_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_6_reg_563 <= ap_phi_reg_pp0_iter1_sum_V_8_5_reg_552;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_6_reg_563 <= ap_phi_reg_pp0_iter0_sum_V_8_6_reg_563;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sum_V_8_7_reg_574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln98_7_reg_1552_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_7_reg_574 <= add_ln712_25_fu_1278_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln98_7_reg_1552_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_7_reg_574 <= ap_phi_reg_pp0_iter1_sum_V_8_6_reg_563;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_7_reg_574 <= ap_phi_reg_pp0_iter0_sum_V_8_7_reg_574;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sum_V_8_8_reg_585_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln98_8_reg_1577_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_8_reg_585 <= add_ln712_26_fu_1284_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln98_8_reg_1577_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_8_reg_585 <= ap_phi_reg_pp0_iter1_sum_V_8_7_reg_574;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_8_reg_585 <= ap_phi_reg_pp0_iter0_sum_V_8_8_reg_585;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sum_V_8_9_reg_596_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (icmp_ln98_9_reg_1581_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_9_reg_596 <= add_ln712_27_fu_1290_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (icmp_ln98_9_reg_1581_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_9_reg_596 <= ap_phi_reg_pp0_iter1_sum_V_8_8_reg_585;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter1_sum_V_8_9_reg_596 <= ap_phi_reg_pp0_iter0_sum_V_8_9_reg_596;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_sum_V_8_11_reg_618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_848)) then
                if (((icmp_ln98_11_reg_1610_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_sum_V_8_11_reg_618 <= add_ln712_29_fu_1302_p2;
                elsif (((icmp_ln98_11_reg_1610_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_sum_V_8_11_reg_618 <= ap_phi_reg_pp0_iter1_sum_V_8_10_reg_607;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_sum_V_8_11_reg_618 <= ap_phi_reg_pp0_iter1_sum_V_8_11_reg_618;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_sum_V_8_12_reg_629_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln98_12_reg_1635_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_12_reg_629 <= add_ln712_30_fu_1308_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln98_12_reg_1635_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_12_reg_629 <= ap_phi_reg_pp0_iter2_sum_V_8_11_reg_618;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_12_reg_629 <= ap_phi_reg_pp0_iter1_sum_V_8_12_reg_629;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_sum_V_8_13_reg_640_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln98_13_reg_1639_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_13_reg_640 <= add_ln712_31_fu_1314_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln98_13_reg_1639_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_13_reg_640 <= ap_phi_reg_pp0_iter2_sum_V_8_12_reg_629;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_13_reg_640 <= ap_phi_reg_pp0_iter1_sum_V_8_13_reg_640;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_sum_V_8_14_reg_651_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln98_14_reg_1664_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_14_reg_651 <= add_ln712_32_fu_1320_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln98_14_reg_1664_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_14_reg_651 <= ap_phi_reg_pp0_iter2_sum_V_8_13_reg_640;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_14_reg_651 <= ap_phi_reg_pp0_iter1_sum_V_8_14_reg_651;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_sum_V_8_15_reg_662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln98_15_reg_1668_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_15_reg_662 <= add_ln712_33_fu_1326_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln98_15_reg_1668_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_15_reg_662 <= ap_phi_reg_pp0_iter2_sum_V_8_14_reg_651;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_15_reg_662 <= ap_phi_reg_pp0_iter1_sum_V_8_15_reg_662;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_sum_V_8_16_reg_673_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln98_16_reg_1693_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_16_reg_673 <= add_ln712_34_fu_1332_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln98_16_reg_1693_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_16_reg_673 <= ap_phi_reg_pp0_iter2_sum_V_8_15_reg_662;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_16_reg_673 <= ap_phi_reg_pp0_iter1_sum_V_8_16_reg_673;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_sum_V_8_17_reg_684_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln98_17_reg_1697_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_17_reg_684 <= add_ln712_35_fu_1338_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln98_17_reg_1697_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_17_reg_684 <= ap_phi_reg_pp0_iter2_sum_V_8_16_reg_673;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_17_reg_684 <= ap_phi_reg_pp0_iter1_sum_V_8_17_reg_684;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_sum_V_8_18_reg_695_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln98_18_reg_1717_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_18_reg_695 <= add_ln712_36_fu_1344_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln98_18_reg_1717_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_18_reg_695 <= ap_phi_reg_pp0_iter2_sum_V_8_17_reg_684;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                ap_phi_reg_pp0_iter2_sum_V_8_18_reg_695 <= ap_phi_reg_pp0_iter1_sum_V_8_18_reg_695;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln94_fu_780_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_154 <= add_ln94_1_fu_786_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_154 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    n1_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln94_fu_780_p2 = ap_const_lv1_0))) then 
                    n1_fu_146 <= add_ln95_fu_830_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    n1_fu_146 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    nh_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln94_fu_780_p2 = ap_const_lv1_0))) then 
                    nh_fu_150 <= select_ln94_1_fu_818_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    nh_fu_150 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;

    reg_738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_10_reg_1606 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_4_reg_1498 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
                reg_738 <= all_scores_V_q0;
            elsif (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_1_reg_1466 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                reg_738 <= all_scores_V_q1;
            end if; 
        end if;
    end process;

    reg_744_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_18_reg_1717 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_8_reg_1577 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)))) then 
                reg_744 <= all_scores_V_q0;
            elsif (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_3_reg_1484 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                reg_744 <= all_scores_V_q1;
            end if; 
        end if;
    end process;

    reg_750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2366)) then 
                    reg_750 <= all_scores_V_q0;
                elsif ((ap_const_boolean_1 = ap_condition_2362)) then 
                    reg_750 <= all_scores_V_q1;
                end if;
            end if; 
        end if;
    end process;

    reg_756_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_2374)) then 
                    reg_756 <= all_scores_V_q0;
                elsif ((ap_const_boolean_1 = ap_condition_2370)) then 
                    reg_756 <= all_scores_V_q1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                all_scores_V_addr_10_reg_1672 <= zext_ln101_15_fu_1147_p1(16 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                all_scores_V_addr_12_reg_1701 <= zext_ln101_17_fu_1177_p1(16 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                all_scores_V_addr_14_reg_1721 <= zext_ln101_19_fu_1197_p1(16 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then
                all_scores_V_addr_16_reg_1737 <= zext_ln101_21_fu_1217_p1(16 - 1 downto 0);
                all_scores_V_addr_18_reg_1748 <= zext_ln101_23_fu_1237_p1(16 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                    all_scores_V_addr_2_reg_1556(0) <= zext_ln101_7_fu_987_p1(16 - 1 downto 0)(0);    all_scores_V_addr_2_reg_1556(15 downto 2) <= zext_ln101_7_fu_987_p1(16 - 1 downto 0)(15 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                all_scores_V_addr_4_reg_1585 <= zext_ln101_9_fu_1027_p1(16 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                all_scores_V_addr_6_reg_1614 <= zext_ln101_11_fu_1067_p1(16 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                all_scores_V_addr_8_reg_1643 <= zext_ln101_13_fu_1107_p1(16 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                all_scores_V_addr_reg_1527 <= zext_ln101_5_fu_944_p1(16 - 1 downto 0);
                trunc_ln101_reg_1506 <= trunc_ln101_fu_948_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln98_11_reg_1610 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                all_scores_V_load_11_reg_1712 <= all_scores_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln98_13_reg_1639 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                all_scores_V_load_13_reg_1732 <= all_scores_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln98_15_reg_1668 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then
                all_scores_V_load_15_reg_1754 <= all_scores_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln98_17_reg_1697 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                all_scores_V_load_17_reg_1759 <= all_scores_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln98_9_reg_1581 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                all_scores_V_load_9_reg_1688 <= all_scores_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then
                ap_phi_reg_pp0_iter1_sum_V_8_11_reg_618 <= ap_phi_reg_pp0_iter0_sum_V_8_11_reg_618;
                ap_phi_reg_pp0_iter1_sum_V_8_12_reg_629 <= ap_phi_reg_pp0_iter0_sum_V_8_12_reg_629;
                ap_phi_reg_pp0_iter1_sum_V_8_13_reg_640 <= ap_phi_reg_pp0_iter0_sum_V_8_13_reg_640;
                ap_phi_reg_pp0_iter1_sum_V_8_14_reg_651 <= ap_phi_reg_pp0_iter0_sum_V_8_14_reg_651;
                ap_phi_reg_pp0_iter1_sum_V_8_15_reg_662 <= ap_phi_reg_pp0_iter0_sum_V_8_15_reg_662;
                ap_phi_reg_pp0_iter1_sum_V_8_16_reg_673 <= ap_phi_reg_pp0_iter0_sum_V_8_16_reg_673;
                ap_phi_reg_pp0_iter1_sum_V_8_17_reg_684 <= ap_phi_reg_pp0_iter0_sum_V_8_17_reg_684;
                ap_phi_reg_pp0_iter1_sum_V_8_18_reg_695 <= ap_phi_reg_pp0_iter0_sum_V_8_18_reg_695;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                attention_coefficients_sum_V_addr_reg_1447 <= zext_ln101_3_fu_877_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                attention_coefficients_sum_V_addr_reg_1447_pp0_iter1_reg <= attention_coefficients_sum_V_addr_reg_1447;
                attention_coefficients_sum_V_addr_reg_1447_pp0_iter2_reg <= attention_coefficients_sum_V_addr_reg_1447_pp0_iter1_reg;
                icmp_ln98_1_reg_1466_pp0_iter1_reg <= icmp_ln98_1_reg_1466;
                icmp_ln98_reg_1462_pp0_iter1_reg <= icmp_ln98_reg_1462;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln94_reg_1389 <= icmp_ln94_fu_780_p2;
                icmp_ln94_reg_1389_pp0_iter1_reg <= icmp_ln94_reg_1389;
                icmp_ln94_reg_1389_pp0_iter2_reg <= icmp_ln94_reg_1389_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                icmp_ln98_10_reg_1606 <= grp_fu_721_p2;
                icmp_ln98_11_reg_1610 <= grp_fu_727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                icmp_ln98_10_reg_1606_pp0_iter1_reg <= icmp_ln98_10_reg_1606;
                icmp_ln98_11_reg_1610_pp0_iter1_reg <= icmp_ln98_11_reg_1610;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                icmp_ln98_12_reg_1635 <= grp_fu_721_p2;
                icmp_ln98_13_reg_1639 <= grp_fu_727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                icmp_ln98_12_reg_1635_pp0_iter1_reg <= icmp_ln98_12_reg_1635;
                icmp_ln98_13_reg_1639_pp0_iter1_reg <= icmp_ln98_13_reg_1639;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                icmp_ln98_14_reg_1664 <= grp_fu_721_p2;
                icmp_ln98_15_reg_1668 <= grp_fu_727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                icmp_ln98_14_reg_1664_pp0_iter1_reg <= icmp_ln98_14_reg_1664;
                icmp_ln98_15_reg_1668_pp0_iter1_reg <= icmp_ln98_15_reg_1668;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                icmp_ln98_16_reg_1693 <= grp_fu_721_p2;
                icmp_ln98_17_reg_1697 <= grp_fu_727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                icmp_ln98_16_reg_1693_pp0_iter1_reg <= icmp_ln98_16_reg_1693;
                icmp_ln98_17_reg_1697_pp0_iter1_reg <= icmp_ln98_17_reg_1697;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                icmp_ln98_18_reg_1717 <= grp_fu_727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                icmp_ln98_18_reg_1717_pp0_iter1_reg <= icmp_ln98_18_reg_1717;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                icmp_ln98_1_reg_1466 <= grp_fu_727_p2;
                icmp_ln98_reg_1462 <= grp_fu_721_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                icmp_ln98_2_reg_1480 <= grp_fu_721_p2;
                icmp_ln98_3_reg_1484 <= grp_fu_727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                icmp_ln98_2_reg_1480_pp0_iter1_reg <= icmp_ln98_2_reg_1480;
                icmp_ln98_3_reg_1484_pp0_iter1_reg <= icmp_ln98_3_reg_1484;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                icmp_ln98_4_reg_1498 <= grp_fu_721_p2;
                icmp_ln98_5_reg_1502 <= grp_fu_727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                icmp_ln98_4_reg_1498_pp0_iter1_reg <= icmp_ln98_4_reg_1498;
                icmp_ln98_5_reg_1502_pp0_iter1_reg <= icmp_ln98_5_reg_1502;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                icmp_ln98_6_reg_1548 <= grp_fu_721_p2;
                icmp_ln98_7_reg_1552 <= grp_fu_727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                icmp_ln98_6_reg_1548_pp0_iter1_reg <= icmp_ln98_6_reg_1548;
                icmp_ln98_7_reg_1552_pp0_iter1_reg <= icmp_ln98_7_reg_1552;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                icmp_ln98_8_reg_1577 <= grp_fu_721_p2;
                icmp_ln98_9_reg_1581 <= grp_fu_727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                icmp_ln98_8_reg_1577_pp0_iter1_reg <= icmp_ln98_8_reg_1577;
                icmp_ln98_9_reg_1581_pp0_iter1_reg <= icmp_ln98_9_reg_1581;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mul_ln98_reg_1404 <= mul_ln98_fu_854_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_14_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (icmp_ln98_6_reg_1548 = ap_const_lv1_0)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln98_2_reg_1480 = ap_const_lv1_0)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln98_reg_1462 = ap_const_lv1_0)))) then
                reg_733 <= all_scores_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln94_fu_780_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln94_reg_1393 <= select_ln94_fu_810_p3;
            end if;
        end if;
    end process;
    all_scores_V_addr_2_reg_1556(1) <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage18_subdone, ap_block_pp0_stage7_subdone, ap_condition_exit_pp0_iter1_stage7, ap_idle_pp0_0to0, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage7))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln101_10_fu_1182_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_D));
    add_ln101_11_fu_1192_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_E));
    add_ln101_12_fu_1202_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_F));
    add_ln101_13_fu_1212_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_10));
    add_ln101_14_fu_1222_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_11));
    add_ln101_15_fu_1232_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_12));
    add_ln101_1_fu_1022_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_4));
    add_ln101_2_fu_1032_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_5));
    add_ln101_3_fu_1062_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_6));
    add_ln101_4_fu_1072_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_7));
    add_ln101_5_fu_1102_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_8));
    add_ln101_6_fu_1112_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_9));
    add_ln101_7_fu_1142_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_A));
    add_ln101_8_fu_1152_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_B));
    add_ln101_9_fu_1172_p2 <= std_logic_vector(unsigned(trunc_ln101_reg_1506) + unsigned(ap_const_lv16_C));
    add_ln712_20_fu_1248_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter1_sum_V_8_1_reg_508));
    add_ln712_21_fu_1254_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter1_sum_V_8_2_reg_519));
    add_ln712_22_fu_1260_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter1_sum_V_8_3_reg_530));
    add_ln712_23_fu_1266_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter1_sum_V_8_4_reg_541));
    add_ln712_24_fu_1272_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter1_sum_V_8_5_reg_552));
    add_ln712_25_fu_1278_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter1_sum_V_8_6_reg_563));
    add_ln712_26_fu_1284_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter1_sum_V_8_7_reg_574));
    add_ln712_27_fu_1290_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter1_sum_V_8_8_reg_585));
    add_ln712_28_fu_1296_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter1_sum_V_8_9_reg_596));
    add_ln712_29_fu_1302_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter1_sum_V_8_10_reg_607));
    add_ln712_30_fu_1308_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter2_sum_V_8_11_reg_618));
    add_ln712_31_fu_1314_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter2_sum_V_8_12_reg_629));
    add_ln712_32_fu_1320_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter2_sum_V_8_13_reg_640));
    add_ln712_33_fu_1326_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter2_sum_V_8_14_reg_651));
    add_ln712_34_fu_1332_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter2_sum_V_8_15_reg_662));
    add_ln712_35_fu_1338_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter2_sum_V_8_16_reg_673));
    add_ln712_36_fu_1344_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter2_sum_V_8_17_reg_684));
    add_ln712_fu_1242_p2 <= std_logic_vector(unsigned(grp_exp_28_10_s_fu_308_p_dout0) + unsigned(ap_phi_reg_pp0_iter1_sum_V_8_0_reg_496));
    add_ln94_1_fu_786_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv7_1));
    add_ln94_fu_798_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_nh_load) + unsigned(ap_const_lv3_1));
    add_ln95_fu_830_p2 <= std_logic_vector(unsigned(select_ln94_fu_810_p3) + unsigned(ap_const_lv5_1));
    add_ln98_10_fu_1082_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_E));
    add_ln98_11_fu_1092_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_F));
    add_ln98_12_fu_1122_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_10));
    add_ln98_13_fu_1132_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_11));
    add_ln98_14_fu_1162_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_12));
    add_ln98_1_fu_914_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_5));
    add_ln98_2_fu_924_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_6));
    add_ln98_3_fu_934_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_7));
    add_ln98_4_fu_962_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_8));
    add_ln98_5_fu_972_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_9));
    add_ln98_6_fu_1002_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_A));
    add_ln98_7_fu_1012_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_B));
    add_ln98_8_fu_1042_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_C));
    add_ln98_9_fu_1052_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_D));
    add_ln98_fu_904_p2 <= std_logic_vector(unsigned(mul_ln98_reg_1404) + unsigned(ap_const_lv12_4));

    all_scores_V_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage6, all_scores_V_addr_18_reg_1748, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage6, ap_block_pp0_stage7, zext_ln101_5_fu_944_p1, zext_ln101_7_fu_987_p1, zext_ln101_9_fu_1027_p1, zext_ln101_11_fu_1067_p1, zext_ln101_13_fu_1107_p1, zext_ln101_15_fu_1147_p1, zext_ln101_17_fu_1177_p1, zext_ln101_19_fu_1197_p1, zext_ln101_21_fu_1217_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                all_scores_V_address0 <= all_scores_V_addr_18_reg_1748;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                all_scores_V_address0 <= zext_ln101_21_fu_1217_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
                all_scores_V_address0 <= zext_ln101_19_fu_1197_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                all_scores_V_address0 <= zext_ln101_17_fu_1177_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                all_scores_V_address0 <= zext_ln101_15_fu_1147_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                all_scores_V_address0 <= zext_ln101_13_fu_1107_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                all_scores_V_address0 <= zext_ln101_11_fu_1067_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                all_scores_V_address0 <= zext_ln101_9_fu_1027_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                all_scores_V_address0 <= zext_ln101_7_fu_987_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                all_scores_V_address0 <= zext_ln101_5_fu_944_p1(16 - 1 downto 0);
            else 
                all_scores_V_address0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            all_scores_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    all_scores_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage18, icmp_ln94_reg_1389, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage14, icmp_ln98_1_reg_1466, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage12, icmp_ln98_3_reg_1484, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage16, icmp_ln98_5_reg_1502, ap_CS_fsm_pp0_stage13, icmp_ln98_7_reg_1552, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, all_scores_V_addr_reg_1527, all_scores_V_addr_2_reg_1556, icmp_ln98_9_reg_1581, all_scores_V_addr_4_reg_1585, icmp_ln98_11_reg_1610, all_scores_V_addr_6_reg_1614, icmp_ln98_13_reg_1639, all_scores_V_addr_8_reg_1643, icmp_ln98_15_reg_1668, all_scores_V_addr_10_reg_1672, icmp_ln98_17_reg_1697, all_scores_V_addr_12_reg_1701, all_scores_V_addr_14_reg_1721, all_scores_V_addr_16_reg_1737, all_scores_V_addr_18_reg_1748, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, zext_ln101_6_fu_957_p1, zext_ln101_8_fu_997_p1, zext_ln101_10_fu_1037_p1, zext_ln101_12_fu_1077_p1, zext_ln101_14_fu_1117_p1, zext_ln101_16_fu_1157_p1, zext_ln101_18_fu_1187_p1, zext_ln101_20_fu_1207_p1, zext_ln101_22_fu_1227_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            all_scores_V_address1 <= all_scores_V_addr_18_reg_1748;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            all_scores_V_address1 <= all_scores_V_addr_16_reg_1737;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            all_scores_V_address1 <= all_scores_V_addr_14_reg_1721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            all_scores_V_address1 <= all_scores_V_addr_12_reg_1701;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            all_scores_V_address1 <= all_scores_V_addr_10_reg_1672;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            all_scores_V_address1 <= all_scores_V_addr_8_reg_1643;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            all_scores_V_address1 <= all_scores_V_addr_6_reg_1614;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            all_scores_V_address1 <= all_scores_V_addr_4_reg_1585;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            all_scores_V_address1 <= all_scores_V_addr_2_reg_1556;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            all_scores_V_address1 <= all_scores_V_addr_reg_1527;
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln98_17_reg_1697 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln98_17_reg_1697 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)))) then 
            all_scores_V_address1 <= zext_ln101_22_fu_1227_p1(16 - 1 downto 0);
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln98_15_reg_1668 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln98_15_reg_1668 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
            all_scores_V_address1 <= zext_ln101_20_fu_1207_p1(16 - 1 downto 0);
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln98_13_reg_1639 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln98_13_reg_1639 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)))) then 
            all_scores_V_address1 <= zext_ln101_18_fu_1187_p1(16 - 1 downto 0);
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln98_11_reg_1610 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln98_11_reg_1610 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)))) then 
            all_scores_V_address1 <= zext_ln101_16_fu_1157_p1(16 - 1 downto 0);
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln98_9_reg_1581 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln98_9_reg_1581 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then 
            all_scores_V_address1 <= zext_ln101_14_fu_1117_p1(16 - 1 downto 0);
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_7_reg_1552 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_7_reg_1552 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            all_scores_V_address1 <= zext_ln101_12_fu_1077_p1(16 - 1 downto 0);
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_5_reg_1502 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_5_reg_1502 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            all_scores_V_address1 <= zext_ln101_10_fu_1037_p1(16 - 1 downto 0);
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_3_reg_1484 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_3_reg_1484 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            all_scores_V_address1 <= zext_ln101_8_fu_997_p1(16 - 1 downto 0);
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_1_reg_1466 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_1_reg_1466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            all_scores_V_address1 <= zext_ln101_6_fu_957_p1(16 - 1 downto 0);
        else 
            all_scores_V_address1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    all_scores_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            all_scores_V_ce0 <= ap_const_logic_1;
        else 
            all_scores_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    all_scores_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage18, icmp_ln94_reg_1389, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, icmp_ln98_1_reg_1466, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, icmp_ln98_3_reg_1484, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, icmp_ln98_5_reg_1502, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, icmp_ln98_7_reg_1552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, icmp_ln98_9_reg_1581, icmp_ln98_11_reg_1610, icmp_ln98_13_reg_1639, icmp_ln98_15_reg_1668, icmp_ln98_17_reg_1697, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_1_reg_1466 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_1_reg_1466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln98_15_reg_1668 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln98_15_reg_1668 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln98_11_reg_1610 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln98_11_reg_1610 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln98_13_reg_1639 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln98_13_reg_1639 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_7_reg_1552 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_7_reg_1552 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln98_17_reg_1697 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln98_17_reg_1697 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln98_9_reg_1581 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln98_9_reg_1581 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_5_reg_1502 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_5_reg_1502 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_3_reg_1484 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_3_reg_1484 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            all_scores_V_ce1 <= ap_const_logic_1;
        else 
            all_scores_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    all_scores_V_d1 <= ap_const_lv28_0;

    all_scores_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage18, icmp_ln94_reg_1389, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, icmp_ln98_reg_1462, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, icmp_ln98_2_reg_1480, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, icmp_ln98_6_reg_1548, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, icmp_ln98_14_reg_1664, icmp_ln98_1_reg_1466, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, icmp_ln98_4_reg_1498, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, icmp_ln98_10_reg_1606, icmp_ln98_3_reg_1484, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, icmp_ln98_8_reg_1577, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, icmp_ln98_18_reg_1717, icmp_ln98_5_reg_1502, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, icmp_ln98_12_reg_1635, icmp_ln98_7_reg_1552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, icmp_ln98_16_reg_1693, ap_block_pp0_stage0_11001, icmp_ln94_reg_1389_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, icmp_ln98_9_reg_1581, icmp_ln98_11_reg_1610, icmp_ln98_13_reg_1639, icmp_ln98_15_reg_1668, icmp_ln98_17_reg_1697, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln98_18_reg_1717 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln98_16_reg_1693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln98_14_reg_1664 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln98_12_reg_1635 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln98_10_reg_1606 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (icmp_ln98_6_reg_1548 = ap_const_lv1_1)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_4_reg_1498 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_1_reg_1466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln98_8_reg_1577 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (icmp_ln98_reg_1462 = ap_const_lv1_1)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln98_15_reg_1668 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (icmp_ln98_2_reg_1480 = ap_const_lv1_1)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln98_11_reg_1610 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln98_13_reg_1639 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_7_reg_1552 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln98_17_reg_1697 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln98_9_reg_1581 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_5_reg_1502 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_3_reg_1484 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            all_scores_V_we1 <= ap_const_logic_1;
        else 
            all_scores_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage15_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage16_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage17_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage18_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2362_assign_proc : process(ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, icmp_ln98_5_reg_1502)
    begin
                ap_condition_2362 <= ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln98_5_reg_1502 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9));
    end process;


    ap_condition_2366_assign_proc : process(ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, icmp_ln98_12_reg_1635)
    begin
                ap_condition_2366 <= ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln98_12_reg_1635 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13));
    end process;


    ap_condition_2370_assign_proc : process(ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, icmp_ln98_7_reg_1552)
    begin
                ap_condition_2370 <= ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln98_7_reg_1552 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10));
    end process;


    ap_condition_2374_assign_proc : process(ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, icmp_ln98_16_reg_1693)
    begin
                ap_condition_2374 <= ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln98_16_reg_1693 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15));
    end process;


    ap_condition_848_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
                ap_condition_848 <= ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18));
    end process;


    ap_condition_exit_pp0_iter0_stage18_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_subdone, icmp_ln94_reg_1389)
    begin
        if (((icmp_ln94_reg_1389 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage18_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            ap_condition_exit_pp0_iter0_stage18 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage7_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln94_reg_1389_pp0_iter1_reg, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_condition_exit_pp0_iter1_stage7 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage18;
    ap_phi_reg_pp0_iter0_sum_V_8_0_reg_496 <= ap_const_lv28_0;
    ap_phi_reg_pp0_iter0_sum_V_8_10_reg_607 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_11_reg_618 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_12_reg_629 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_13_reg_640 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_14_reg_651 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_15_reg_662 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_16_reg_673 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_17_reg_684 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_18_reg_695 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_1_reg_508 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_2_reg_519 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_3_reg_530 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_4_reg_541 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_5_reg_552 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_6_reg_563 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_7_reg_574 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_8_reg_585 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sum_V_8_9_reg_596 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op199_call_state9_state8_assign_proc : process(icmp_ln94_reg_1389, icmp_ln98_reg_1462)
    begin
                ap_predicate_op199_call_state9_state8 <= ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (icmp_ln98_reg_1462 = ap_const_lv1_0));
    end process;


    ap_predicate_op226_call_state10_state9_assign_proc : process(icmp_ln94_reg_1389, icmp_ln98_1_reg_1466)
    begin
                ap_predicate_op226_call_state10_state9 <= ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (icmp_ln98_1_reg_1466 = ap_const_lv1_0));
    end process;


    ap_predicate_op254_call_state11_state10_assign_proc : process(icmp_ln94_reg_1389, icmp_ln98_2_reg_1480)
    begin
                ap_predicate_op254_call_state11_state10 <= ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (icmp_ln98_2_reg_1480 = ap_const_lv1_0));
    end process;


    ap_predicate_op280_call_state12_state11_assign_proc : process(icmp_ln94_reg_1389, icmp_ln98_3_reg_1484)
    begin
                ap_predicate_op280_call_state12_state11 <= ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (icmp_ln98_3_reg_1484 = ap_const_lv1_0));
    end process;


    ap_predicate_op303_call_state13_state12_assign_proc : process(icmp_ln94_reg_1389, icmp_ln98_4_reg_1498)
    begin
                ap_predicate_op303_call_state13_state12 <= ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (icmp_ln98_4_reg_1498 = ap_const_lv1_0));
    end process;


    ap_predicate_op323_call_state14_state13_assign_proc : process(icmp_ln94_reg_1389, icmp_ln98_5_reg_1502)
    begin
                ap_predicate_op323_call_state14_state13 <= ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (icmp_ln98_5_reg_1502 = ap_const_lv1_0));
    end process;


    ap_predicate_op348_call_state15_state14_assign_proc : process(icmp_ln94_reg_1389, icmp_ln98_6_reg_1548)
    begin
                ap_predicate_op348_call_state15_state14 <= ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (icmp_ln98_6_reg_1548 = ap_const_lv1_0));
    end process;


    ap_predicate_op363_call_state16_state15_assign_proc : process(icmp_ln94_reg_1389, icmp_ln98_7_reg_1552)
    begin
                ap_predicate_op363_call_state16_state15 <= ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (icmp_ln98_7_reg_1552 = ap_const_lv1_0));
    end process;


    ap_predicate_op376_call_state17_state16_assign_proc : process(icmp_ln94_reg_1389, icmp_ln98_8_reg_1577)
    begin
                ap_predicate_op376_call_state17_state16 <= ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (icmp_ln98_8_reg_1577 = ap_const_lv1_0));
    end process;


    ap_predicate_op388_call_state18_state17_assign_proc : process(icmp_ln94_reg_1389, icmp_ln98_9_reg_1581)
    begin
                ap_predicate_op388_call_state18_state17 <= ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (icmp_ln98_9_reg_1581 = ap_const_lv1_0));
    end process;


    ap_predicate_op400_call_state19_state18_assign_proc : process(icmp_ln94_reg_1389, icmp_ln98_10_reg_1606)
    begin
                ap_predicate_op400_call_state19_state18 <= ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (icmp_ln98_10_reg_1606 = ap_const_lv1_0));
    end process;


    ap_predicate_op413_call_state20_state19_assign_proc : process(icmp_ln94_reg_1389, icmp_ln98_11_reg_1610)
    begin
                ap_predicate_op413_call_state20_state19 <= ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (icmp_ln98_11_reg_1610 = ap_const_lv1_0));
    end process;


    ap_predicate_op427_call_state21_state20_assign_proc : process(icmp_ln94_reg_1389, icmp_ln98_12_reg_1635)
    begin
                ap_predicate_op427_call_state21_state20 <= ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (icmp_ln98_12_reg_1635 = ap_const_lv1_0));
    end process;


    ap_predicate_op442_call_state22_state21_assign_proc : process(icmp_ln94_reg_1389_pp0_iter1_reg, icmp_ln98_13_reg_1639)
    begin
                ap_predicate_op442_call_state22_state21 <= ((icmp_ln98_13_reg_1639 = ap_const_lv1_0) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op457_call_state23_state22_assign_proc : process(icmp_ln98_14_reg_1664, icmp_ln94_reg_1389_pp0_iter1_reg)
    begin
                ap_predicate_op457_call_state23_state22 <= ((icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln98_14_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op474_call_state24_state23_assign_proc : process(icmp_ln94_reg_1389_pp0_iter1_reg, icmp_ln98_15_reg_1668)
    begin
                ap_predicate_op474_call_state24_state23 <= ((icmp_ln98_15_reg_1668 = ap_const_lv1_0) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op492_call_state25_state24_assign_proc : process(icmp_ln98_16_reg_1693, icmp_ln94_reg_1389_pp0_iter1_reg)
    begin
                ap_predicate_op492_call_state25_state24 <= ((icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln98_16_reg_1693 = ap_const_lv1_0));
    end process;


    ap_predicate_op511_call_state26_state25_assign_proc : process(icmp_ln94_reg_1389_pp0_iter1_reg, icmp_ln98_17_reg_1697)
    begin
                ap_predicate_op511_call_state26_state25 <= ((icmp_ln98_17_reg_1697 = ap_const_lv1_0) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op531_call_state27_state26_assign_proc : process(icmp_ln98_18_reg_1717, icmp_ln94_reg_1389_pp0_iter1_reg)
    begin
                ap_predicate_op531_call_state27_state26 <= ((icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln98_18_reg_1717 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage18_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_154)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_154;
        end if; 
    end process;


    ap_sig_allocacmp_n1_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, n1_fu_146, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_n1_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_n1_load <= n1_fu_146;
        end if; 
    end process;


    ap_sig_allocacmp_nh_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, nh_fu_150)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_nh_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_nh_load <= nh_fu_150;
        end if; 
    end process;

    attention_coefficients_sum_V_address1 <= attention_coefficients_sum_V_addr_reg_1447_pp0_iter2_reg;

    attention_coefficients_sum_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            attention_coefficients_sum_V_ce1 <= ap_const_logic_1;
        else 
            attention_coefficients_sum_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    attention_coefficients_sum_V_d1 <= ap_phi_reg_pp0_iter2_sum_V_8_18_reg_695;

    attention_coefficients_sum_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            attention_coefficients_sum_V_we1 <= ap_const_logic_1;
        else 
            attention_coefficients_sum_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    connectivity_mask_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, zext_ln98_1_fu_872_p1, zext_ln98_3_fu_899_p1, zext_ln98_5_fu_919_p1, zext_ln98_7_fu_939_p1, zext_ln98_9_fu_977_p1, zext_ln98_11_fu_1017_p1, zext_ln98_13_fu_1057_p1, zext_ln98_15_fu_1097_p1, zext_ln98_17_fu_1137_p1, zext_ln98_18_fu_1167_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                connectivity_mask_address0 <= zext_ln98_18_fu_1167_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                connectivity_mask_address0 <= zext_ln98_17_fu_1137_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                connectivity_mask_address0 <= zext_ln98_15_fu_1097_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                connectivity_mask_address0 <= zext_ln98_13_fu_1057_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                connectivity_mask_address0 <= zext_ln98_11_fu_1017_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                connectivity_mask_address0 <= zext_ln98_9_fu_977_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                connectivity_mask_address0 <= zext_ln98_7_fu_939_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                connectivity_mask_address0 <= zext_ln98_5_fu_919_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                connectivity_mask_address0 <= zext_ln98_3_fu_899_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                connectivity_mask_address0 <= zext_ln98_1_fu_872_p1(14 - 1 downto 0);
            else 
                connectivity_mask_address0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            connectivity_mask_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    connectivity_mask_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, zext_ln98_fu_863_p1, zext_ln98_2_fu_889_p1, zext_ln98_4_fu_909_p1, zext_ln98_6_fu_929_p1, zext_ln98_8_fu_967_p1, zext_ln98_10_fu_1007_p1, zext_ln98_12_fu_1047_p1, zext_ln98_14_fu_1087_p1, zext_ln98_16_fu_1127_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                connectivity_mask_address1 <= zext_ln98_16_fu_1127_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                connectivity_mask_address1 <= zext_ln98_14_fu_1087_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                connectivity_mask_address1 <= zext_ln98_12_fu_1047_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                connectivity_mask_address1 <= zext_ln98_10_fu_1007_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                connectivity_mask_address1 <= zext_ln98_8_fu_967_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                connectivity_mask_address1 <= zext_ln98_6_fu_929_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                connectivity_mask_address1 <= zext_ln98_4_fu_909_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                connectivity_mask_address1 <= zext_ln98_2_fu_889_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                connectivity_mask_address1 <= zext_ln98_fu_863_p1(14 - 1 downto 0);
            else 
                connectivity_mask_address1 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            connectivity_mask_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    connectivity_mask_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            connectivity_mask_ce0 <= ap_const_logic_1;
        else 
            connectivity_mask_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    connectivity_mask_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            connectivity_mask_ce1 <= ap_const_logic_1;
        else 
            connectivity_mask_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_28_10_s_fu_308_p_ce <= ap_const_logic_1;
    grp_exp_28_10_s_fu_308_p_din1 <= grp_exp_28_10_s_fu_706_x;
    grp_exp_28_10_s_fu_308_p_start <= grp_exp_28_10_s_fu_706_ap_start_reg;
    grp_exp_28_10_s_fu_706_ap_ready <= grp_exp_28_10_s_fu_308_p_ready;

    grp_exp_28_10_s_fu_706_x_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage18, icmp_ln94_reg_1389, reg_733, ap_CS_fsm_pp0_stage7, icmp_ln98_reg_1462, ap_CS_fsm_pp0_stage8, icmp_ln98_2_reg_1480, ap_CS_fsm_pp0_stage10, icmp_ln98_6_reg_1548, ap_CS_fsm_pp0_stage14, icmp_ln98_14_reg_1664, reg_738, icmp_ln98_1_reg_1466, ap_CS_fsm_pp0_stage9, icmp_ln98_4_reg_1498, ap_CS_fsm_pp0_stage12, icmp_ln98_10_reg_1606, reg_744, icmp_ln98_3_reg_1484, ap_CS_fsm_pp0_stage11, icmp_ln98_8_reg_1577, ap_CS_fsm_pp0_stage16, icmp_ln98_18_reg_1717, reg_750, icmp_ln98_5_reg_1502, ap_CS_fsm_pp0_stage13, icmp_ln98_12_reg_1635, reg_756, icmp_ln98_7_reg_1552, ap_CS_fsm_pp0_stage15, icmp_ln98_16_reg_1693, icmp_ln94_reg_1389_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, icmp_ln98_9_reg_1581, icmp_ln98_11_reg_1610, icmp_ln98_13_reg_1639, icmp_ln98_15_reg_1668, all_scores_V_load_9_reg_1688, icmp_ln98_17_reg_1697, all_scores_V_load_11_reg_1712, all_scores_V_load_13_reg_1732, all_scores_V_load_15_reg_1754, all_scores_V_load_17_reg_1759, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln98_17_reg_1697 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_exp_28_10_s_fu_706_x <= all_scores_V_load_17_reg_1759;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln98_15_reg_1668 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_exp_28_10_s_fu_706_x <= all_scores_V_load_15_reg_1754;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln98_13_reg_1639 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_exp_28_10_s_fu_706_x <= all_scores_V_load_13_reg_1732;
        elsif (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln98_11_reg_1610 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_exp_28_10_s_fu_706_x <= all_scores_V_load_11_reg_1712;
        elsif (((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage17) and (icmp_ln98_9_reg_1581 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            grp_exp_28_10_s_fu_706_x <= all_scores_V_load_9_reg_1688;
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_7_reg_1552 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln98_16_reg_1693 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_exp_28_10_s_fu_706_x <= reg_756;
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_5_reg_1502 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln98_12_reg_1635 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_exp_28_10_s_fu_706_x <= reg_750;
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_8_reg_1577 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_3_reg_1484 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln98_18_reg_1717 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            grp_exp_28_10_s_fu_706_x <= reg_744;
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_10_reg_1606 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_4_reg_1498 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln98_1_reg_1466 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_exp_28_10_s_fu_706_x <= reg_738;
        elsif ((((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (icmp_ln98_6_reg_1548 = ap_const_lv1_0)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (icmp_ln98_2_reg_1480 = ap_const_lv1_0)) or ((icmp_ln94_reg_1389 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln98_reg_1462 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_1389_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln98_14_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_exp_28_10_s_fu_706_x <= reg_733;
        else 
            grp_exp_28_10_s_fu_706_x <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1350_p0 <= grp_fu_1350_p00(3 - 1 downto 0);
    grp_fu_1350_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln94_1_fu_818_p3),10));
    grp_fu_1350_p1 <= ap_const_lv10_64(7 - 1 downto 0);
    grp_fu_1350_p2 <= grp_fu_1350_p20(5 - 1 downto 0);
    grp_fu_1350_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln94_reg_1393),10));
    grp_fu_1360_p0 <= grp_fu_1360_p00(10 - 1 downto 0);
    grp_fu_1360_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1350_p3),17));
    grp_fu_1360_p1 <= ap_const_lv17_64(7 - 1 downto 0);
    grp_fu_721_p2 <= "1" when (connectivity_mask_q1 = ap_const_lv32_80000000) else "0";
    grp_fu_727_p2 <= "1" when (connectivity_mask_q0 = ap_const_lv32_80000000) else "0";
    icmp_ln94_fu_780_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv7_4C) else "0";
    icmp_ln95_fu_804_p2 <= "1" when (ap_sig_allocacmp_n1_load = ap_const_lv5_13) else "0";
    mul_ln98_fu_854_p0 <= mul_ln98_fu_854_p00(5 - 1 downto 0);
    mul_ln98_fu_854_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln94_reg_1393),12));
    mul_ln98_fu_854_p1 <= ap_const_lv12_64(8 - 1 downto 0);
    or_ln101_1_fu_982_p2 <= (trunc_ln101_reg_1506 or ap_const_lv16_2);
    or_ln101_2_fu_992_p2 <= (trunc_ln101_reg_1506 or ap_const_lv16_3);
    or_ln101_fu_951_p2 <= (trunc_ln101_fu_948_p1 or ap_const_lv16_1);
    or_ln98_1_fu_884_p2 <= (mul_ln98_reg_1404 or ap_const_lv12_2);
    or_ln98_2_fu_894_p2 <= (mul_ln98_reg_1404 or ap_const_lv12_3);
    or_ln98_fu_867_p2 <= (mul_ln98_reg_1404 or ap_const_lv12_1);
    select_ln94_1_fu_818_p3 <= 
        add_ln94_fu_798_p2 when (icmp_ln95_fu_804_p2(0) = '1') else 
        ap_sig_allocacmp_nh_load;
    select_ln94_fu_810_p3 <= 
        ap_const_lv5_0 when (icmp_ln95_fu_804_p2(0) = '1') else 
        ap_sig_allocacmp_n1_load;
    trunc_ln101_fu_948_p1 <= grp_fu_1360_p2(16 - 1 downto 0);
    zext_ln101_10_fu_1037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_2_fu_1032_p2),64));
    zext_ln101_11_fu_1067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_3_fu_1062_p2),64));
    zext_ln101_12_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_4_fu_1072_p2),64));
    zext_ln101_13_fu_1107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_5_fu_1102_p2),64));
    zext_ln101_14_fu_1117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_6_fu_1112_p2),64));
    zext_ln101_15_fu_1147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_7_fu_1142_p2),64));
    zext_ln101_16_fu_1157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_8_fu_1152_p2),64));
    zext_ln101_17_fu_1177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_9_fu_1172_p2),64));
    zext_ln101_18_fu_1187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_10_fu_1182_p2),64));
    zext_ln101_19_fu_1197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_11_fu_1192_p2),64));
    zext_ln101_20_fu_1207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_12_fu_1202_p2),64));
    zext_ln101_21_fu_1217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_13_fu_1212_p2),64));
    zext_ln101_22_fu_1227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_14_fu_1222_p2),64));
    zext_ln101_23_fu_1237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_15_fu_1232_p2),64));
    zext_ln101_3_fu_877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1350_p3),64));
    zext_ln101_5_fu_944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1360_p2),64));
    zext_ln101_6_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln101_fu_951_p2),64));
    zext_ln101_7_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln101_1_fu_982_p2),64));
    zext_ln101_8_fu_997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln101_2_fu_992_p2),64));
    zext_ln101_9_fu_1027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln101_1_fu_1022_p2),64));
    zext_ln98_10_fu_1007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_6_fu_1002_p2),64));
    zext_ln98_11_fu_1017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_7_fu_1012_p2),64));
    zext_ln98_12_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_8_fu_1042_p2),64));
    zext_ln98_13_fu_1057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_9_fu_1052_p2),64));
    zext_ln98_14_fu_1087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_10_fu_1082_p2),64));
    zext_ln98_15_fu_1097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_11_fu_1092_p2),64));
    zext_ln98_16_fu_1127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_12_fu_1122_p2),64));
    zext_ln98_17_fu_1137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_13_fu_1132_p2),64));
    zext_ln98_18_fu_1167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_14_fu_1162_p2),64));
    zext_ln98_1_fu_872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln98_fu_867_p2),64));
    zext_ln98_2_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln98_1_fu_884_p2),64));
    zext_ln98_3_fu_899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln98_2_fu_894_p2),64));
    zext_ln98_4_fu_909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_fu_904_p2),64));
    zext_ln98_5_fu_919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_1_fu_914_p2),64));
    zext_ln98_6_fu_929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_2_fu_924_p2),64));
    zext_ln98_7_fu_939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_3_fu_934_p2),64));
    zext_ln98_8_fu_967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_4_fu_962_p2),64));
    zext_ln98_9_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_5_fu_972_p2),64));
    zext_ln98_fu_863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln98_reg_1404),64));
end behav;
