
          Lattice Mapping Report File for Design Module 'alu_fetch'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     alu_fetch_implAluFetch.ngd -o alu_fetch_implAluFetch_map.ncd -pr
     alu_fetch_implAluFetch.prf -mp alu_fetch_implAluFetch.mrp -lpf
     C:/Users/Cassandra/Desktop/Arqui2/implAluFetch/alu_fetch_implAluFetch.lpf
     -lpf C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf -c 0 -gui -msgset
     C:/Users/Cassandra/Desktop/Arqui2/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  04/11/24  03:25:14

Design Summary
--------------

   Number of registers:    239 out of  7209 (3%)
      PFU registers:          239 out of  6864 (3%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       414 out of  3432 (12%)
      SLICEs as Logic/ROM:    402 out of  3432 (12%)
      SLICEs as RAM:           12 out of  2574 (0%)
      SLICEs as Carry:         25 out of  3432 (1%)
   Number of LUT4s:        812 out of  6864 (12%)
      Number used as logic LUTs:        738
      Number used as distributed RAM:    24
      Number used as ripple logic:       50
      Number used as shift registers:     0
   Number of PIO sites used: 13 + 4(JTAG) out of 115 (15%)
   Number of block RAMs:  2 out of 26 (8%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  5
     Net clk: 11 loads, 11 rising, 0 falling (Driver: OSCinst0 )
     Net clk_0: 135 loads, 135 rising, 0 falling (Driver: clk_0_150 )

                                    Page 1




Design:  alu_fetch                                     Date:  04/11/24  03:25:14

Design Summary (cont)
---------------------
     Net logic_result_11__N_951: 6 loads, 6 rising, 0 falling (Driver:
     i1_2_lut_2_lut_2_lut_3_lut_4_lut )
     Net ALU_imp/A_temp_11__N_976: 20 loads, 20 rising, 0 falling (Driver:
     i1_2_lut_3_lut_4_lut_adj_103 )
     Net ALU_imp/substract_N_990: 1 loads, 1 rising, 0 falling (Driver:
     i16203_4_lut_4_lut )
   Number of Clock Enables:  25
     Net clk_0_enable_31: 4 loads, 4 LSLICEs
     Net clk_0_enable_145: 3 loads, 3 LSLICEs
     Net clk_0_enable_37: 7 loads, 7 LSLICEs
     Net clk_0_enable_6: 1 loads, 1 LSLICEs
     Net clk_0_enable_7: 1 loads, 1 LSLICEs
     Net clk_0_enable_67: 12 loads, 12 LSLICEs
     Net clk_0_enable_19: 1 loads, 1 LSLICEs
     Net clk_0_enable_20: 1 loads, 1 LSLICEs
     Net clk_0_enable_21: 1 loads, 1 LSLICEs
     Net stop_run_c: 1 loads, 1 LSLICEs
     Net clk_0_enable_151: 4 loads, 4 LSLICEs
     Net reset_c: 12 loads, 12 LSLICEs
     Net clk_0_enable_48: 1 loads, 1 LSLICEs
     Net clk_0_enable_60: 2 loads, 2 LSLICEs
     Net clk_0_enable_105: 13 loads, 13 LSLICEs
     Net clk_0_enable_142: 12 loads, 12 LSLICEs
     Net clk_0_enable_83: 7 loads, 7 LSLICEs
     Net clk_0_enable_63: 1 loads, 1 LSLICEs
     Net clk_0_enable_127: 6 loads, 6 LSLICEs
     Net clk_0_enable_59: 1 loads, 1 LSLICEs
     Net clk_0_enable_61: 1 loads, 1 LSLICEs
     Net clk_0_enable_87: 1 loads, 1 LSLICEs
     Net clk_0_enable_119: 2 loads, 2 LSLICEs
     Net clk_0_enable_144: 2 loads, 2 LSLICEs
     Net clk_0_enable_143: 8 loads, 8 LSLICEs
   Number of LSRs:  24
     Net control_2: 3 loads, 3 LSLICEs
     Net n9596: 1 loads, 1 LSLICEs
     Net n18880: 24 loads, 24 LSLICEs
     Net n8497: 15 loads, 15 LSLICEs
     Net reset_c: 2 loads, 0 LSLICEs
     Net n8536: 10 loads, 10 LSLICEs
     Net n8512: 7 loads, 7 LSLICEs
     Net n6348: 1 loads, 1 LSLICEs
     Net n18713: 2 loads, 2 LSLICEs
     Net n18711: 1 loads, 1 LSLICEs
     Net n4008: 1 loads, 1 LSLICEs
     Net n18738: 1 loads, 1 LSLICEs
     Net n18722: 1 loads, 1 LSLICEs
     Net n18723: 2 loads, 2 LSLICEs
     Net n18916: 6 loads, 6 LSLICEs
     Net n4358: 1 loads, 1 LSLICEs
     Net n6328: 1 loads, 1 LSLICEs
     Net n18714: 2 loads, 2 LSLICEs
     Net n3881: 1 loads, 1 LSLICEs
     Net n6324: 1 loads, 1 LSLICEs
     Net n4113: 1 loads, 1 LSLICEs
     Net n18736: 2 loads, 2 LSLICEs
     Net n3960: 1 loads, 1 LSLICEs

                                    Page 2




Design:  alu_fetch                                     Date:  04/11/24  03:25:14

Design Summary (cont)
---------------------
     Net n18907: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset_c: 83 loads
     Net control_1: 62 loads
     Net execute_instruction_2: 54 loads
     Net control_2: 51 loads
     Net control_0: 47 loads
     Net instruction_2: 45 loads
     Net global_state_3: 42 loads
     Net instruction_0: 41 loads
     Net instruction_1: 40 loads
     Net n19471: 39 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| display[6]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[5]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[4]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset               | INPUT     | LVCMOS25  |            |

                                    Page 3




Design:  alu_fetch                                     Date:  04/11/24  03:25:14

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| stop_run            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i1_2_lut_adj_144 undriven or does not drive anything - clipped.
Block i1_2_lut_adj_142 undriven or does not drive anything - clipped.
Block rpg_in_i0_i14 undriven or does not drive anything - clipped.
Block rpg_in_i0_i15 undriven or does not drive anything - clipped.
Block selector_1__I_02/RAM1 undriven or does not drive anything - clipped.
Signal clk_0_enable_41 was merged into signal stop_run_c
Signal n18910 was merged into signal control_2
Signal clk_enable_18 was merged into signal reset_c
Signal n17897 undriven or does not drive anything - clipped.
Signal n17898 undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal n19476 undriven or does not drive anything - clipped.
Signal add_519_1/S1 undriven or does not drive anything - clipped.
Signal add_519_1/S0 undriven or does not drive anything - clipped.
Signal add_519_1/CI undriven or does not drive anything - clipped.
Signal add_7_1/S0 undriven or does not drive anything - clipped.
Signal add_7_1/CI undriven or does not drive anything - clipped.
Signal add_163_1/S0 undriven or does not drive anything - clipped.
Signal add_163_1/CI undriven or does not drive anything - clipped.
Signal add_519_9/CO undriven or does not drive anything - clipped.
Signal count_674_add_4_1/S0 undriven or does not drive anything - clipped.
Signal count_674_add_4_1/CI undriven or does not drive anything - clipped.
Signal add_7_9/S1 undriven or does not drive anything - clipped.
Signal add_7_9/CO undriven or does not drive anything - clipped.
Signal count_674_add_4_19/S1 undriven or does not drive anything - clipped.
Signal count_674_add_4_19/CO undriven or does not drive anything - clipped.
Signal selector_1__I_02/DO2 undriven or does not drive anything - clipped.
Signal selector_1__I_02/DO3 undriven or does not drive anything - clipped.
Signal add_163_9/S1 undriven or does not drive anything - clipped.
Signal add_163_9/CO undriven or does not drive anything - clipped.
Block i1_1_lut_rep_329 was optimized away.
Block i2116_1_lut_rep_315 was optimized away.
Block i305_1_lut_rep_342 was optimized away.
Block i1 was optimized away.
Block i2 was optimized away.
Block m0_lut was optimized away.

Memory Usage
------------

/ROM_imp:
    EBRs: 2
    RAM SLICEs: 0
    Logic SLICEs: 1
    PFU Registers: 1
    -Contains EBR mux_247:  TYPE= PDPW8KC,  Width= 6,  Depth_R= 256,  REGMODE=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR mux_246:  TYPE= PDPW8KC,  Width= 18,  Depth_R= 256,  REGMODE=

                                    Page 4




Design:  alu_fetch                                     Date:  04/11/24  03:25:14

Memory Usage (cont)
-------------------
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
/selector_1__I_02:
    EBRs: 0
    RAM SLICEs: 2
    Logic SLICEs: 0
    PFU Registers: 0
/selector_1__I_02/RAMW:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/selector_1__I_03:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/selector_1__I_04:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/selector_1__I_05:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCinst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      26.60

ASIC Components
---------------

Instance Name: OSCinst0
         Type: OSCH
Instance Name: ROM_imp/mux_247
         Type: PDPW8KC
Instance Name: ROM_imp/mux_246
         Type: PDPW8KC

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'reset_c'.
        

                                    Page 5




Design:  alu_fetch                                     Date:  04/11/24  03:25:14

GSR Usage (cont)
----------------

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'reset_c' via the GSR component.

     Type and number of components of the type: 
   Register = 129 
   PDPW8KC = 2

     Type and instance name of component: 
   Register : instruction_i0_i0
   Register : display_i0_i1
   Register : sel_i0_i1
   Register : instruction_i0_i2
   Register : rpg_write_144
   Register : instruction_i0_i1
   Register : display_i0_i2
   Register : display_i0_i3
   Register : display_i0_i4
   Register : display_i0_i5
   Register : display_i0_i6
   Register : display_i0_i7
   Register : sel_i0_i2
   Register : sel_i0_i3
   Register : sel_i0_i4
   Register : count_674__i0
   Register : count_674__i17
   Register : count_674__i16
   Register : count_674__i15
   Register : count_674__i14
   Register : count_674__i13
   Register : count_674__i12
   Register : Rdisplay_i0_i0
   Register : count_674__i11
   Register : count_674__i10
   Register : count_674__i9
   Register : count_674__i8
   Register : count_674__i7
   Register : count_674__i6
   Register : rpg_in_i0_i0
   Register : count_674__i5
   Register : count_674__i4
   Register : B_i0_i0
   Register : count_674__i3
   Register : count_674__i2
   Register : count_674__i1
   Register : Rdisplay_i0_i13
   Register : Rdisplay_i0_i12

                                    Page 6




Design:  alu_fetch                                     Date:  04/11/24  03:25:14

GSR Usage (cont)
----------------
   Register : Rdisplay_i0_i11
   Register : Rdisplay_i0_i10
   Register : Rdisplay_i0_i9
   Register : Rdisplay_i0_i8
   Register : Rdisplay_i0_i7
   Register : Rdisplay_i0_i6
   Register : Rdisplay_i0_i5
   Register : Rdisplay_i0_i4
   Register : Rdisplay_i0_i3
   Register : Rdisplay_i0_i2
   Register : Rdisplay_i0_i1
   Register : rpg_in_i0_i13
   Register : rpg_in_i0_i12
   Register : rpg_in_i0_i11
   Register : rpg_in_i0_i10
   Register : rpg_in_i0_i9
   Register : rpg_in_i0_i8
   Register : rpg_in_i0_i7
   Register : rpg_in_i0_i6
   Register : rpg_in_i0_i5
   Register : rpg_in_i0_i4
   Register : rpg_in_i0_i3
   Register : rpg_in_i0_i2
   Register : rpg_in_i0_i1
   Register : B_i0_i11
   Register : B_i0_i10
   Register : B_i0_i9
   Register : B_i0_i8
   Register : A_i0_i0
   Register : B_i0_i7
   Register : B_i0_i6
   Register : control_i0_i0
   Register : B_i0_i5
   Register : B_i0_i4
   Register : B_i0_i3
   Register : rpg_sel_i0_i0
   Register : ALU_imp/A_temp_11__I_0_i1
   Register : ALU_imp/B_temp_11__I_0_i1
   Register : ALU_imp/logic_result_11__I_0_i1
   Register : ALU_imp/substract_I_0
   Register : ALU_imp/A_temp_11__I_0_i2
   Register : ALU_imp/A_temp_11__I_0_i3
   Register : ALU_imp/A_temp_11__I_0_i4
   Register : ALU_imp/A_temp_11__I_0_i5
   Register : ALU_imp/A_temp_11__I_0_i6
   Register : ALU_imp/A_temp_11__I_0_i7
   Register : ALU_imp/A_temp_11__I_0_i8
   Register : ALU_imp/A_temp_11__I_0_i9
   Register : ALU_imp/A_temp_11__I_0_i10
   Register : ALU_imp/A_temp_11__I_0_i11
   Register : ALU_imp/A_temp_11__I_0_i12
   Register : ALU_imp/B_temp_11__I_0_i2
   Register : ALU_imp/B_temp_11__I_0_i3
   Register : ALU_imp/B_temp_11__I_0_i4
   Register : ALU_imp/B_temp_11__I_0_i5
   Register : ALU_imp/B_temp_11__I_0_i6

                                    Page 7




Design:  alu_fetch                                     Date:  04/11/24  03:25:14

GSR Usage (cont)
----------------
   Register : ALU_imp/B_temp_11__I_0_i7
   Register : ALU_imp/B_temp_11__I_0_i8
   Register : ALU_imp/B_temp_11__I_0_i9
   Register : ALU_imp/B_temp_11__I_0_i10
   Register : ALU_imp/B_temp_11__I_0_i11
   Register : ALU_imp/B_temp_11__I_0_i12
   Register : ALU_imp/logic_result_11__I_0_i2
   Register : ALU_imp/logic_result_11__I_0_i3
   Register : ALU_imp/logic_result_11__I_0_i4
   Register : ALU_imp/logic_result_11__I_0_i5
   Register : ALU_imp/logic_result_11__I_0_i6
   Register : ALU_imp/logic_result_11__I_0_i7
   Register : ALU_imp/logic_result_11__I_0_i8
   Register : ALU_imp/logic_result_11__I_0_i9
   Register : ALU_imp/logic_result_11__I_0_i10
   Register : ALU_imp/logic_result_11__I_0_i11
   Register : ALU_imp/logic_result_11__I_0_i12
   Register : B_i0_i2
   Register : B_i0_i1
   Register : A_i0_i11
   Register : A_i0_i10
   Register : A_i0_i9
   Register : A_i0_i8
   Register : A_i0_i7
   Register : A_i0_i6
   Register : A_i0_i5
   Register : A_i0_i4
   Register : A_i0_i3
   Register : A_i0_i2
   Register : A_i0_i1
   Register : control_i0_i3
   Register : control_i0_i2
   Register : control_i0_i1
   Register : rpg_sel_i0_i1
   Register : instruction_i0_i3
   PDPW8KC : ROM_imp/mux_247
   PDPW8KC : ROM_imp/mux_246

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'reset_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 68 

     Type and instance name of component: 
   Register : IR_i0_i23
   Register : IR_i0_i22
   Register : IR_i0_i21
   Register : IR_i0_i20
   Register : IR_i0_i19
   Register : IR_i0_i18

                                    Page 8




Design:  alu_fetch                                     Date:  04/11/24  03:25:14

GSR Usage (cont)
----------------
   Register : IR_i0_i17
   Register : IR_i0_i16
   Register : IR_i0_i15
   Register : IR_i0_i14
   Register : IR_i0_i13
   Register : IR_i0_i12
   Register : IR_i0_i11
   Register : IR_i0_i10
   Register : IR_i0_i9
   Register : IR_i0_i8
   Register : IR_i0_i7
   Register : IR_i0_i6
   Register : IR_i0_i5
   Register : IR_i0_i4
   Register : IR_i0_i3
   Register : IR_i0_i2
   Register : IR_i0_i1
   Register : IR_i0_i0
   Register : MBR_i0_i0
   Register : MBR_i0_i23
   Register : MBR_i0_i22
   Register : MBR_i0_i21
   Register : MBR_i0_i20
   Register : MBR_i0_i19
   Register : MBR_i0_i18
   Register : MBR_i0_i17
   Register : millar/DISPLAY_i0
   Register : millar/DISPLAY_i3
   Register : millar/DISPLAY_i5
   Register : millar/DISPLAY_i2
   Register : millar/DISPLAY_i1
   Register : MBR_i0_i16
   Register : MBR_i0_i15
   Register : MBR_i0_i14
   Register : MBR_i0_i13
   Register : MBR_i0_i12
   Register : MBR_i0_i11
   Register : MBR_i0_i10
   Register : MBR_i0_i9
   Register : MBR_i0_i8
   Register : MBR_i0_i7
   Register : MBR_i0_i6
   Register : MBR_i0_i5
   Register : MBR_i0_i4
   Register : MBR_i0_i3
   Register : MBR_i0_i2
   Register : MBR_i0_i1
   Register : unidades/DISPLAY_i0
   Register : unidades/DISPLAY_i3
   Register : unidades/DISPLAY_i5
   Register : unidades/DISPLAY_i2
   Register : unidades/DISPLAY_i1
   Register : decenas/DISPLAY_i0
   Register : decenas/DISPLAY_i3
   Register : decenas/DISPLAY_i5
   Register : decenas/DISPLAY_i2

                                    Page 9




Design:  alu_fetch                                     Date:  04/11/24  03:25:14

GSR Usage (cont)
----------------
   Register : decenas/DISPLAY_i1
   Register : centenas/DISPLAY_i0
   Register : centenas/DISPLAY_i3
   Register : centenas/DISPLAY_i5
   Register : centenas/DISPLAY_i2
   Register : centenas/DISPLAY_i1

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 64 MB
        











































                                   Page 10


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.
