<?xml-stylesheet type="text/xsl" encoding="UTF-8" href="iform.xsl" version="1.0"?>
<!DOCTYPE instructionsection PUBLIC "-//ARM//DTD instructionsection //EN" "iform-p.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<instructionsection id="PRFM_reg" title="PRFM (register) -- A64" type="instruction">
  <docvars>
    <docvar key="instr-class" value="general"/>
    <docvar key="isa" value="A64"/>
    <docvar key="mnemonic" value="PRFM"/>
    <docvar key="offset-type" value="off-reg"/>
  </docvars>
  <heading>PRFM (register)</heading>
  <desc>
    <brief>
      <para>Prefetch memory (register)</para>
    </brief>
    <authored>
      <para>This instruction signals the memory system that data memory
accesses from a specified address are likely to occur in the near
future. The memory system can respond by taking actions that are
expected to speed up the memory accesses when they do occur, such as
preloading the cache line containing the specified address into one
or more caches.</para>
      <para>The effect of a <instruction>PRFM</instruction> instruction is
<arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>. For more information,
see <xref linkend="ARMARM_CEGGGIDE">Prefetch memory</xref>.</para>
      <para>For information about addressing modes, see
<xref linkend="ARMARM_CHDIIIBB">Load/Store addressing modes</xref>.</para>
    </authored>
  </desc>
  <alias_list howmany="0"/>
  <classes>
    <iclass name="Integer" oneof="1" id="iclass_integer" no_encodings="1" isa="A64">
      <docvars>
        <docvar key="instr-class" value="general"/>
        <docvar key="isa" value="A64"/>
        <docvar key="mnemonic" value="PRFM"/>
        <docvar key="offset-type" value="off-reg"/>
      </docvars>
      <iclassintro count="1"/>
      <regdiagram form="32" psname="A64.ldst.ldst_regoff.PRFM_P_ldst_regoff" tworows="1">
        <box hibit="31" width="2" name="size" usename="1" settings="2" psbits="xx">
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="29" width="3" settings="3">
          <c>1</c>
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="26" name="VR" usename="1" settings="1" psbits="x">
          <c>0</c>
        </box>
        <box hibit="25" width="2" settings="2">
          <c>0</c>
          <c>0</c>
        </box>
        <box hibit="23" width="2" name="opc" usename="1" settings="2" psbits="xx">
          <c>1</c>
          <c>0</c>
        </box>
        <box hibit="21" width="1" settings="1">
          <c>1</c>
        </box>
        <box hibit="20" width="5" name="Rm" usename="1">
          <c colspan="5"/>
        </box>
        <box hibit="15" width="3" name="option" usename="1" settings="1" psbits="xxx">
          <c>x</c>
          <c>1</c>
          <c>x</c>
        </box>
        <box hibit="12" width="1" name="S" usename="1">
          <c colspan="1"/>
        </box>
        <box hibit="11" width="2" settings="2">
          <c>1</c>
          <c>0</c>
        </box>
        <box hibit="9" width="5" name="Rn" usename="1">
          <c colspan="5"/>
        </box>
        <box hibit="4" width="5" name="Rt" usename="1" settings="2" psbits="xxxxx" constraint="!= 11xxx">
          <c colspan="5">!= 11xxx</c>
        </box>
      </regdiagram>
      <encoding name="PRFM_P_ldst_regoff" oneofinclass="1" oneof="1" label="">
        <docvars>
          <docvar key="isa" value="A64"/>
          <docvar key="mnemonic" value="PRFM"/>
          <docvar key="instr-class" value="general"/>
          <docvar key="offset-type" value="off-reg"/>
        </docvars>
        <asmtemplate><text>PRFM  (</text><a hover="Is the prefetch operation, defined as &lt;syntax&gt;&amp;lt;type&amp;gt;&amp;lt;target&amp;gt;&amp;lt;policy&amp;gt;&lt;/syntax&gt;.&#10;&#10;&lt;syntax&gt;&amp;lt;type&amp;gt;&lt;/syntax&gt; is one of:&#10;&#10;&#10;PLD&#10;: Prefetch for load, encoded in the &quot;Rt&amp;lt;4:3&amp;gt;&quot; field as 0b00.&#10;&#10;PLI&#10;: Preload instructions, encoded in the &quot;Rt&amp;lt;4:3&amp;gt;&quot; field as 0b01.&#10;&#10;PST&#10;: Prefetch for store, encoded in the &quot;Rt&amp;lt;4:3&amp;gt;&quot; field as 0b10.&#10;&#10;&#10;&lt;syntax&gt;&amp;lt;target&amp;gt;&lt;/syntax&gt; is one of:&#10;&#10;&#10;L1&#10;: Level 1 cache, encoded in the &quot;Rt&amp;lt;2:1&amp;gt;&quot; field as 0b00.&#10;&#10;L2&#10;: Level 2 cache, encoded in the &quot;Rt&amp;lt;2:1&amp;gt;&quot; field as 0b01.&#10;&#10;L3&#10;: Level 3 cache, encoded in the &quot;Rt&amp;lt;2:1&amp;gt;&quot; field as 0b10.&#10;&#10;SLC&#10;: When FEAT_PRFMSLC is implemented, system level cache, encoded in the &quot;Rt&amp;lt;2:1&amp;gt;&quot; field as 0b11.&#10;&#10;&#10;&lt;syntax&gt;&amp;lt;policy&amp;gt;&lt;/syntax&gt; is one of:&#10;&#10;&#10;KEEP&#10;: Retained or temporal prefetch, allocated in the cache normally. Encoded in the &quot;Rt&amp;lt;0&amp;gt;&quot; field as 0.&#10;&#10;STRM&#10;: Streaming or non-temporal prefetch, for data that is used only once. Encoded in the &quot;Rt&amp;lt;0&amp;gt;&quot; field as 1.&#10;&#10;For more information on these prefetch operations, see x[Prefetch memory](CEGGGIDE).&#10;&#10;For other encodings of the &quot;Rt&quot; field, use &lt;syntax&gt;&amp;lt;imm5&amp;gt;&lt;/syntax&gt;." link="Rt_prfop">&lt;prfop&gt;</a><text>|#</text><a hover="Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the &quot;Rt&quot; field.&#10;&#10;This syntax is only for encodings that are not accessible using &lt;syntax&gt;&amp;lt;prfop&amp;gt;&lt;/syntax&gt;." link="Rt_imm5">&lt;imm5&gt;</a><text>), [</text><a hover="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field." link="XnSP_option">&lt;Xn|SP&gt;</a><text>, (</text><a hover="When &lt;field&gt;option&amp;lt;0&amp;gt;&lt;/field&gt; is set to 0, is the 32-bit name of the general-purpose index register, encoded in the &quot;Rm&quot; field." link="WmOrWZR">&lt;Wm&gt;</a><text>|</text><a hover="When &lt;field&gt;option&amp;lt;0&amp;gt;&lt;/field&gt; is set to 1, is the 64-bit name of the general-purpose index register, encoded in the &quot;Rm&quot; field." link="XmOrXZR__2">&lt;Xm&gt;</a><text>){, </text><a hover="Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when &amp;lt;amount&amp;gt; is omitted. " link="extend_option__4">&lt;extend&gt;</a><text> {</text><a hover="Is the index shift amount, optional only when &amp;lt;extend&amp;gt; is not LSL. Where it is permitted to be optional, it defaults to #0. It is " link="amount_option__7">&lt;amount&gt;</a><text>}}]</text></asmtemplate>
      </encoding>
      <ps_section howmany="1">
        <ps name="A64.ldst.ldst_regoff.PRFM_P_ldst_regoff" sections="1" secttype="noheading">
          <pstext mayhavelinks="1" section="Decode" rep_section="decode">if option&lt;1&gt; == '0' then UNDEFINED;             // sub-word index
constant <a link="ExtendType" file="shared_pseudocode.xml" hover="enumeration ExtendType  {ExtendType_SXTB, ExtendType_SXTH, ExtendType_SXTW, ExtendType_SXTX, ExtendType_UXTB, ExtendType_UXTH, ExtendType_UXTW, ExtendType_UXTX}">ExtendType</a> extend_type = <a link="impl-aarch64.DecodeRegExtend.1" file="shared_pseudocode.xml" hover="function: ExtendType DecodeRegExtend(bits(3) op)">DecodeRegExtend</a>(option);
constant integer shift = if S == '1' then 3 else 0;
constant integer n = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rn);
constant integer t = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rt);
constant integer m = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rm);
constant boolean nontemporal = FALSE;
constant boolean tagchecked = FALSE;</pstext></ps>
      </ps_section>
    </iclass>
  </classes>
  <explanations scope="all">
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="Rt_prfop">&lt;prfop&gt;</symbol>
      <definition encodedin="Rt">
        <intro>
          <para>Is the prefetch operation, defined as <syntax>&lt;type&gt;&lt;target&gt;&lt;policy&gt;</syntax>.</para>
          <para><syntax>&lt;type&gt;</syntax> is one of:</para>
          <list type="param">
            <listitem>
              <param>PLD</param>
              <content>Prefetch for load, encoded in the "Rt&lt;4:3&gt;" field as <binarynumber>0b00</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>PLI</param>
              <content>Preload instructions, encoded in the "Rt&lt;4:3&gt;" field as <binarynumber>0b01</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>PST</param>
              <content>Prefetch for store, encoded in the "Rt&lt;4:3&gt;" field as <binarynumber>0b10</binarynumber>.</content>
            </listitem>
          </list>
          <para><syntax>&lt;target&gt;</syntax> is one of:</para>
          <list type="param">
            <listitem>
              <param>L1</param>
              <content>Level 1 cache, encoded in the "Rt&lt;2:1&gt;" field as <binarynumber>0b00</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>L2</param>
              <content>Level 2 cache, encoded in the "Rt&lt;2:1&gt;" field as <binarynumber>0b01</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>L3</param>
              <content>Level 3 cache, encoded in the "Rt&lt;2:1&gt;" field as <binarynumber>0b10</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>SLC</param>
              <content>When FEAT_PRFMSLC is implemented, system level cache, encoded in the "Rt&lt;2:1&gt;" field as <binarynumber>0b11</binarynumber>.</content>
            </listitem>
          </list>
          <para><syntax>&lt;policy&gt;</syntax> is one of:</para>
          <list type="param">
            <listitem>
              <param>KEEP</param>
              <content>Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt&lt;0&gt;" field as 0.</content>
            </listitem>
            <listitem>
              <param>STRM</param>
              <content>Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt&lt;0&gt;" field as 1.</content>
            </listitem>
          </list>
          <para>For more information on these prefetch operations, see <xref linkend="CEGGGIDE">Prefetch memory</xref>.</para>
          <para>For other encodings of the "Rt" field, use <syntax>&lt;imm5&gt;</syntax>.</para>
        </intro>
        <table class="valuetable">
          <tgroup cols="3">
            <thead>
              <row>
                <entry class="bitfield">Rt</entry>
                <entry class="symbol">&lt;prfop&gt;</entry>
                <entry class="symbol">Architectural Feature</entry>
              </row>
            </thead>
            <tbody>
              <row>
                <entry class="bitfield">00000</entry>
                <entry class="symbol">PLDL1KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">00001</entry>
                <entry class="symbol">PLDL1STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">00010</entry>
                <entry class="symbol">PLDL2KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">00011</entry>
                <entry class="symbol">PLDL2STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">00100</entry>
                <entry class="symbol">PLDL3KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">00101</entry>
                <entry class="symbol">PLDL3STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">00110</entry>
                <entry class="symbol">PLDSLCKEEP</entry>
                <entry class="feature">
                  <arch_variants>
                    <arch_variant feature="FEAT_PRFMSLC"/>
                  </arch_variants>
                </entry>
              </row>
              <row>
                <entry class="bitfield">00111</entry>
                <entry class="symbol">PLDSLCSTRM</entry>
                <entry class="feature">
                  <arch_variants>
                    <arch_variant feature="FEAT_PRFMSLC"/>
                  </arch_variants>
                </entry>
              </row>
              <row>
                <entry class="bitfield">01000</entry>
                <entry class="symbol">PLIL1KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">01001</entry>
                <entry class="symbol">PLIL1STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">01010</entry>
                <entry class="symbol">PLIL2KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">01011</entry>
                <entry class="symbol">PLIL2STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">01100</entry>
                <entry class="symbol">PLIL3KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">01101</entry>
                <entry class="symbol">PLIL3STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">01110</entry>
                <entry class="symbol">PLISLCKEEP</entry>
                <entry class="feature">
                  <arch_variants>
                    <arch_variant feature="FEAT_PRFMSLC"/>
                  </arch_variants>
                </entry>
              </row>
              <row>
                <entry class="bitfield">01111</entry>
                <entry class="symbol">PLISLCSTRM</entry>
                <entry class="feature">
                  <arch_variants>
                    <arch_variant feature="FEAT_PRFMSLC"/>
                  </arch_variants>
                </entry>
              </row>
              <row>
                <entry class="bitfield">10000</entry>
                <entry class="symbol">PSTL1KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">10001</entry>
                <entry class="symbol">PSTL1STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">10010</entry>
                <entry class="symbol">PSTL2KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">10011</entry>
                <entry class="symbol">PSTL2STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">10100</entry>
                <entry class="symbol">PSTL3KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">10101</entry>
                <entry class="symbol">PSTL3STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">10110</entry>
                <entry class="symbol">PSTSLCKEEP</entry>
                <entry class="feature">
                  <arch_variants>
                    <arch_variant feature="FEAT_PRFMSLC"/>
                  </arch_variants>
                </entry>
              </row>
              <row>
                <entry class="bitfield">10111</entry>
                <entry class="symbol">PSTSLCSTRM</entry>
                <entry class="feature">
                  <arch_variants>
                    <arch_variant feature="FEAT_PRFMSLC"/>
                  </arch_variants>
                </entry>
              </row>
            </tbody>
          </tgroup>
        </table>
      </definition>
    </explanation>
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="Rt_imm5">&lt;imm5&gt;</symbol>
      <account encodedin="Rt">
        <intro>
          <para>Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field.</para>
          <para>This syntax is only for encodings that are not accessible using <syntax>&lt;prfop&gt;</syntax>.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="XnSP_option">&lt;Xn|SP&gt;</symbol>
      <account encodedin="Rn">
        <intro>
          <para>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="WmOrWZR">&lt;Wm&gt;</symbol>
      <account encodedin="Rm">
        <intro>
          <para>When <field>option&lt;0&gt;</field> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="XmOrXZR__2">&lt;Xm&gt;</symbol>
      <account encodedin="Rm">
        <intro>
          <para>When <field>option&lt;0&gt;</field> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="extend_option__4">&lt;extend&gt;</symbol>
      <definition encodedin="option">
        <intro>Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when &lt;amount&gt; is omitted. </intro>
        <table class="valuetable">
          <tgroup cols="2">
            <thead>
              <row>
                <entry class="bitfield">option</entry>
                <entry class="symbol">&lt;extend&gt;</entry>
              </row>
            </thead>
            <tbody>
              <row>
                <entry class="bitfield">010</entry>
                <entry class="symbol">UXTW</entry>
              </row>
              <row>
                <entry class="bitfield">011</entry>
                <entry class="symbol">LSL</entry>
              </row>
              <row>
                <entry class="bitfield">110</entry>
                <entry class="symbol">SXTW</entry>
              </row>
              <row>
                <entry class="bitfield">111</entry>
                <entry class="symbol">SXTX</entry>
              </row>
            </tbody>
          </tgroup>
        </table>
      </definition>
    </explanation>
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="amount_option__7">&lt;amount&gt;</symbol>
      <definition encodedin="S">
        <intro>Is the index shift amount, optional only when &lt;extend&gt; is not LSL. Where it is permitted to be optional, it defaults to #0. It is </intro>
        <table class="valuetable">
          <tgroup cols="2">
            <thead>
              <row>
                <entry class="bitfield">S</entry>
                <entry class="symbol">&lt;amount&gt;</entry>
              </row>
            </thead>
            <tbody>
              <row>
                <entry class="bitfield">0</entry>
                <entry class="symbol">#0</entry>
              </row>
              <row>
                <entry class="bitfield">1</entry>
                <entry class="symbol">#3</entry>
              </row>
            </tbody>
          </tgroup>
        </table>
      </definition>
    </explanation>
  </explanations>
  <ps_section howmany="1">
    <ps name="A64.ldst.ldst_regoff.PRFM_P_ldst_regoff" sections="1" secttype="Operation">
      <pstext mayhavelinks="1" section="Execute" rep_section="execute">bits(64) address;

constant bits(64) offset = <a link="impl-aarch64.ExtendReg.4" file="shared_pseudocode.xml" hover="function: bits(N) ExtendReg(integer reg, ExtendType exttype, integer shift, integer N)">ExtendReg</a>(m, extend_type, shift, 64);
constant boolean privileged = PSTATE.EL != <a link="EL0" file="shared_pseudocode.xml" hover="constant bits(2) EL0 = '00'">EL0</a>;
constant <a link="AccessDescriptor" file="shared_pseudocode.xml" hover="type AccessDescriptor is ( AccessType acctype, bits(2) el, SecurityState ss, boolean acqsc, boolean acqpc, boolean relsc, boolean limitedordered, boolean exclusive, boolean atomicop, MemAtomicOp modop, boolean nontemporal, boolean read, boolean write, CacheOp cacheop, CacheOpScope opscope, CacheType cachetype, boolean pan, boolean transactional, boolean nonfault, boolean firstfault, boolean first, boolean contiguous, boolean streamingsve, boolean ls64, boolean mops, boolean rcw, boolean rcws, boolean toplevel, VARange varange, boolean a32lsmd, boolean tagchecked, boolean tagaccess, boolean devstoreunpred, boolean ispair, boolean highestaddressfirst, MPAMinfo mpam )">AccessDescriptor</a> accdesc = CreateAccDescGPR(<a link="MemOp_PREFETCH" file="shared_pseudocode.xml" hover="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_PREFETCH</a>, nontemporal, privileged,
                                                     tagchecked);

if n == 31 then
    address = <a link="impl-aarch64.SP.read.0" file="shared_pseudocode.xml" hover="accessor: bits(64) SP[]">SP</a>[];
else
    address = <a link="impl-aarch64.X.read.2" file="shared_pseudocode.xml" hover="accessor: bits(width) X[integer n, integer width]">X</a>[n, 64];

address = <a link="impl-shared.AddressAdd.3" file="shared_pseudocode.xml" hover="function: bits(64) AddressAdd(bits(64) base, integer offset, AccessDescriptor accdesc)">AddressAdd</a>(address, offset, accdesc);

<a link="impl-aarch64.Prefetch.2" file="shared_pseudocode.xml" hover="function: Prefetch(bits(64) address, bits(5) prfop)">Prefetch</a>(address, t&lt;4:0&gt;);</pstext></ps>
  </ps_section>
</instructionsection>
