Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: Reservation_Station_Top_Level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Reservation_Station_Top_Level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Reservation_Station_Top_Level"
Output Format                      : NGC
Target Device                      : xa6slx4-3-csg225

---- Source Options
Top Module Name                    : Reservation_Station_Top_Level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station/Reservation_Station.vhd" into library work
Parsing entity <Reservation_Station>.
Parsing architecture <Behavioral> of entity <reservation_station>.
Parsing VHDL file "/home/ise/XilinxShareVm/Tomasulo_lab1/Mux_2x1_5b/Mux_2x1_5b.vhd" into library work
Parsing entity <Mux_2x1_5b>.
Parsing architecture <Behavioral> of entity <mux_2x1_5b>.
Parsing VHDL file "/home/ise/XilinxShareVm/Tomasulo_lab1/Mux_2x1_32b/Mux_2x1_32b.vhd" into library work
Parsing entity <Mux_2x1_32b>.
Parsing architecture <Behavioral> of entity <mux_2x1_32b>.
Parsing VHDL file "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station_Top_Level/Reservation_Station_Top_Level.vhd" into library work
Parsing entity <Reservation_Station_Top_Level>.
Parsing architecture <Behavioral> of entity <reservation_station_top_level>.
WARNING:HDLCompiler:946 - "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station_Top_Level/Reservation_Station_Top_Level.vhd" Line 79: Actual for formal port wren_qj is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station_Top_Level/Reservation_Station_Top_Level.vhd" Line 80: Actual for formal port wren_qk is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Reservation_Station_Top_Level> (architecture <Behavioral>) from library <work>.

Elaborating entity <Reservation_Station> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station/Reservation_Station.vhd" Line 62: wren_busy should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station/Reservation_Station.vhd" Line 65: wren_vj should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station/Reservation_Station.vhd" Line 68: wren_vk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station/Reservation_Station.vhd" Line 71: wren_qj should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station/Reservation_Station.vhd" Line 74: wren_qk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station/Reservation_Station.vhd" Line 77: wren_op should be on the sensitivity list of the process

Elaborating entity <Mux_2x1_32b> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux_2x1_5b> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station_Top_Level/Reservation_Station_Top_Level.vhd" Line 150: reset should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station_Top_Level/Reservation_Station_Top_Level.vhd" Line 152: reset should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Reservation_Station_Top_Level>.
    Related source file is "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station_Top_Level/Reservation_Station_Top_Level.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_busy>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator equal for signal <q_match_j> created at line 126
    Found 5-bit comparator equal for signal <q_match_k> created at line 136
    Summary:
	inferred   1 Latch(s).
	inferred   2 Comparator(s).
Unit <Reservation_Station_Top_Level> synthesized.

Synthesizing Unit <Reservation_Station>.
    Related source file is "/home/ise/XilinxShareVm/Tomasulo_lab1/Reservation_Station/Reservation_Station.vhd".
    Found 32-bit register for signal <Vj_out[31]_dff_1_OUT>.
    Found 32-bit register for signal <Vk_out[31]_dff_3_OUT>.
    Found 5-bit register for signal <Qj_out[4]_dff_5_OUT>.
    Found 5-bit register for signal <Qk_out[4]_dff_7_OUT>.
    Found 2-bit register for signal <Op_out[1]_dff_9_OUT>.
    Found 1-bit register for signal <Busy_out_clk_DFF_1_q>.
    Found 1-bit register for signal <Busy_out>.
    Found 1-bit register for signal <Vj_out<31>>.
    Found 1-bit register for signal <Vj_out<30>>.
    Found 1-bit register for signal <Vj_out<29>>.
    Found 1-bit register for signal <Vj_out<28>>.
    Found 1-bit register for signal <Vj_out<27>>.
    Found 1-bit register for signal <Vj_out<26>>.
    Found 1-bit register for signal <Vj_out<25>>.
    Found 1-bit register for signal <Vj_out<24>>.
    Found 1-bit register for signal <Vj_out<23>>.
    Found 1-bit register for signal <Vj_out<22>>.
    Found 1-bit register for signal <Vj_out<21>>.
    Found 1-bit register for signal <Vj_out<20>>.
    Found 1-bit register for signal <Vj_out<19>>.
    Found 1-bit register for signal <Vj_out<18>>.
    Found 1-bit register for signal <Vj_out<17>>.
    Found 1-bit register for signal <Vj_out<16>>.
    Found 1-bit register for signal <Vj_out<15>>.
    Found 1-bit register for signal <Vj_out<14>>.
    Found 1-bit register for signal <Vj_out<13>>.
    Found 1-bit register for signal <Vj_out<12>>.
    Found 1-bit register for signal <Vj_out<11>>.
    Found 1-bit register for signal <Vj_out<10>>.
    Found 1-bit register for signal <Vj_out<9>>.
    Found 1-bit register for signal <Vj_out<8>>.
    Found 1-bit register for signal <Vj_out<7>>.
    Found 1-bit register for signal <Vj_out<6>>.
    Found 1-bit register for signal <Vj_out<5>>.
    Found 1-bit register for signal <Vj_out<4>>.
    Found 1-bit register for signal <Vj_out<3>>.
    Found 1-bit register for signal <Vj_out<2>>.
    Found 1-bit register for signal <Vj_out<1>>.
    Found 1-bit register for signal <Vj_out<0>>.
    Found 1-bit register for signal <Vk_out<31>>.
    Found 1-bit register for signal <Vk_out<30>>.
    Found 1-bit register for signal <Vk_out<29>>.
    Found 1-bit register for signal <Vk_out<28>>.
    Found 1-bit register for signal <Vk_out<27>>.
    Found 1-bit register for signal <Vk_out<26>>.
    Found 1-bit register for signal <Vk_out<25>>.
    Found 1-bit register for signal <Vk_out<24>>.
    Found 1-bit register for signal <Vk_out<23>>.
    Found 1-bit register for signal <Vk_out<22>>.
    Found 1-bit register for signal <Vk_out<21>>.
    Found 1-bit register for signal <Vk_out<20>>.
    Found 1-bit register for signal <Vk_out<19>>.
    Found 1-bit register for signal <Vk_out<18>>.
    Found 1-bit register for signal <Vk_out<17>>.
    Found 1-bit register for signal <Vk_out<16>>.
    Found 1-bit register for signal <Vk_out<15>>.
    Found 1-bit register for signal <Vk_out<14>>.
    Found 1-bit register for signal <Vk_out<13>>.
    Found 1-bit register for signal <Vk_out<12>>.
    Found 1-bit register for signal <Vk_out<11>>.
    Found 1-bit register for signal <Vk_out<10>>.
    Found 1-bit register for signal <Vk_out<9>>.
    Found 1-bit register for signal <Vk_out<8>>.
    Found 1-bit register for signal <Vk_out<7>>.
    Found 1-bit register for signal <Vk_out<6>>.
    Found 1-bit register for signal <Vk_out<5>>.
    Found 1-bit register for signal <Vk_out<4>>.
    Found 1-bit register for signal <Vk_out<3>>.
    Found 1-bit register for signal <Vk_out<2>>.
    Found 1-bit register for signal <Vk_out<1>>.
    Found 1-bit register for signal <Vk_out<0>>.
    Found 1-bit register for signal <Qj_out<4>>.
    Found 1-bit register for signal <Qj_out<3>>.
    Found 1-bit register for signal <Qj_out<2>>.
    Found 1-bit register for signal <Qj_out<1>>.
    Found 1-bit register for signal <Qj_out<0>>.
    Found 1-bit register for signal <Qk_out<4>>.
    Found 1-bit register for signal <Qk_out<3>>.
    Found 1-bit register for signal <Qk_out<2>>.
    Found 1-bit register for signal <Qk_out<1>>.
    Found 1-bit register for signal <Qk_out<0>>.
    Found 1-bit register for signal <Op_out<1>>.
    Found 1-bit register for signal <Op_out<0>>.
    Summary:
	inferred 154 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <Reservation_Station> synthesized.

Synthesizing Unit <Mux_2x1_32b>.
    Related source file is "/home/ise/XilinxShareVm/Tomasulo_lab1/Mux_2x1_32b/Mux_2x1_32b.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_2x1_32b> synthesized.

Synthesizing Unit <Mux_2x1_5b>.
    Related source file is "/home/ise/XilinxShareVm/Tomasulo_lab1/Mux_2x1_5b/Mux_2x1_5b.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_2x1_5b> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 83
 1-bit register                                        : 78
 2-bit register                                        : 1
 32-bit register                                       : 2
 5-bit register                                        : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 2
 5-bit comparator equal                                : 2
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 154
 Flip-Flops                                            : 154
# Comparators                                          : 2
 5-bit comparator equal                                : 2
# Multiplexers                                         : 14
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Automotive Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Automotive Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    Op_out_0 in unit <Reservation_Station>
    Qk_out_0 in unit <Reservation_Station>
    Qj_out_0 in unit <Reservation_Station>
    Vk_out_0 in unit <Reservation_Station>
    Vj_out_0 in unit <Reservation_Station>
    Op_out_1 in unit <Reservation_Station>
    Qk_out_1 in unit <Reservation_Station>
    Qk_out_2 in unit <Reservation_Station>
    Qk_out_4 in unit <Reservation_Station>
    Qk_out_3 in unit <Reservation_Station>
    Qj_out_2 in unit <Reservation_Station>
    Qj_out_3 in unit <Reservation_Station>
    Qj_out_1 in unit <Reservation_Station>
    Vk_out_1 in unit <Reservation_Station>
    Qj_out_4 in unit <Reservation_Station>
    Vk_out_3 in unit <Reservation_Station>
    Vk_out_4 in unit <Reservation_Station>
    Vk_out_2 in unit <Reservation_Station>
    Vk_out_6 in unit <Reservation_Station>
    Vk_out_7 in unit <Reservation_Station>
    Vk_out_5 in unit <Reservation_Station>
    Vk_out_9 in unit <Reservation_Station>
    Vk_out_10 in unit <Reservation_Station>
    Vk_out_8 in unit <Reservation_Station>
    Vk_out_11 in unit <Reservation_Station>
    Vk_out_12 in unit <Reservation_Station>
    Vk_out_14 in unit <Reservation_Station>
    Vk_out_15 in unit <Reservation_Station>
    Vk_out_13 in unit <Reservation_Station>
    Vk_out_17 in unit <Reservation_Station>
    Vk_out_18 in unit <Reservation_Station>
    Vk_out_16 in unit <Reservation_Station>
    Vk_out_20 in unit <Reservation_Station>
    Vk_out_21 in unit <Reservation_Station>
    Vk_out_19 in unit <Reservation_Station>
    Vk_out_23 in unit <Reservation_Station>
    Vk_out_24 in unit <Reservation_Station>
    Vk_out_22 in unit <Reservation_Station>
    Vk_out_26 in unit <Reservation_Station>
    Vk_out_27 in unit <Reservation_Station>
    Vk_out_25 in unit <Reservation_Station>
    Vk_out_29 in unit <Reservation_Station>
    Vk_out_30 in unit <Reservation_Station>
    Vk_out_28 in unit <Reservation_Station>
    Vj_out_1 in unit <Reservation_Station>
    Vk_out_31 in unit <Reservation_Station>
    Vj_out_2 in unit <Reservation_Station>
    Vj_out_3 in unit <Reservation_Station>
    Vj_out_5 in unit <Reservation_Station>
    Vj_out_6 in unit <Reservation_Station>
    Vj_out_4 in unit <Reservation_Station>
    Vj_out_8 in unit <Reservation_Station>
    Vj_out_9 in unit <Reservation_Station>
    Vj_out_7 in unit <Reservation_Station>
    Vj_out_11 in unit <Reservation_Station>
    Vj_out_12 in unit <Reservation_Station>
    Vj_out_10 in unit <Reservation_Station>
    Vj_out_14 in unit <Reservation_Station>
    Vj_out_15 in unit <Reservation_Station>
    Vj_out_13 in unit <Reservation_Station>
    Vj_out_17 in unit <Reservation_Station>
    Vj_out_18 in unit <Reservation_Station>
    Vj_out_16 in unit <Reservation_Station>
    Vj_out_20 in unit <Reservation_Station>
    Vj_out_21 in unit <Reservation_Station>
    Vj_out_19 in unit <Reservation_Station>
    Vj_out_23 in unit <Reservation_Station>
    Vj_out_24 in unit <Reservation_Station>
    Vj_out_22 in unit <Reservation_Station>
    Vj_out_26 in unit <Reservation_Station>
    Vj_out_27 in unit <Reservation_Station>
    Vj_out_25 in unit <Reservation_Station>
    Vj_out_29 in unit <Reservation_Station>
    Vj_out_30 in unit <Reservation_Station>
    Vj_out_28 in unit <Reservation_Station>
    Vj_out_31 in unit <Reservation_Station>
    Busy_out in unit <Reservation_Station>


  List of register instances with asynchronous set or reset and opposite initialization value:
    tmp_busy in unit <Reservation_Station_Top_Level>


Optimizing unit <Reservation_Station_Top_Level> ...

Optimizing unit <Reservation_Station> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Reservation_Station_Top_Level, actual ratio is 19.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 230
 Flip-Flops                                            : 230

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Reservation_Station_Top_Level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 458
#      GND                         : 1
#      LUT2                        : 155
#      LUT3                        : 140
#      LUT4                        : 76
#      LUT5                        : 5
#      LUT6                        : 79
#      MUXF7                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 308
#      FD                          : 77
#      FDC                         : 76
#      FDP                         : 76
#      FDPE                        : 1
#      LD                          : 1
#      LDC                         : 77
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 192
#      IBUF                        : 115
#      OBUF                        : 77

Device utilization summary:
---------------------------

Selected Device : xa6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:             308  out of   4800     6%  
 Number of Slice LUTs:                  455  out of   2400    18%  
    Number used as Logic:               455  out of   2400    18%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    533
   Number with an unused Flip Flop:     225  out of    533    42%  
   Number with an unused LUT:            78  out of    533    14%  
   Number of fully used LUT-FF pairs:   230  out of    533    43%  
   Number of unique control sets:       232

IO Utilization: 
 Number of IOs:                         193
 Number of bonded IOBs:                 193  out of    132   146% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                             | Clock buffer(FF name)         | Load  |
-------------------------------------------------------------------------+-------------------------------+-------+
CLK                                                                      | BUFGP                         | 230   |
tmp_busy_G(tmp_busy_G:O)                                                 | NONE(*)(tmp_busy)             | 1     |
Inst_RS/Reset_Op_out[1]_AND_153_o(Inst_RS/Reset_Op_out[1]_AND_153_o1:O)  | NONE(*)(Inst_RS/Op_out_0_LDC) | 1     |
Inst_RS/Reset_Qk_out[4]_AND_149_o(Inst_RS/Reset_Qk_out[4]_AND_149_o1:O)  | NONE(*)(Inst_RS/Qk_out_0_LDC) | 1     |
Inst_RS/Reset_Qj_out[4]_AND_139_o(Inst_RS/Reset_Qj_out[4]_AND_139_o1:O)  | NONE(*)(Inst_RS/Qj_out_0_LDC) | 1     |
Inst_RS/Reset_Vk_out[31]_AND_129_o(Inst_RS/Reset_Vk_out[31]_AND_129_o1:O)| NONE(*)(Inst_RS/Vk_out_0_LDC) | 1     |
Inst_RS/Reset_Vj_out[31]_AND_65_o(Inst_RS/Reset_Vj_out[31]_AND_65_o1:O)  | NONE(*)(Inst_RS/Vj_out_0_LDC) | 1     |
Inst_RS/Reset_Op_out[1]_AND_151_o(Inst_RS/Reset_Op_out[1]_AND_151_o1:O)  | NONE(*)(Inst_RS/Op_out_1_LDC) | 1     |
Inst_RS/Reset_Qk_out[4]_AND_147_o(Inst_RS/Reset_Qk_out[4]_AND_147_o1:O)  | NONE(*)(Inst_RS/Qk_out_1_LDC) | 1     |
Inst_RS/Reset_Qk_out[4]_AND_145_o(Inst_RS/Reset_Qk_out[4]_AND_145_o1:O)  | NONE(*)(Inst_RS/Qk_out_2_LDC) | 1     |
Inst_RS/Reset_Qk_out[4]_AND_141_o(Inst_RS/Reset_Qk_out[4]_AND_141_o1:O)  | NONE(*)(Inst_RS/Qk_out_4_LDC) | 1     |
Inst_RS/Reset_Qk_out[4]_AND_143_o(Inst_RS/Reset_Qk_out[4]_AND_143_o1:O)  | NONE(*)(Inst_RS/Qk_out_3_LDC) | 1     |
Inst_RS/Reset_Qj_out[4]_AND_135_o(Inst_RS/Reset_Qj_out[4]_AND_135_o1:O)  | NONE(*)(Inst_RS/Qj_out_2_LDC) | 1     |
Inst_RS/Reset_Qj_out[4]_AND_133_o(Inst_RS/Reset_Qj_out[4]_AND_133_o1:O)  | NONE(*)(Inst_RS/Qj_out_3_LDC) | 1     |
Inst_RS/Reset_Qj_out[4]_AND_137_o(Inst_RS/Reset_Qj_out[4]_AND_137_o1:O)  | NONE(*)(Inst_RS/Qj_out_1_LDC) | 1     |
Inst_RS/Reset_Vk_out[31]_AND_127_o(Inst_RS/Reset_Vk_out[31]_AND_127_o1:O)| NONE(*)(Inst_RS/Vk_out_1_LDC) | 1     |
Inst_RS/Reset_Qj_out[4]_AND_131_o(Inst_RS/Reset_Qj_out[4]_AND_131_o1:O)  | NONE(*)(Inst_RS/Qj_out_4_LDC) | 1     |
Inst_RS/Reset_Vk_out[31]_AND_123_o(Inst_RS/Reset_Vk_out[31]_AND_123_o1:O)| NONE(*)(Inst_RS/Vk_out_3_LDC) | 1     |
Inst_RS/Reset_Vk_out[31]_AND_121_o(Inst_RS/Reset_Vk_out[31]_AND_121_o1:O)| NONE(*)(Inst_RS/Vk_out_4_LDC) | 1     |
Inst_RS/Reset_Vk_out[31]_AND_125_o(Inst_RS/Reset_Vk_out[31]_AND_125_o1:O)| NONE(*)(Inst_RS/Vk_out_2_LDC) | 1     |
Inst_RS/Reset_Vk_out[31]_AND_117_o(Inst_RS/Reset_Vk_out[31]_AND_117_o1:O)| NONE(*)(Inst_RS/Vk_out_6_LDC) | 1     |
Inst_RS/Reset_Vk_out[31]_AND_115_o(Inst_RS/Reset_Vk_out[31]_AND_115_o1:O)| NONE(*)(Inst_RS/Vk_out_7_LDC) | 1     |
Inst_RS/Reset_Vk_out[31]_AND_119_o(Inst_RS/Reset_Vk_out[31]_AND_119_o1:O)| NONE(*)(Inst_RS/Vk_out_5_LDC) | 1     |
Inst_RS/Reset_Vk_out[31]_AND_111_o(Inst_RS/Reset_Vk_out[31]_AND_111_o1:O)| NONE(*)(Inst_RS/Vk_out_9_LDC) | 1     |
Inst_RS/Reset_Vk_out[31]_AND_109_o(Inst_RS/Reset_Vk_out[31]_AND_109_o1:O)| NONE(*)(Inst_RS/Vk_out_10_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_113_o(Inst_RS/Reset_Vk_out[31]_AND_113_o1:O)| NONE(*)(Inst_RS/Vk_out_8_LDC) | 1     |
Inst_RS/Reset_Vk_out[31]_AND_107_o(Inst_RS/Reset_Vk_out[31]_AND_107_o1:O)| NONE(*)(Inst_RS/Vk_out_11_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_105_o(Inst_RS/Reset_Vk_out[31]_AND_105_o1:O)| NONE(*)(Inst_RS/Vk_out_12_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_101_o(Inst_RS/Reset_Vk_out[31]_AND_101_o1:O)| NONE(*)(Inst_RS/Vk_out_14_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_99_o(Inst_RS/Reset_Vk_out[31]_AND_99_o1:O)  | NONE(*)(Inst_RS/Vk_out_15_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_103_o(Inst_RS/Reset_Vk_out[31]_AND_103_o1:O)| NONE(*)(Inst_RS/Vk_out_13_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_95_o(Inst_RS/Reset_Vk_out[31]_AND_95_o1:O)  | NONE(*)(Inst_RS/Vk_out_17_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_93_o(Inst_RS/Reset_Vk_out[31]_AND_93_o1:O)  | NONE(*)(Inst_RS/Vk_out_18_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_97_o(Inst_RS/Reset_Vk_out[31]_AND_97_o1:O)  | NONE(*)(Inst_RS/Vk_out_16_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_89_o(Inst_RS/Reset_Vk_out[31]_AND_89_o1:O)  | NONE(*)(Inst_RS/Vk_out_20_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_87_o(Inst_RS/Reset_Vk_out[31]_AND_87_o1:O)  | NONE(*)(Inst_RS/Vk_out_21_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_91_o(Inst_RS/Reset_Vk_out[31]_AND_91_o1:O)  | NONE(*)(Inst_RS/Vk_out_19_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_83_o(Inst_RS/Reset_Vk_out[31]_AND_83_o1:O)  | NONE(*)(Inst_RS/Vk_out_23_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_81_o(Inst_RS/Reset_Vk_out[31]_AND_81_o1:O)  | NONE(*)(Inst_RS/Vk_out_24_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_85_o(Inst_RS/Reset_Vk_out[31]_AND_85_o1:O)  | NONE(*)(Inst_RS/Vk_out_22_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_77_o(Inst_RS/Reset_Vk_out[31]_AND_77_o1:O)  | NONE(*)(Inst_RS/Vk_out_26_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_75_o(Inst_RS/Reset_Vk_out[31]_AND_75_o1:O)  | NONE(*)(Inst_RS/Vk_out_27_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_79_o(Inst_RS/Reset_Vk_out[31]_AND_79_o1:O)  | NONE(*)(Inst_RS/Vk_out_25_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_71_o(Inst_RS/Reset_Vk_out[31]_AND_71_o1:O)  | NONE(*)(Inst_RS/Vk_out_29_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_69_o(Inst_RS/Reset_Vk_out[31]_AND_69_o1:O)  | NONE(*)(Inst_RS/Vk_out_30_LDC)| 1     |
Inst_RS/Reset_Vk_out[31]_AND_73_o(Inst_RS/Reset_Vk_out[31]_AND_73_o1:O)  | NONE(*)(Inst_RS/Vk_out_28_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_63_o(Inst_RS/Reset_Vj_out[31]_AND_63_o1:O)  | NONE(*)(Inst_RS/Vj_out_1_LDC) | 1     |
Inst_RS/Reset_Vk_out[31]_AND_67_o(Inst_RS/Reset_Vk_out[31]_AND_67_o1:O)  | NONE(*)(Inst_RS/Vk_out_31_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_61_o(Inst_RS/Reset_Vj_out[31]_AND_61_o1:O)  | NONE(*)(Inst_RS/Vj_out_2_LDC) | 1     |
Inst_RS/Reset_Vj_out[31]_AND_59_o(Inst_RS/Reset_Vj_out[31]_AND_59_o1:O)  | NONE(*)(Inst_RS/Vj_out_3_LDC) | 1     |
Inst_RS/Reset_Vj_out[31]_AND_55_o(Inst_RS/Reset_Vj_out[31]_AND_55_o1:O)  | NONE(*)(Inst_RS/Vj_out_5_LDC) | 1     |
Inst_RS/Reset_Vj_out[31]_AND_53_o(Inst_RS/Reset_Vj_out[31]_AND_53_o1:O)  | NONE(*)(Inst_RS/Vj_out_6_LDC) | 1     |
Inst_RS/Reset_Vj_out[31]_AND_57_o(Inst_RS/Reset_Vj_out[31]_AND_57_o1:O)  | NONE(*)(Inst_RS/Vj_out_4_LDC) | 1     |
Inst_RS/Reset_Vj_out[31]_AND_49_o(Inst_RS/Reset_Vj_out[31]_AND_49_o1:O)  | NONE(*)(Inst_RS/Vj_out_8_LDC) | 1     |
Inst_RS/Reset_Vj_out[31]_AND_47_o(Inst_RS/Reset_Vj_out[31]_AND_47_o1:O)  | NONE(*)(Inst_RS/Vj_out_9_LDC) | 1     |
Inst_RS/Reset_Vj_out[31]_AND_51_o(Inst_RS/Reset_Vj_out[31]_AND_51_o1:O)  | NONE(*)(Inst_RS/Vj_out_7_LDC) | 1     |
Inst_RS/Reset_Vj_out[31]_AND_43_o(Inst_RS/Reset_Vj_out[31]_AND_43_o1:O)  | NONE(*)(Inst_RS/Vj_out_11_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_41_o(Inst_RS/Reset_Vj_out[31]_AND_41_o1:O)  | NONE(*)(Inst_RS/Vj_out_12_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_45_o(Inst_RS/Reset_Vj_out[31]_AND_45_o1:O)  | NONE(*)(Inst_RS/Vj_out_10_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_37_o(Inst_RS/Reset_Vj_out[31]_AND_37_o1:O)  | NONE(*)(Inst_RS/Vj_out_14_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_35_o(Inst_RS/Reset_Vj_out[31]_AND_35_o1:O)  | NONE(*)(Inst_RS/Vj_out_15_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_39_o(Inst_RS/Reset_Vj_out[31]_AND_39_o1:O)  | NONE(*)(Inst_RS/Vj_out_13_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_31_o(Inst_RS/Reset_Vj_out[31]_AND_31_o1:O)  | NONE(*)(Inst_RS/Vj_out_17_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_29_o(Inst_RS/Reset_Vj_out[31]_AND_29_o1:O)  | NONE(*)(Inst_RS/Vj_out_18_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_33_o(Inst_RS/Reset_Vj_out[31]_AND_33_o1:O)  | NONE(*)(Inst_RS/Vj_out_16_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_25_o(Inst_RS/Reset_Vj_out[31]_AND_25_o1:O)  | NONE(*)(Inst_RS/Vj_out_20_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_23_o(Inst_RS/Reset_Vj_out[31]_AND_23_o1:O)  | NONE(*)(Inst_RS/Vj_out_21_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_27_o(Inst_RS/Reset_Vj_out[31]_AND_27_o1:O)  | NONE(*)(Inst_RS/Vj_out_19_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_19_o(Inst_RS/Reset_Vj_out[31]_AND_19_o1:O)  | NONE(*)(Inst_RS/Vj_out_23_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_17_o(Inst_RS/Reset_Vj_out[31]_AND_17_o1:O)  | NONE(*)(Inst_RS/Vj_out_24_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_21_o(Inst_RS/Reset_Vj_out[31]_AND_21_o1:O)  | NONE(*)(Inst_RS/Vj_out_22_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_13_o(Inst_RS/Reset_Vj_out[31]_AND_13_o1:O)  | NONE(*)(Inst_RS/Vj_out_26_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_11_o(Inst_RS/Reset_Vj_out[31]_AND_11_o1:O)  | NONE(*)(Inst_RS/Vj_out_27_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_15_o(Inst_RS/Reset_Vj_out[31]_AND_15_o1:O)  | NONE(*)(Inst_RS/Vj_out_25_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_7_o(Inst_RS/Reset_Vj_out[31]_AND_7_o1:O)    | NONE(*)(Inst_RS/Vj_out_29_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_5_o(Inst_RS/Reset_Vj_out[31]_AND_5_o1:O)    | NONE(*)(Inst_RS/Vj_out_30_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_9_o(Inst_RS/Reset_Vj_out[31]_AND_9_o1:O)    | NONE(*)(Inst_RS/Vj_out_28_LDC)| 1     |
Inst_RS/Reset_Vj_out[31]_AND_3_o(Inst_RS/Reset_Vj_out[31]_AND_3_o1:O)    | NONE(*)(Inst_RS/Vj_out_31_LDC)| 1     |
Inst_RS/Reset_Busy_out_AND_1_o(Inst_RS/Reset_Busy_out_AND_1_o1:O)        | NONE(*)(Inst_RS/Busy_out_LDC) | 1     |
-------------------------------------------------------------------------+-------------------------------+-------+
(*) These 78 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.316ns (Maximum Frequency: 431.872MHz)
   Minimum input arrival time before clock: 6.217ns
   Maximum output required time after clock: 4.732ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.316ns (frequency: 431.872MHz)
  Total number of paths / destination ports: 610 / 382
-------------------------------------------------------------------------
Delay:               2.316ns (Levels of Logic = 1)
  Source:            Inst_RS/_i000026_0 (FF)
  Destination:       Inst_RS/Op_out_0_C_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_RS/_i000026_0 to Inst_RS/Op_out_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.617  Inst_RS/_i000026_0 (Inst_RS/_i000026_0)
     LUT2:I1->O            2   0.205   0.616  Inst_RS/Reset_Op_out[1]_AND_154_o1 (Inst_RS/Reset_Op_out[1]_AND_154_o)
     FDC:CLR                   0.430          Inst_RS/Op_out_0_C_0
    ----------------------------------------
    Total                      2.316ns (1.082ns logic, 1.234ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1992 / 383
-------------------------------------------------------------------------
Offset:              6.217ns (Levels of Logic = 5)
  Source:            CDB_Q<0> (PAD)
  Destination:       Inst_RS/_i000017_31 (FF)
  Destination Clock: CLK rising

  Data Path: CDB_Q<0> to Inst_RS/_i000017_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.981  CDB_Q_0_IBUF (CDB_Q_0_IBUF)
     LUT6:I0->O            2   0.203   0.981  q_match_k5_SW0 (N4)
     LUT6:I0->O           33   0.203   1.534  q_match_k_Issue_AND_157_o1 (q_match_k_Issue_AND_157_o)
     LUT3:I0->O            1   0.205   0.580  Inst_RS/Vk_out_101_SW0 (N8)
     LUT6:I5->O            1   0.205   0.000  Inst_RS/Mmux_Vk_out[31]_Vk[31]_mux_2_OUT210 (Inst_RS/Vk_out[31]_Vk[31]_mux_2_OUT<10>)
     FD:D                      0.102          Inst_RS/_i000017_10
    ----------------------------------------
    Total                      6.217ns (2.140ns logic, 4.077ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tmp_busy_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.017ns (Levels of Logic = 1)
  Source:            Issue (PAD)
  Destination:       tmp_busy (LATCH)
  Destination Clock: tmp_busy_G falling

  Data Path: Issue to tmp_busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   1.758  Issue_IBUF (Issue_IBUF)
     LD:D                      0.037          tmp_busy
    ----------------------------------------
    Total                      3.017ns (1.259ns logic, 1.758ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Op_out[1]_AND_153_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Op_out_0_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Op_out[1]_AND_153_o falling

  Data Path: Reset to Inst_RS/Op_out_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Op_out[1]_AND_154_o1 (Inst_RS/Reset_Op_out[1]_AND_154_o)
     LDC:CLR                   0.430          Inst_RS/Op_out_0_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Qk_out[4]_AND_149_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Qk_out_0_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Qk_out[4]_AND_149_o falling

  Data Path: Reset to Inst_RS/Qk_out_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Qk_out[4]_AND_150_o1 (Inst_RS/Reset_Qk_out[4]_AND_150_o)
     LDC:CLR                   0.430          Inst_RS/Qk_out_0_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Qj_out[4]_AND_139_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Qj_out_0_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Qj_out[4]_AND_139_o falling

  Data Path: Reset to Inst_RS/Qj_out_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Qj_out[4]_AND_140_o1 (Inst_RS/Reset_Qj_out[4]_AND_140_o)
     LDC:CLR                   0.430          Inst_RS/Qj_out_0_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_129_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_0_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_129_o falling

  Data Path: Reset to Inst_RS/Vk_out_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_130_o1 (Inst_RS/Reset_Vk_out[31]_AND_130_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_0_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_65_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_0_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_65_o falling

  Data Path: Reset to Inst_RS/Vj_out_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_66_o1 (Inst_RS/Reset_Vj_out[31]_AND_66_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_0_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Op_out[1]_AND_151_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Op_out_1_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Op_out[1]_AND_151_o falling

  Data Path: Reset to Inst_RS/Op_out_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Op_out[1]_AND_152_o1 (Inst_RS/Reset_Op_out[1]_AND_152_o)
     LDC:CLR                   0.430          Inst_RS/Op_out_1_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Qk_out[4]_AND_147_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Qk_out_1_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Qk_out[4]_AND_147_o falling

  Data Path: Reset to Inst_RS/Qk_out_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Qk_out[4]_AND_148_o1 (Inst_RS/Reset_Qk_out[4]_AND_148_o)
     LDC:CLR                   0.430          Inst_RS/Qk_out_1_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Qk_out[4]_AND_145_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Qk_out_2_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Qk_out[4]_AND_145_o falling

  Data Path: Reset to Inst_RS/Qk_out_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Qk_out[4]_AND_146_o1 (Inst_RS/Reset_Qk_out[4]_AND_146_o)
     LDC:CLR                   0.430          Inst_RS/Qk_out_2_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Qk_out[4]_AND_141_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Qk_out_4_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Qk_out[4]_AND_141_o falling

  Data Path: Reset to Inst_RS/Qk_out_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Qk_out[4]_AND_142_o1 (Inst_RS/Reset_Qk_out[4]_AND_142_o)
     LDC:CLR                   0.430          Inst_RS/Qk_out_4_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Qk_out[4]_AND_143_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Qk_out_3_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Qk_out[4]_AND_143_o falling

  Data Path: Reset to Inst_RS/Qk_out_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Qk_out[4]_AND_144_o1 (Inst_RS/Reset_Qk_out[4]_AND_144_o)
     LDC:CLR                   0.430          Inst_RS/Qk_out_3_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Qj_out[4]_AND_135_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Qj_out_2_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Qj_out[4]_AND_135_o falling

  Data Path: Reset to Inst_RS/Qj_out_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Qj_out[4]_AND_136_o1 (Inst_RS/Reset_Qj_out[4]_AND_136_o)
     LDC:CLR                   0.430          Inst_RS/Qj_out_2_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Qj_out[4]_AND_133_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Qj_out_3_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Qj_out[4]_AND_133_o falling

  Data Path: Reset to Inst_RS/Qj_out_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Qj_out[4]_AND_134_o1 (Inst_RS/Reset_Qj_out[4]_AND_134_o)
     LDC:CLR                   0.430          Inst_RS/Qj_out_3_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Qj_out[4]_AND_137_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Qj_out_1_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Qj_out[4]_AND_137_o falling

  Data Path: Reset to Inst_RS/Qj_out_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Qj_out[4]_AND_138_o1 (Inst_RS/Reset_Qj_out[4]_AND_138_o)
     LDC:CLR                   0.430          Inst_RS/Qj_out_1_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_127_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_1_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_127_o falling

  Data Path: Reset to Inst_RS/Vk_out_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_128_o1 (Inst_RS/Reset_Vk_out[31]_AND_128_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_1_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Qj_out[4]_AND_131_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Qj_out_4_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Qj_out[4]_AND_131_o falling

  Data Path: Reset to Inst_RS/Qj_out_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Qj_out[4]_AND_132_o1 (Inst_RS/Reset_Qj_out[4]_AND_132_o)
     LDC:CLR                   0.430          Inst_RS/Qj_out_4_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_123_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_3_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_123_o falling

  Data Path: Reset to Inst_RS/Vk_out_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_124_o1 (Inst_RS/Reset_Vk_out[31]_AND_124_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_3_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_121_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_4_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_121_o falling

  Data Path: Reset to Inst_RS/Vk_out_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_122_o1 (Inst_RS/Reset_Vk_out[31]_AND_122_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_4_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_125_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_2_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_125_o falling

  Data Path: Reset to Inst_RS/Vk_out_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_126_o1 (Inst_RS/Reset_Vk_out[31]_AND_126_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_2_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_117_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_6_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_117_o falling

  Data Path: Reset to Inst_RS/Vk_out_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_118_o1 (Inst_RS/Reset_Vk_out[31]_AND_118_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_6_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_115_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_7_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_115_o falling

  Data Path: Reset to Inst_RS/Vk_out_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_116_o1 (Inst_RS/Reset_Vk_out[31]_AND_116_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_7_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_119_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_5_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_119_o falling

  Data Path: Reset to Inst_RS/Vk_out_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_120_o1 (Inst_RS/Reset_Vk_out[31]_AND_120_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_5_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_9_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_111_o falling

  Data Path: Reset to Inst_RS/Vk_out_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_112_o1 (Inst_RS/Reset_Vk_out[31]_AND_112_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_9_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_10_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_109_o falling

  Data Path: Reset to Inst_RS/Vk_out_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_110_o1 (Inst_RS/Reset_Vk_out[31]_AND_110_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_10_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_8_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_113_o falling

  Data Path: Reset to Inst_RS/Vk_out_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_114_o1 (Inst_RS/Reset_Vk_out[31]_AND_114_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_8_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_11_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_107_o falling

  Data Path: Reset to Inst_RS/Vk_out_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_108_o1 (Inst_RS/Reset_Vk_out[31]_AND_108_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_11_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_12_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_105_o falling

  Data Path: Reset to Inst_RS/Vk_out_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_106_o1 (Inst_RS/Reset_Vk_out[31]_AND_106_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_12_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_14_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_101_o falling

  Data Path: Reset to Inst_RS/Vk_out_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_102_o1 (Inst_RS/Reset_Vk_out[31]_AND_102_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_14_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_15_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_99_o falling

  Data Path: Reset to Inst_RS/Vk_out_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_100_o1 (Inst_RS/Reset_Vk_out[31]_AND_100_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_15_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_13_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_103_o falling

  Data Path: Reset to Inst_RS/Vk_out_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_104_o1 (Inst_RS/Reset_Vk_out[31]_AND_104_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_13_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_17_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_95_o falling

  Data Path: Reset to Inst_RS/Vk_out_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_96_o1 (Inst_RS/Reset_Vk_out[31]_AND_96_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_17_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_18_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_93_o falling

  Data Path: Reset to Inst_RS/Vk_out_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_94_o1 (Inst_RS/Reset_Vk_out[31]_AND_94_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_18_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_16_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_97_o falling

  Data Path: Reset to Inst_RS/Vk_out_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_98_o1 (Inst_RS/Reset_Vk_out[31]_AND_98_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_16_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_20_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_89_o falling

  Data Path: Reset to Inst_RS/Vk_out_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_90_o1 (Inst_RS/Reset_Vk_out[31]_AND_90_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_20_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_21_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_87_o falling

  Data Path: Reset to Inst_RS/Vk_out_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_88_o1 (Inst_RS/Reset_Vk_out[31]_AND_88_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_21_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_19_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_91_o falling

  Data Path: Reset to Inst_RS/Vk_out_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_92_o1 (Inst_RS/Reset_Vk_out[31]_AND_92_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_19_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_23_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_83_o falling

  Data Path: Reset to Inst_RS/Vk_out_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_84_o1 (Inst_RS/Reset_Vk_out[31]_AND_84_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_23_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_24_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_81_o falling

  Data Path: Reset to Inst_RS/Vk_out_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_82_o1 (Inst_RS/Reset_Vk_out[31]_AND_82_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_24_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_22_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_85_o falling

  Data Path: Reset to Inst_RS/Vk_out_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_86_o1 (Inst_RS/Reset_Vk_out[31]_AND_86_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_22_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_26_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_77_o falling

  Data Path: Reset to Inst_RS/Vk_out_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_78_o1 (Inst_RS/Reset_Vk_out[31]_AND_78_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_26_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_27_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_75_o falling

  Data Path: Reset to Inst_RS/Vk_out_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_76_o1 (Inst_RS/Reset_Vk_out[31]_AND_76_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_27_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_25_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_79_o falling

  Data Path: Reset to Inst_RS/Vk_out_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_80_o1 (Inst_RS/Reset_Vk_out[31]_AND_80_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_25_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_29_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_71_o falling

  Data Path: Reset to Inst_RS/Vk_out_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_72_o1 (Inst_RS/Reset_Vk_out[31]_AND_72_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_29_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_30_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_69_o falling

  Data Path: Reset to Inst_RS/Vk_out_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_70_o1 (Inst_RS/Reset_Vk_out[31]_AND_70_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_30_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_28_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_73_o falling

  Data Path: Reset to Inst_RS/Vk_out_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_74_o1 (Inst_RS/Reset_Vk_out[31]_AND_74_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_28_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_63_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_1_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_63_o falling

  Data Path: Reset to Inst_RS/Vj_out_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_64_o1 (Inst_RS/Reset_Vj_out[31]_AND_64_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_1_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vk_out[31]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vk_out_31_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vk_out[31]_AND_67_o falling

  Data Path: Reset to Inst_RS/Vk_out_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vk_out[31]_AND_68_o1 (Inst_RS/Reset_Vk_out[31]_AND_68_o)
     LDC:CLR                   0.430          Inst_RS/Vk_out_31_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_61_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_2_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_61_o falling

  Data Path: Reset to Inst_RS/Vj_out_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_62_o1 (Inst_RS/Reset_Vj_out[31]_AND_62_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_2_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_59_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_3_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_59_o falling

  Data Path: Reset to Inst_RS/Vj_out_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_60_o1 (Inst_RS/Reset_Vj_out[31]_AND_60_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_3_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_55_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_5_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_55_o falling

  Data Path: Reset to Inst_RS/Vj_out_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_56_o1 (Inst_RS/Reset_Vj_out[31]_AND_56_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_5_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_53_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_6_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_53_o falling

  Data Path: Reset to Inst_RS/Vj_out_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_54_o1 (Inst_RS/Reset_Vj_out[31]_AND_54_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_6_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_57_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_4_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_57_o falling

  Data Path: Reset to Inst_RS/Vj_out_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_58_o1 (Inst_RS/Reset_Vj_out[31]_AND_58_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_4_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_8_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_49_o falling

  Data Path: Reset to Inst_RS/Vj_out_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_50_o1 (Inst_RS/Reset_Vj_out[31]_AND_50_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_8_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_9_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_47_o falling

  Data Path: Reset to Inst_RS/Vj_out_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_48_o1 (Inst_RS/Reset_Vj_out[31]_AND_48_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_9_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_51_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_7_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_51_o falling

  Data Path: Reset to Inst_RS/Vj_out_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_52_o1 (Inst_RS/Reset_Vj_out[31]_AND_52_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_7_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_11_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_43_o falling

  Data Path: Reset to Inst_RS/Vj_out_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_44_o1 (Inst_RS/Reset_Vj_out[31]_AND_44_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_11_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_12_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_41_o falling

  Data Path: Reset to Inst_RS/Vj_out_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_42_o1 (Inst_RS/Reset_Vj_out[31]_AND_42_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_12_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_10_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_45_o falling

  Data Path: Reset to Inst_RS/Vj_out_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_46_o1 (Inst_RS/Reset_Vj_out[31]_AND_46_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_10_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_14_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_37_o falling

  Data Path: Reset to Inst_RS/Vj_out_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_38_o1 (Inst_RS/Reset_Vj_out[31]_AND_38_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_14_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_15_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_35_o falling

  Data Path: Reset to Inst_RS/Vj_out_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_36_o1 (Inst_RS/Reset_Vj_out[31]_AND_36_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_15_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_13_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_39_o falling

  Data Path: Reset to Inst_RS/Vj_out_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_40_o1 (Inst_RS/Reset_Vj_out[31]_AND_40_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_13_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_17_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_31_o falling

  Data Path: Reset to Inst_RS/Vj_out_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_32_o1 (Inst_RS/Reset_Vj_out[31]_AND_32_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_17_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_18_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_29_o falling

  Data Path: Reset to Inst_RS/Vj_out_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_30_o1 (Inst_RS/Reset_Vj_out[31]_AND_30_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_18_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_16_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_33_o falling

  Data Path: Reset to Inst_RS/Vj_out_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_34_o1 (Inst_RS/Reset_Vj_out[31]_AND_34_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_16_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_20_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_25_o falling

  Data Path: Reset to Inst_RS/Vj_out_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_26_o1 (Inst_RS/Reset_Vj_out[31]_AND_26_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_20_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_21_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_23_o falling

  Data Path: Reset to Inst_RS/Vj_out_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_24_o1 (Inst_RS/Reset_Vj_out[31]_AND_24_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_21_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_19_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_27_o falling

  Data Path: Reset to Inst_RS/Vj_out_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_28_o1 (Inst_RS/Reset_Vj_out[31]_AND_28_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_19_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_23_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_19_o falling

  Data Path: Reset to Inst_RS/Vj_out_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_20_o1 (Inst_RS/Reset_Vj_out[31]_AND_20_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_23_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_24_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_17_o falling

  Data Path: Reset to Inst_RS/Vj_out_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_18_o1 (Inst_RS/Reset_Vj_out[31]_AND_18_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_24_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_22_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_21_o falling

  Data Path: Reset to Inst_RS/Vj_out_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_22_o1 (Inst_RS/Reset_Vj_out[31]_AND_22_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_22_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_26_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_13_o falling

  Data Path: Reset to Inst_RS/Vj_out_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_14_o1 (Inst_RS/Reset_Vj_out[31]_AND_14_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_26_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_27_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_11_o falling

  Data Path: Reset to Inst_RS/Vj_out_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_12_o1 (Inst_RS/Reset_Vj_out[31]_AND_12_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_27_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_25_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_15_o falling

  Data Path: Reset to Inst_RS/Vj_out_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_16_o1 (Inst_RS/Reset_Vj_out[31]_AND_16_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_25_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_29_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_7_o falling

  Data Path: Reset to Inst_RS/Vj_out_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_8_o1 (Inst_RS/Reset_Vj_out[31]_AND_8_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_29_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_30_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_5_o falling

  Data Path: Reset to Inst_RS/Vj_out_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_6_o1 (Inst_RS/Reset_Vj_out[31]_AND_6_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_30_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_28_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_9_o falling

  Data Path: Reset to Inst_RS/Vj_out_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_10_o1 (Inst_RS/Reset_Vj_out[31]_AND_10_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_28_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Vj_out[31]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Vj_out_31_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Vj_out[31]_AND_3_o falling

  Data Path: Reset to Inst_RS/Vj_out_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Inst_RS/Reset_Vj_out[31]_AND_4_o1 (Inst_RS/Reset_Vj_out[31]_AND_4_o)
     LDC:CLR                   0.430          Inst_RS/Vj_out_31_LDC
    ----------------------------------------
    Total                      4.637ns (1.855ns logic, 2.782ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RS/Reset_Busy_out_AND_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.600ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Inst_RS/Busy_out_LDC (LATCH)
  Destination Clock: Inst_RS/Reset_Busy_out_AND_1_o falling

  Data Path: Reset to Inst_RS/Busy_out_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           233   1.222   2.166  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            1   0.203   0.579  Inst_RS/Reset_Busy_out_AND_2_o1 (Inst_RS/Reset_Busy_out_AND_2_o)
     LDC:CLR                   0.430          Inst_RS/Busy_out_LDC
    ----------------------------------------
    Total                      4.600ns (1.855ns logic, 2.745ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_31_LDC (LATCH)
  Destination:       Vj_out<31> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_3_o falling

  Data Path: Inst_RS/Vj_out_31_LDC to Vj_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_31_LDC (Inst_RS/Vj_out_31_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_311 (Inst_RS/Vj_out_31)
     OBUF:I->O                 2.571          Vj_out_31_OBUF (Vj_out<31>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 153 / 77
-------------------------------------------------------------------------
Offset:              4.555ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_31_C_31 (FF)
  Destination:       Vj_out<31> (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_RS/Vj_out_31_C_31 to Vj_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  Inst_RS/Vj_out_31_C_31 (Inst_RS/Vj_out_31_C_31)
     LUT3:I1->O            1   0.203   0.579  Inst_RS/Vj_out_311 (Inst_RS/Vj_out_31)
     OBUF:I->O                 2.571          Vj_out_31_OBUF (Vj_out<31>)
    ----------------------------------------
    Total                      4.555ns (3.221ns logic, 1.334ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_30_LDC (LATCH)
  Destination:       Vj_out<30> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_5_o falling

  Data Path: Inst_RS/Vj_out_30_LDC to Vj_out<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_30_LDC (Inst_RS/Vj_out_30_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_301 (Inst_RS/Vj_out_30)
     OBUF:I->O                 2.571          Vj_out_30_OBUF (Vj_out<30>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_29_LDC (LATCH)
  Destination:       Vj_out<29> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_7_o falling

  Data Path: Inst_RS/Vj_out_29_LDC to Vj_out<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_29_LDC (Inst_RS/Vj_out_29_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_291 (Inst_RS/Vj_out_29)
     OBUF:I->O                 2.571          Vj_out_29_OBUF (Vj_out<29>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_28_LDC (LATCH)
  Destination:       Vj_out<28> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_9_o falling

  Data Path: Inst_RS/Vj_out_28_LDC to Vj_out<28>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_28_LDC (Inst_RS/Vj_out_28_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_281 (Inst_RS/Vj_out_28)
     OBUF:I->O                 2.571          Vj_out_28_OBUF (Vj_out<28>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_27_LDC (LATCH)
  Destination:       Vj_out<27> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_11_o falling

  Data Path: Inst_RS/Vj_out_27_LDC to Vj_out<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_27_LDC (Inst_RS/Vj_out_27_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_271 (Inst_RS/Vj_out_27)
     OBUF:I->O                 2.571          Vj_out_27_OBUF (Vj_out<27>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_26_LDC (LATCH)
  Destination:       Vj_out<26> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_13_o falling

  Data Path: Inst_RS/Vj_out_26_LDC to Vj_out<26>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_26_LDC (Inst_RS/Vj_out_26_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_261 (Inst_RS/Vj_out_26)
     OBUF:I->O                 2.571          Vj_out_26_OBUF (Vj_out<26>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_25_LDC (LATCH)
  Destination:       Vj_out<25> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_15_o falling

  Data Path: Inst_RS/Vj_out_25_LDC to Vj_out<25>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_25_LDC (Inst_RS/Vj_out_25_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_251 (Inst_RS/Vj_out_25)
     OBUF:I->O                 2.571          Vj_out_25_OBUF (Vj_out<25>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_24_LDC (LATCH)
  Destination:       Vj_out<24> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_17_o falling

  Data Path: Inst_RS/Vj_out_24_LDC to Vj_out<24>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_24_LDC (Inst_RS/Vj_out_24_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_241 (Inst_RS/Vj_out_24)
     OBUF:I->O                 2.571          Vj_out_24_OBUF (Vj_out<24>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_23_LDC (LATCH)
  Destination:       Vj_out<23> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_19_o falling

  Data Path: Inst_RS/Vj_out_23_LDC to Vj_out<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_23_LDC (Inst_RS/Vj_out_23_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_231 (Inst_RS/Vj_out_23)
     OBUF:I->O                 2.571          Vj_out_23_OBUF (Vj_out<23>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_22_LDC (LATCH)
  Destination:       Vj_out<22> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_21_o falling

  Data Path: Inst_RS/Vj_out_22_LDC to Vj_out<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_22_LDC (Inst_RS/Vj_out_22_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_221 (Inst_RS/Vj_out_22)
     OBUF:I->O                 2.571          Vj_out_22_OBUF (Vj_out<22>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_21_LDC (LATCH)
  Destination:       Vj_out<21> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_23_o falling

  Data Path: Inst_RS/Vj_out_21_LDC to Vj_out<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_21_LDC (Inst_RS/Vj_out_21_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_211 (Inst_RS/Vj_out_21)
     OBUF:I->O                 2.571          Vj_out_21_OBUF (Vj_out<21>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_20_LDC (LATCH)
  Destination:       Vj_out<20> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_25_o falling

  Data Path: Inst_RS/Vj_out_20_LDC to Vj_out<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_20_LDC (Inst_RS/Vj_out_20_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_201 (Inst_RS/Vj_out_20)
     OBUF:I->O                 2.571          Vj_out_20_OBUF (Vj_out<20>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_19_LDC (LATCH)
  Destination:       Vj_out<19> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_27_o falling

  Data Path: Inst_RS/Vj_out_19_LDC to Vj_out<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_19_LDC (Inst_RS/Vj_out_19_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_191 (Inst_RS/Vj_out_19)
     OBUF:I->O                 2.571          Vj_out_19_OBUF (Vj_out<19>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_18_LDC (LATCH)
  Destination:       Vj_out<18> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_29_o falling

  Data Path: Inst_RS/Vj_out_18_LDC to Vj_out<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_18_LDC (Inst_RS/Vj_out_18_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_181 (Inst_RS/Vj_out_18)
     OBUF:I->O                 2.571          Vj_out_18_OBUF (Vj_out<18>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_17_LDC (LATCH)
  Destination:       Vj_out<17> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_31_o falling

  Data Path: Inst_RS/Vj_out_17_LDC to Vj_out<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_17_LDC (Inst_RS/Vj_out_17_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_171 (Inst_RS/Vj_out_17)
     OBUF:I->O                 2.571          Vj_out_17_OBUF (Vj_out<17>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_16_LDC (LATCH)
  Destination:       Vj_out<16> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_33_o falling

  Data Path: Inst_RS/Vj_out_16_LDC to Vj_out<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_16_LDC (Inst_RS/Vj_out_16_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_161 (Inst_RS/Vj_out_16)
     OBUF:I->O                 2.571          Vj_out_16_OBUF (Vj_out<16>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_15_LDC (LATCH)
  Destination:       Vj_out<15> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_35_o falling

  Data Path: Inst_RS/Vj_out_15_LDC to Vj_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_15_LDC (Inst_RS/Vj_out_15_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_151 (Inst_RS/Vj_out_15)
     OBUF:I->O                 2.571          Vj_out_15_OBUF (Vj_out<15>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_14_LDC (LATCH)
  Destination:       Vj_out<14> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_37_o falling

  Data Path: Inst_RS/Vj_out_14_LDC to Vj_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_14_LDC (Inst_RS/Vj_out_14_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_141 (Inst_RS/Vj_out_14)
     OBUF:I->O                 2.571          Vj_out_14_OBUF (Vj_out<14>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_13_LDC (LATCH)
  Destination:       Vj_out<13> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_39_o falling

  Data Path: Inst_RS/Vj_out_13_LDC to Vj_out<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_13_LDC (Inst_RS/Vj_out_13_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_131 (Inst_RS/Vj_out_13)
     OBUF:I->O                 2.571          Vj_out_13_OBUF (Vj_out<13>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_12_LDC (LATCH)
  Destination:       Vj_out<12> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_41_o falling

  Data Path: Inst_RS/Vj_out_12_LDC to Vj_out<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_12_LDC (Inst_RS/Vj_out_12_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_121 (Inst_RS/Vj_out_12)
     OBUF:I->O                 2.571          Vj_out_12_OBUF (Vj_out<12>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_11_LDC (LATCH)
  Destination:       Vj_out<11> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_43_o falling

  Data Path: Inst_RS/Vj_out_11_LDC to Vj_out<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_11_LDC (Inst_RS/Vj_out_11_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_111 (Inst_RS/Vj_out_11)
     OBUF:I->O                 2.571          Vj_out_11_OBUF (Vj_out<11>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_10_LDC (LATCH)
  Destination:       Vj_out<10> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_45_o falling

  Data Path: Inst_RS/Vj_out_10_LDC to Vj_out<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_10_LDC (Inst_RS/Vj_out_10_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_101 (Inst_RS/Vj_out_10)
     OBUF:I->O                 2.571          Vj_out_10_OBUF (Vj_out<10>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_9_LDC (LATCH)
  Destination:       Vj_out<9> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_47_o falling

  Data Path: Inst_RS/Vj_out_9_LDC to Vj_out<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_9_LDC (Inst_RS/Vj_out_9_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_91 (Inst_RS/Vj_out_9)
     OBUF:I->O                 2.571          Vj_out_9_OBUF (Vj_out<9>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_8_LDC (LATCH)
  Destination:       Vj_out<8> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_49_o falling

  Data Path: Inst_RS/Vj_out_8_LDC to Vj_out<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_8_LDC (Inst_RS/Vj_out_8_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_81 (Inst_RS/Vj_out_8)
     OBUF:I->O                 2.571          Vj_out_8_OBUF (Vj_out<8>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_51_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_7_LDC (LATCH)
  Destination:       Vj_out<7> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_51_o falling

  Data Path: Inst_RS/Vj_out_7_LDC to Vj_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_7_LDC (Inst_RS/Vj_out_7_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_71 (Inst_RS/Vj_out_7)
     OBUF:I->O                 2.571          Vj_out_7_OBUF (Vj_out<7>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_53_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_6_LDC (LATCH)
  Destination:       Vj_out<6> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_53_o falling

  Data Path: Inst_RS/Vj_out_6_LDC to Vj_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_6_LDC (Inst_RS/Vj_out_6_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_61 (Inst_RS/Vj_out_6)
     OBUF:I->O                 2.571          Vj_out_6_OBUF (Vj_out<6>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_55_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_5_LDC (LATCH)
  Destination:       Vj_out<5> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_55_o falling

  Data Path: Inst_RS/Vj_out_5_LDC to Vj_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_5_LDC (Inst_RS/Vj_out_5_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_51 (Inst_RS/Vj_out_5)
     OBUF:I->O                 2.571          Vj_out_5_OBUF (Vj_out<5>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_57_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_4_LDC (LATCH)
  Destination:       Vj_out<4> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_57_o falling

  Data Path: Inst_RS/Vj_out_4_LDC to Vj_out<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_4_LDC (Inst_RS/Vj_out_4_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_41 (Inst_RS/Vj_out_4)
     OBUF:I->O                 2.571          Vj_out_4_OBUF (Vj_out<4>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_59_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_3_LDC (LATCH)
  Destination:       Vj_out<3> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_59_o falling

  Data Path: Inst_RS/Vj_out_3_LDC to Vj_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_3_LDC (Inst_RS/Vj_out_3_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_32 (Inst_RS/Vj_out_3)
     OBUF:I->O                 2.571          Vj_out_3_OBUF (Vj_out<3>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_61_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_2_LDC (LATCH)
  Destination:       Vj_out<2> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_61_o falling

  Data Path: Inst_RS/Vj_out_2_LDC to Vj_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_2_LDC (Inst_RS/Vj_out_2_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_210 (Inst_RS/Vj_out_2)
     OBUF:I->O                 2.571          Vj_out_2_OBUF (Vj_out<2>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_63_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_1_LDC (LATCH)
  Destination:       Vj_out<1> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_63_o falling

  Data Path: Inst_RS/Vj_out_1_LDC to Vj_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_1_LDC (Inst_RS/Vj_out_1_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_110 (Inst_RS/Vj_out_1)
     OBUF:I->O                 2.571          Vj_out_1_OBUF (Vj_out<1>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vj_out[31]_AND_65_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vj_out_0_LDC (LATCH)
  Destination:       Vj_out<0> (PAD)
  Source Clock:      Inst_RS/Reset_Vj_out[31]_AND_65_o falling

  Data Path: Inst_RS/Vj_out_0_LDC to Vj_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vj_out_0_LDC (Inst_RS/Vj_out_0_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vj_out_01 (Inst_RS/Vj_out_0)
     OBUF:I->O                 2.571          Vj_out_0_OBUF (Vj_out<0>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_31_LDC (LATCH)
  Destination:       Vk_out<31> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_67_o falling

  Data Path: Inst_RS/Vk_out_31_LDC to Vk_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_31_LDC (Inst_RS/Vk_out_31_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_311 (Inst_RS/Vk_out_31)
     OBUF:I->O                 2.571          Vk_out_31_OBUF (Vk_out<31>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_30_LDC (LATCH)
  Destination:       Vk_out<30> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_69_o falling

  Data Path: Inst_RS/Vk_out_30_LDC to Vk_out<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_30_LDC (Inst_RS/Vk_out_30_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_301 (Inst_RS/Vk_out_30)
     OBUF:I->O                 2.571          Vk_out_30_OBUF (Vk_out<30>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_29_LDC (LATCH)
  Destination:       Vk_out<29> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_71_o falling

  Data Path: Inst_RS/Vk_out_29_LDC to Vk_out<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_29_LDC (Inst_RS/Vk_out_29_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_291 (Inst_RS/Vk_out_29)
     OBUF:I->O                 2.571          Vk_out_29_OBUF (Vk_out<29>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_28_LDC (LATCH)
  Destination:       Vk_out<28> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_73_o falling

  Data Path: Inst_RS/Vk_out_28_LDC to Vk_out<28>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_28_LDC (Inst_RS/Vk_out_28_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_281 (Inst_RS/Vk_out_28)
     OBUF:I->O                 2.571          Vk_out_28_OBUF (Vk_out<28>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_27_LDC (LATCH)
  Destination:       Vk_out<27> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_75_o falling

  Data Path: Inst_RS/Vk_out_27_LDC to Vk_out<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_27_LDC (Inst_RS/Vk_out_27_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_271 (Inst_RS/Vk_out_27)
     OBUF:I->O                 2.571          Vk_out_27_OBUF (Vk_out<27>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_26_LDC (LATCH)
  Destination:       Vk_out<26> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_77_o falling

  Data Path: Inst_RS/Vk_out_26_LDC to Vk_out<26>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_26_LDC (Inst_RS/Vk_out_26_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_261 (Inst_RS/Vk_out_26)
     OBUF:I->O                 2.571          Vk_out_26_OBUF (Vk_out<26>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_25_LDC (LATCH)
  Destination:       Vk_out<25> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_79_o falling

  Data Path: Inst_RS/Vk_out_25_LDC to Vk_out<25>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_25_LDC (Inst_RS/Vk_out_25_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_251 (Inst_RS/Vk_out_25)
     OBUF:I->O                 2.571          Vk_out_25_OBUF (Vk_out<25>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_24_LDC (LATCH)
  Destination:       Vk_out<24> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_81_o falling

  Data Path: Inst_RS/Vk_out_24_LDC to Vk_out<24>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_24_LDC (Inst_RS/Vk_out_24_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_241 (Inst_RS/Vk_out_24)
     OBUF:I->O                 2.571          Vk_out_24_OBUF (Vk_out<24>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_23_LDC (LATCH)
  Destination:       Vk_out<23> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_83_o falling

  Data Path: Inst_RS/Vk_out_23_LDC to Vk_out<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_23_LDC (Inst_RS/Vk_out_23_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_231 (Inst_RS/Vk_out_23)
     OBUF:I->O                 2.571          Vk_out_23_OBUF (Vk_out<23>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_22_LDC (LATCH)
  Destination:       Vk_out<22> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_85_o falling

  Data Path: Inst_RS/Vk_out_22_LDC to Vk_out<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_22_LDC (Inst_RS/Vk_out_22_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_221 (Inst_RS/Vk_out_22)
     OBUF:I->O                 2.571          Vk_out_22_OBUF (Vk_out<22>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_21_LDC (LATCH)
  Destination:       Vk_out<21> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_87_o falling

  Data Path: Inst_RS/Vk_out_21_LDC to Vk_out<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_21_LDC (Inst_RS/Vk_out_21_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_211 (Inst_RS/Vk_out_21)
     OBUF:I->O                 2.571          Vk_out_21_OBUF (Vk_out<21>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_20_LDC (LATCH)
  Destination:       Vk_out<20> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_89_o falling

  Data Path: Inst_RS/Vk_out_20_LDC to Vk_out<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_20_LDC (Inst_RS/Vk_out_20_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_201 (Inst_RS/Vk_out_20)
     OBUF:I->O                 2.571          Vk_out_20_OBUF (Vk_out<20>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_19_LDC (LATCH)
  Destination:       Vk_out<19> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_91_o falling

  Data Path: Inst_RS/Vk_out_19_LDC to Vk_out<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_19_LDC (Inst_RS/Vk_out_19_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_191 (Inst_RS/Vk_out_19)
     OBUF:I->O                 2.571          Vk_out_19_OBUF (Vk_out<19>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_18_LDC (LATCH)
  Destination:       Vk_out<18> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_93_o falling

  Data Path: Inst_RS/Vk_out_18_LDC to Vk_out<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_18_LDC (Inst_RS/Vk_out_18_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_181 (Inst_RS/Vk_out_18)
     OBUF:I->O                 2.571          Vk_out_18_OBUF (Vk_out<18>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_17_LDC (LATCH)
  Destination:       Vk_out<17> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_95_o falling

  Data Path: Inst_RS/Vk_out_17_LDC to Vk_out<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_17_LDC (Inst_RS/Vk_out_17_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_171 (Inst_RS/Vk_out_17)
     OBUF:I->O                 2.571          Vk_out_17_OBUF (Vk_out<17>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_16_LDC (LATCH)
  Destination:       Vk_out<16> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_97_o falling

  Data Path: Inst_RS/Vk_out_16_LDC to Vk_out<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_16_LDC (Inst_RS/Vk_out_16_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_161 (Inst_RS/Vk_out_16)
     OBUF:I->O                 2.571          Vk_out_16_OBUF (Vk_out<16>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_15_LDC (LATCH)
  Destination:       Vk_out<15> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_99_o falling

  Data Path: Inst_RS/Vk_out_15_LDC to Vk_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_15_LDC (Inst_RS/Vk_out_15_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_151 (Inst_RS/Vk_out_15)
     OBUF:I->O                 2.571          Vk_out_15_OBUF (Vk_out<15>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_14_LDC (LATCH)
  Destination:       Vk_out<14> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_101_o falling

  Data Path: Inst_RS/Vk_out_14_LDC to Vk_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_14_LDC (Inst_RS/Vk_out_14_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_141 (Inst_RS/Vk_out_14)
     OBUF:I->O                 2.571          Vk_out_14_OBUF (Vk_out<14>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_13_LDC (LATCH)
  Destination:       Vk_out<13> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_103_o falling

  Data Path: Inst_RS/Vk_out_13_LDC to Vk_out<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_13_LDC (Inst_RS/Vk_out_13_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_131 (Inst_RS/Vk_out_13)
     OBUF:I->O                 2.571          Vk_out_13_OBUF (Vk_out<13>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_12_LDC (LATCH)
  Destination:       Vk_out<12> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_105_o falling

  Data Path: Inst_RS/Vk_out_12_LDC to Vk_out<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_12_LDC (Inst_RS/Vk_out_12_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_121 (Inst_RS/Vk_out_12)
     OBUF:I->O                 2.571          Vk_out_12_OBUF (Vk_out<12>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_11_LDC (LATCH)
  Destination:       Vk_out<11> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_107_o falling

  Data Path: Inst_RS/Vk_out_11_LDC to Vk_out<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_11_LDC (Inst_RS/Vk_out_11_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_111 (Inst_RS/Vk_out_11)
     OBUF:I->O                 2.571          Vk_out_11_OBUF (Vk_out<11>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_10_LDC (LATCH)
  Destination:       Vk_out<10> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_109_o falling

  Data Path: Inst_RS/Vk_out_10_LDC to Vk_out<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_10_LDC (Inst_RS/Vk_out_10_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_101 (Inst_RS/Vk_out_10)
     OBUF:I->O                 2.571          Vk_out_10_OBUF (Vk_out<10>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_9_LDC (LATCH)
  Destination:       Vk_out<9> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_111_o falling

  Data Path: Inst_RS/Vk_out_9_LDC to Vk_out<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_9_LDC (Inst_RS/Vk_out_9_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_91 (Inst_RS/Vk_out_9)
     OBUF:I->O                 2.571          Vk_out_9_OBUF (Vk_out<9>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_8_LDC (LATCH)
  Destination:       Vk_out<8> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_113_o falling

  Data Path: Inst_RS/Vk_out_8_LDC to Vk_out<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_8_LDC (Inst_RS/Vk_out_8_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_81 (Inst_RS/Vk_out_8)
     OBUF:I->O                 2.571          Vk_out_8_OBUF (Vk_out<8>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_115_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_7_LDC (LATCH)
  Destination:       Vk_out<7> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_115_o falling

  Data Path: Inst_RS/Vk_out_7_LDC to Vk_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_7_LDC (Inst_RS/Vk_out_7_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_71 (Inst_RS/Vk_out_7)
     OBUF:I->O                 2.571          Vk_out_7_OBUF (Vk_out<7>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_117_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_6_LDC (LATCH)
  Destination:       Vk_out<6> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_117_o falling

  Data Path: Inst_RS/Vk_out_6_LDC to Vk_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_6_LDC (Inst_RS/Vk_out_6_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_61 (Inst_RS/Vk_out_6)
     OBUF:I->O                 2.571          Vk_out_6_OBUF (Vk_out<6>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_119_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_5_LDC (LATCH)
  Destination:       Vk_out<5> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_119_o falling

  Data Path: Inst_RS/Vk_out_5_LDC to Vk_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_5_LDC (Inst_RS/Vk_out_5_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_51 (Inst_RS/Vk_out_5)
     OBUF:I->O                 2.571          Vk_out_5_OBUF (Vk_out<5>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_121_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_4_LDC (LATCH)
  Destination:       Vk_out<4> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_121_o falling

  Data Path: Inst_RS/Vk_out_4_LDC to Vk_out<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_4_LDC (Inst_RS/Vk_out_4_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_41 (Inst_RS/Vk_out_4)
     OBUF:I->O                 2.571          Vk_out_4_OBUF (Vk_out<4>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_123_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_3_LDC (LATCH)
  Destination:       Vk_out<3> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_123_o falling

  Data Path: Inst_RS/Vk_out_3_LDC to Vk_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_3_LDC (Inst_RS/Vk_out_3_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_32 (Inst_RS/Vk_out_3)
     OBUF:I->O                 2.571          Vk_out_3_OBUF (Vk_out<3>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_125_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_2_LDC (LATCH)
  Destination:       Vk_out<2> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_125_o falling

  Data Path: Inst_RS/Vk_out_2_LDC to Vk_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_2_LDC (Inst_RS/Vk_out_2_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_210 (Inst_RS/Vk_out_2)
     OBUF:I->O                 2.571          Vk_out_2_OBUF (Vk_out<2>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_127_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_1_LDC (LATCH)
  Destination:       Vk_out<1> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_127_o falling

  Data Path: Inst_RS/Vk_out_1_LDC to Vk_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_1_LDC (Inst_RS/Vk_out_1_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_110 (Inst_RS/Vk_out_1)
     OBUF:I->O                 2.571          Vk_out_1_OBUF (Vk_out<1>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Vk_out[31]_AND_129_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Vk_out_0_LDC (LATCH)
  Destination:       Vk_out<0> (PAD)
  Source Clock:      Inst_RS/Reset_Vk_out[31]_AND_129_o falling

  Data Path: Inst_RS/Vk_out_0_LDC to Vk_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Vk_out_0_LDC (Inst_RS/Vk_out_0_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Vk_out_01 (Inst_RS/Vk_out_0)
     OBUF:I->O                 2.571          Vk_out_0_OBUF (Vk_out<0>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Qj_out[4]_AND_131_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Qj_out_4_LDC (LATCH)
  Destination:       Qj_out<4> (PAD)
  Source Clock:      Inst_RS/Reset_Qj_out[4]_AND_131_o falling

  Data Path: Inst_RS/Qj_out_4_LDC to Qj_out<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Qj_out_4_LDC (Inst_RS/Qj_out_4_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Qj_out_41 (Inst_RS/Qj_out_4)
     OBUF:I->O                 2.571          Qj_out_4_OBUF (Qj_out<4>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Qj_out[4]_AND_133_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Qj_out_3_LDC (LATCH)
  Destination:       Qj_out<3> (PAD)
  Source Clock:      Inst_RS/Reset_Qj_out[4]_AND_133_o falling

  Data Path: Inst_RS/Qj_out_3_LDC to Qj_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Qj_out_3_LDC (Inst_RS/Qj_out_3_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Qj_out_31 (Inst_RS/Qj_out_3)
     OBUF:I->O                 2.571          Qj_out_3_OBUF (Qj_out<3>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Qj_out[4]_AND_135_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Qj_out_2_LDC (LATCH)
  Destination:       Qj_out<2> (PAD)
  Source Clock:      Inst_RS/Reset_Qj_out[4]_AND_135_o falling

  Data Path: Inst_RS/Qj_out_2_LDC to Qj_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Qj_out_2_LDC (Inst_RS/Qj_out_2_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Qj_out_21 (Inst_RS/Qj_out_2)
     OBUF:I->O                 2.571          Qj_out_2_OBUF (Qj_out<2>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Qj_out[4]_AND_137_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Qj_out_1_LDC (LATCH)
  Destination:       Qj_out<1> (PAD)
  Source Clock:      Inst_RS/Reset_Qj_out[4]_AND_137_o falling

  Data Path: Inst_RS/Qj_out_1_LDC to Qj_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Qj_out_1_LDC (Inst_RS/Qj_out_1_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Qj_out_11 (Inst_RS/Qj_out_1)
     OBUF:I->O                 2.571          Qj_out_1_OBUF (Qj_out<1>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Qj_out[4]_AND_139_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Qj_out_0_LDC (LATCH)
  Destination:       Qj_out<0> (PAD)
  Source Clock:      Inst_RS/Reset_Qj_out[4]_AND_139_o falling

  Data Path: Inst_RS/Qj_out_0_LDC to Qj_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Qj_out_0_LDC (Inst_RS/Qj_out_0_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Qj_out_01 (Inst_RS/Qj_out_0)
     OBUF:I->O                 2.571          Qj_out_0_OBUF (Qj_out<0>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Qk_out[4]_AND_141_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Qk_out_4_LDC (LATCH)
  Destination:       Qk_out<4> (PAD)
  Source Clock:      Inst_RS/Reset_Qk_out[4]_AND_141_o falling

  Data Path: Inst_RS/Qk_out_4_LDC to Qk_out<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Qk_out_4_LDC (Inst_RS/Qk_out_4_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Qk_out_41 (Inst_RS/Qk_out_4)
     OBUF:I->O                 2.571          Qk_out_4_OBUF (Qk_out<4>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Qk_out[4]_AND_143_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Qk_out_3_LDC (LATCH)
  Destination:       Qk_out<3> (PAD)
  Source Clock:      Inst_RS/Reset_Qk_out[4]_AND_143_o falling

  Data Path: Inst_RS/Qk_out_3_LDC to Qk_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Qk_out_3_LDC (Inst_RS/Qk_out_3_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Qk_out_31 (Inst_RS/Qk_out_3)
     OBUF:I->O                 2.571          Qk_out_3_OBUF (Qk_out<3>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Qk_out[4]_AND_145_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Qk_out_2_LDC (LATCH)
  Destination:       Qk_out<2> (PAD)
  Source Clock:      Inst_RS/Reset_Qk_out[4]_AND_145_o falling

  Data Path: Inst_RS/Qk_out_2_LDC to Qk_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Qk_out_2_LDC (Inst_RS/Qk_out_2_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Qk_out_21 (Inst_RS/Qk_out_2)
     OBUF:I->O                 2.571          Qk_out_2_OBUF (Qk_out<2>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Qk_out[4]_AND_147_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Qk_out_1_LDC (LATCH)
  Destination:       Qk_out<1> (PAD)
  Source Clock:      Inst_RS/Reset_Qk_out[4]_AND_147_o falling

  Data Path: Inst_RS/Qk_out_1_LDC to Qk_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Qk_out_1_LDC (Inst_RS/Qk_out_1_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Qk_out_11 (Inst_RS/Qk_out_1)
     OBUF:I->O                 2.571          Qk_out_1_OBUF (Qk_out<1>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Qk_out[4]_AND_149_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Qk_out_0_LDC (LATCH)
  Destination:       Qk_out<0> (PAD)
  Source Clock:      Inst_RS/Reset_Qk_out[4]_AND_149_o falling

  Data Path: Inst_RS/Qk_out_0_LDC to Qk_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Qk_out_0_LDC (Inst_RS/Qk_out_0_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Qk_out_01 (Inst_RS/Qk_out_0)
     OBUF:I->O                 2.571          Qk_out_0_OBUF (Qk_out<0>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Op_out[1]_AND_151_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Op_out_1_LDC (LATCH)
  Destination:       Op_out<1> (PAD)
  Source Clock:      Inst_RS/Reset_Op_out[1]_AND_151_o falling

  Data Path: Inst_RS/Op_out_1_LDC to Op_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Op_out_1_LDC (Inst_RS/Op_out_1_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Op_out_11 (Inst_RS/Op_out_1)
     OBUF:I->O                 2.571          Op_out_1_OBUF (Op_out<1>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Op_out[1]_AND_153_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            Inst_RS/Op_out_0_LDC (LATCH)
  Destination:       Op_out<0> (PAD)
  Source Clock:      Inst_RS/Reset_Op_out[1]_AND_153_o falling

  Data Path: Inst_RS/Op_out_0_LDC to Op_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Inst_RS/Op_out_0_LDC (Inst_RS/Op_out_0_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Op_out_01 (Inst_RS/Op_out_0)
     OBUF:I->O                 2.571          Op_out_0_OBUF (Op_out<0>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RS/Reset_Busy_out_AND_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.698ns (Levels of Logic = 2)
  Source:            Inst_RS/Busy_out_LDC (LATCH)
  Destination:       Busy_out (PAD)
  Source Clock:      Inst_RS/Reset_Busy_out_AND_1_o falling

  Data Path: Inst_RS/Busy_out_LDC to Busy_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Inst_RS/Busy_out_LDC (Inst_RS/Busy_out_LDC)
     LUT3:I0->O            1   0.205   0.579  Inst_RS/Busy_out1 (Inst_RS/Busy_out)
     OBUF:I->O                 2.571          Busy_out_OBUF (Busy_out)
    ----------------------------------------
    Total                      4.698ns (3.274ns logic, 1.424ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
CLK                               |    2.316|         |         |         |
Inst_RS/Reset_Busy_out_AND_1_o    |         |    1.524|         |         |
Inst_RS/Reset_Op_out[1]_AND_151_o |         |    1.701|         |         |
Inst_RS/Reset_Op_out[1]_AND_153_o |         |    1.701|         |         |
Inst_RS/Reset_Qj_out[4]_AND_131_o |         |    1.701|         |         |
Inst_RS/Reset_Qj_out[4]_AND_133_o |         |    1.701|         |         |
Inst_RS/Reset_Qj_out[4]_AND_135_o |         |    1.701|         |         |
Inst_RS/Reset_Qj_out[4]_AND_137_o |         |    1.701|         |         |
Inst_RS/Reset_Qj_out[4]_AND_139_o |         |    1.701|         |         |
Inst_RS/Reset_Qk_out[4]_AND_141_o |         |    1.701|         |         |
Inst_RS/Reset_Qk_out[4]_AND_143_o |         |    1.701|         |         |
Inst_RS/Reset_Qk_out[4]_AND_145_o |         |    1.701|         |         |
Inst_RS/Reset_Qk_out[4]_AND_147_o |         |    1.701|         |         |
Inst_RS/Reset_Qk_out[4]_AND_149_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_11_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_13_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_15_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_17_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_19_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_21_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_23_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_25_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_27_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_29_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_31_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_33_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_35_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_37_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_39_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_3_o  |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_41_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_43_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_45_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_47_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_49_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_51_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_53_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_55_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_57_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_59_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_5_o  |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_61_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_63_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_65_o |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_7_o  |         |    1.701|         |         |
Inst_RS/Reset_Vj_out[31]_AND_9_o  |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_101_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_103_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_105_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_107_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_109_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_111_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_113_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_115_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_117_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_119_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_121_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_123_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_125_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_127_o|         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_129_o|         |    1.684|         |         |
Inst_RS/Reset_Vk_out[31]_AND_67_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_69_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_71_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_73_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_75_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_77_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_79_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_81_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_83_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_85_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_87_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_89_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_91_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_93_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_95_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_97_o |         |    1.701|         |         |
Inst_RS/Reset_Vk_out[31]_AND_99_o |         |    1.701|         |         |
tmp_busy_G                        |         |    1.727|         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Busy_out_AND_1_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.278|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Op_out[1]_AND_151_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Op_out[1]_AND_153_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Qj_out[4]_AND_131_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Qj_out[4]_AND_133_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Qj_out[4]_AND_135_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Qj_out[4]_AND_137_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Qj_out[4]_AND_139_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Qk_out[4]_AND_141_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Qk_out[4]_AND_143_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Qk_out[4]_AND_145_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Qk_out[4]_AND_147_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Qk_out[4]_AND_149_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_51_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_53_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_55_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_57_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_59_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_61_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_63_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_65_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vj_out[31]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_115_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_117_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_119_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_121_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_123_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_125_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_127_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_129_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_69_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS/Reset_Vk_out[31]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 3.73 secs
 
--> 


Total memory usage is 484452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

