INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/OneDrive/Desktop/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/OneDrive/Desktop/project_1/project_1.srcs/sources_1/imports/project_1/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/OneDrive/Desktop/project_1/project_1.srcs/sources_1/imports/project_1/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
