Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 19 16:56:39 2025
| Host         : Omen_16-xd running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CHIP_SYNTH_V1_timing_summary_routed.rpt -pb CHIP_SYNTH_V1_timing_summary_routed.pb -rpx CHIP_SYNTH_V1_timing_summary_routed.rpx -warn_on_violation
| Design       : CHIP_SYNTH_V1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                37          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
LUTAR-1    Warning           LUT drives async reset alert                               1           
TIMING-16  Warning           Large setup violation                                      203         
TIMING-18  Warning           Missing input or output delay                              15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clk_in_chip (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: enable (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -93.405    -1248.588                    219                  782        0.186        0.000                      0                  782        3.000        0.000                       0                   431  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
VALUES/CLK_WIZ/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0         {0.000 25.000}       50.000          20.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VALUES/CLK_WIZ/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             151.883        0.000                      0                  239        0.208        0.000                      0                  239       13.360        0.000                       0                   233  
  clkfbout_clk_wiz_0                                                                                                                                                          47.845        0.000                       0                     3  
sys_clk_pin                      -82.392     -572.266                     57                  415        0.186        0.000                      0                  415        4.500        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -9.957     -307.808                     59                   90        0.205        0.000                      0                   90  
clk_out1_clk_wiz_0  sys_clk_pin             -93.405     -940.780                    160                  202        0.231        0.000                      0                  202  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0      192.005        0.000                      0                   97        1.381        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VALUES/CLK_WIZ/inst/clk_in1
  To Clock:  VALUES/CLK_WIZ/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VALUES/CLK_WIZ/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VALUES/CLK_WIZ/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      151.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             151.883ns  (required time - arrival time)
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.497ns  (logic 17.846ns (37.573%)  route 29.651ns (62.427%))
  Logic Levels:           53  (CARRY4=24 LUT2=5 LUT3=7 LUT4=6 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 201.507 - 200.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.188    34.292    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124    34.416 r  VALUES/MEM/g0_b6__2_i_31/O
                         net (fo=2, routed)           1.054    35.470    VALUES/MEM/g0_b6__2_i_31_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.124    35.594 r  VALUES/MEM/g0_b6__2_i_17/O
                         net (fo=1, routed)           0.000    35.594    VALUES/MEM/g0_b6__2_i_17_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    35.832 r  VALUES/MEM/g0_b6__2_i_8/O
                         net (fo=14, routed)          1.175    37.007    VALUES/MEM/b_disp_3[1]
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.298    37.305 r  VALUES/MEM/n_chains_out[8]_i_20_replica/O
                         net (fo=6, routed)           0.428    37.733    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_20_n_0_repN_2_alias
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.124    37.857 f  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_replica_comp/O
                         net (fo=1, routed)           0.325    38.182    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_n_0_repN
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.124    38.306 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56/O
                         net (fo=2, routed)           0.506    38.812    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124    38.936 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_comp/O
                         net (fo=1, routed)           0.693    39.629    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.033 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.033    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.287 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827    41.114    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    41.941 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684    42.625    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302    42.927 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000    42.927    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.303 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.303    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.522 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765    44.287    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873    45.160 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446    45.607    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    46.488 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562    47.050    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    47.992 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[3]
                         net (fo=2, routed)           1.126    49.118    VALUES/MEM/n_chains_out_reg[16]_3[11]
    SLICE_X39Y79         FDCE                                         r  VALUES/MEM/n_chains_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.504   201.507    VALUES/MEM/clk_out1
    SLICE_X39Y79         FDCE                                         r  VALUES/MEM/n_chains_out_reg[16]/C
                         clock pessimism              0.096   201.603    
                         clock uncertainty           -0.318   201.286    
    SLICE_X39Y79         FDCE (Setup_fdce_C_D)       -0.285   201.001    VALUES/MEM/n_chains_out_reg[16]
  -------------------------------------------------------------------
                         required time                        201.001    
                         arrival time                         -49.118    
  -------------------------------------------------------------------
                         slack                                151.883    

Slack (MET) :             152.416ns  (required time - arrival time)
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.957ns  (logic 17.786ns (37.877%)  route 29.171ns (62.123%))
  Logic Levels:           53  (CARRY4=24 LUT2=5 LUT3=7 LUT4=6 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 201.519 - 200.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.188    34.292    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124    34.416 r  VALUES/MEM/g0_b6__2_i_31/O
                         net (fo=2, routed)           1.054    35.470    VALUES/MEM/g0_b6__2_i_31_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.124    35.594 r  VALUES/MEM/g0_b6__2_i_17/O
                         net (fo=1, routed)           0.000    35.594    VALUES/MEM/g0_b6__2_i_17_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    35.832 r  VALUES/MEM/g0_b6__2_i_8/O
                         net (fo=14, routed)          1.175    37.007    VALUES/MEM/b_disp_3[1]
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.298    37.305 r  VALUES/MEM/n_chains_out[8]_i_20_replica/O
                         net (fo=6, routed)           0.428    37.733    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_20_n_0_repN_2_alias
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.124    37.857 f  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_replica_comp/O
                         net (fo=1, routed)           0.325    38.182    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_n_0_repN
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.124    38.306 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56/O
                         net (fo=2, routed)           0.506    38.812    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124    38.936 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_comp/O
                         net (fo=1, routed)           0.693    39.629    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.033 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.033    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.287 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827    41.114    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    41.941 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684    42.625    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302    42.927 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000    42.927    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.303 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.303    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.522 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765    44.287    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873    45.160 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446    45.607    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    46.488 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562    47.050    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    47.932 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[2]
                         net (fo=2, routed)           0.646    48.579    VALUES/MEM/n_chains_out_reg[16]_3[10]
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516   201.519    VALUES/MEM/clk_out1
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[15]/C
                         clock pessimism              0.079   201.598    
                         clock uncertainty           -0.318   201.281    
    SLICE_X28Y89         FDCE (Setup_fdce_C_D)       -0.286   200.995    VALUES/MEM/n_chains_out_reg[15]
  -------------------------------------------------------------------
                         required time                        200.995    
                         arrival time                         -48.579    
  -------------------------------------------------------------------
                         slack                                152.416    

Slack (MET) :             152.774ns  (required time - arrival time)
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.602ns  (logic 17.433ns (37.409%)  route 29.169ns (62.591%))
  Logic Levels:           53  (CARRY4=24 LUT2=5 LUT3=7 LUT4=6 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 201.519 - 200.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.188    34.292    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124    34.416 r  VALUES/MEM/g0_b6__2_i_31/O
                         net (fo=2, routed)           1.054    35.470    VALUES/MEM/g0_b6__2_i_31_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.124    35.594 r  VALUES/MEM/g0_b6__2_i_17/O
                         net (fo=1, routed)           0.000    35.594    VALUES/MEM/g0_b6__2_i_17_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    35.832 r  VALUES/MEM/g0_b6__2_i_8/O
                         net (fo=14, routed)          1.175    37.007    VALUES/MEM/b_disp_3[1]
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.298    37.305 r  VALUES/MEM/n_chains_out[8]_i_20_replica/O
                         net (fo=6, routed)           0.428    37.733    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_20_n_0_repN_2_alias
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.124    37.857 f  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_replica_comp/O
                         net (fo=1, routed)           0.325    38.182    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_n_0_repN
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.124    38.306 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56/O
                         net (fo=2, routed)           0.506    38.812    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124    38.936 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_comp/O
                         net (fo=1, routed)           0.693    39.629    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.033 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.033    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.287 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827    41.114    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    41.941 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684    42.625    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302    42.927 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000    42.927    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.303 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.303    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.522 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765    44.287    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873    45.160 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446    45.607    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    46.488 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562    47.050    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    47.579 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[1]
                         net (fo=2, routed)           0.644    48.223    VALUES/MEM/n_chains_out_reg[16]_3[9]
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516   201.519    VALUES/MEM/clk_out1
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[14]/C
                         clock pessimism              0.079   201.598    
                         clock uncertainty           -0.318   201.281    
    SLICE_X28Y89         FDCE (Setup_fdce_C_D)       -0.284   200.997    VALUES/MEM/n_chains_out_reg[14]
  -------------------------------------------------------------------
                         required time                        200.997    
                         arrival time                         -48.223    
  -------------------------------------------------------------------
                         slack                                152.774    

Slack (MET) :             153.108ns  (required time - arrival time)
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.274ns  (logic 17.569ns (37.968%)  route 28.705ns (62.032%))
  Logic Levels:           56  (CARRY4=26 LUT2=6 LUT3=7 LUT4=6 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 201.519 - 200.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.188    34.292    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124    34.416 r  VALUES/MEM/g0_b6__2_i_31/O
                         net (fo=2, routed)           1.054    35.470    VALUES/MEM/g0_b6__2_i_31_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.124    35.594 r  VALUES/MEM/g0_b6__2_i_17/O
                         net (fo=1, routed)           0.000    35.594    VALUES/MEM/g0_b6__2_i_17_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    35.832 r  VALUES/MEM/g0_b6__2_i_8/O
                         net (fo=14, routed)          1.175    37.007    VALUES/MEM/b_disp_3[1]
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.298    37.305 r  VALUES/MEM/n_chains_out[8]_i_20_replica/O
                         net (fo=6, routed)           0.428    37.733    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_20_n_0_repN_2_alias
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.124    37.857 f  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_replica_comp/O
                         net (fo=1, routed)           0.325    38.182    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_n_0_repN
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.124    38.306 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56/O
                         net (fo=2, routed)           0.506    38.812    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124    38.936 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_comp/O
                         net (fo=1, routed)           0.693    39.629    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.033 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.033    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.287 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827    41.114    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    41.955 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[1]
                         net (fo=2, routed)           0.458    42.413    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_6
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.303    42.716 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_19/O
                         net (fo=1, routed)           0.000    42.716    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_19_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    42.966 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/O[2]
                         net (fo=1, routed)           0.780    43.746    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_5
    SLICE_X30Y87         LUT2 (Prop_lut2_I1_O)        0.301    44.047 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[12]_i_5/O
                         net (fo=1, routed)           0.000    44.047    VALUES/MEM/n_chains_out[8]_i_5_0[1]
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.423 r  VALUES/MEM/n_chains_out_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.423    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[12]_i_2[0]
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.642 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.313    44.956    VALUES/MEM/freq_div_out_reg[12]_0[0]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    45.652 r  VALUES/MEM/n_chains_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.652    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16][0]
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.874 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.450    46.323    VALUES/MEM/freq_div_out_reg[12]_3[0]
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    47.023 r  VALUES/MEM/n_chains_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.023    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_0[0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    47.258 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[0]
                         net (fo=2, routed)           0.637    47.895    VALUES/MEM/n_chains_out_reg[16]_3[8]
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516   201.519    VALUES/MEM/clk_out1
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[13]/C
                         clock pessimism              0.079   201.598    
                         clock uncertainty           -0.318   201.281    
    SLICE_X28Y89         FDCE (Setup_fdce_C_D)       -0.278   201.003    VALUES/MEM/n_chains_out_reg[13]
  -------------------------------------------------------------------
                         required time                        201.003    
                         arrival time                         -47.895    
  -------------------------------------------------------------------
                         slack                                153.108    

Slack (MET) :             153.340ns  (required time - arrival time)
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/freq_div_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.371ns  (logic 17.846ns (38.485%)  route 28.525ns (61.515%))
  Logic Levels:           53  (CARRY4=24 LUT2=5 LUT3=7 LUT4=6 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 201.519 - 200.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.188    34.292    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124    34.416 r  VALUES/MEM/g0_b6__2_i_31/O
                         net (fo=2, routed)           1.054    35.470    VALUES/MEM/g0_b6__2_i_31_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.124    35.594 r  VALUES/MEM/g0_b6__2_i_17/O
                         net (fo=1, routed)           0.000    35.594    VALUES/MEM/g0_b6__2_i_17_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    35.832 r  VALUES/MEM/g0_b6__2_i_8/O
                         net (fo=14, routed)          1.175    37.007    VALUES/MEM/b_disp_3[1]
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.298    37.305 r  VALUES/MEM/n_chains_out[8]_i_20_replica/O
                         net (fo=6, routed)           0.428    37.733    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_20_n_0_repN_2_alias
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.124    37.857 f  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_replica_comp/O
                         net (fo=1, routed)           0.325    38.182    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_n_0_repN
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.124    38.306 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56/O
                         net (fo=2, routed)           0.506    38.812    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124    38.936 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_comp/O
                         net (fo=1, routed)           0.693    39.629    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.033 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.033    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.287 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827    41.114    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    41.941 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684    42.625    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302    42.927 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000    42.927    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.303 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.303    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.522 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765    44.287    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873    45.160 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446    45.607    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    46.488 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562    47.050    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    47.992 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[3]
                         net (fo=2, routed)           0.000    47.992    VALUES/MEM/n_chains_out_reg[16]_3[11]
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516   201.519    VALUES/MEM/clk_out1
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[16]/C
                         clock pessimism              0.079   201.598    
                         clock uncertainty           -0.318   201.281    
    SLICE_X29Y89         FDCE (Setup_fdce_C_D)        0.051   201.332    VALUES/MEM/freq_div_out_reg[16]
  -------------------------------------------------------------------
                         required time                        201.332    
                         arrival time                         -47.992    
  -------------------------------------------------------------------
                         slack                                153.340    

Slack (MET) :             153.400ns  (required time - arrival time)
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/freq_div_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.311ns  (logic 17.786ns (38.406%)  route 28.525ns (61.594%))
  Logic Levels:           53  (CARRY4=24 LUT2=5 LUT3=7 LUT4=6 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 201.519 - 200.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.188    34.292    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124    34.416 r  VALUES/MEM/g0_b6__2_i_31/O
                         net (fo=2, routed)           1.054    35.470    VALUES/MEM/g0_b6__2_i_31_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.124    35.594 r  VALUES/MEM/g0_b6__2_i_17/O
                         net (fo=1, routed)           0.000    35.594    VALUES/MEM/g0_b6__2_i_17_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    35.832 r  VALUES/MEM/g0_b6__2_i_8/O
                         net (fo=14, routed)          1.175    37.007    VALUES/MEM/b_disp_3[1]
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.298    37.305 r  VALUES/MEM/n_chains_out[8]_i_20_replica/O
                         net (fo=6, routed)           0.428    37.733    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_20_n_0_repN_2_alias
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.124    37.857 f  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_replica_comp/O
                         net (fo=1, routed)           0.325    38.182    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_n_0_repN
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.124    38.306 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56/O
                         net (fo=2, routed)           0.506    38.812    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124    38.936 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_comp/O
                         net (fo=1, routed)           0.693    39.629    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.033 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.033    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.287 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827    41.114    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    41.941 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684    42.625    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302    42.927 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000    42.927    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.303 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.303    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.522 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765    44.287    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873    45.160 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446    45.607    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    46.488 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562    47.050    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    47.932 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[2]
                         net (fo=2, routed)           0.000    47.932    VALUES/MEM/n_chains_out_reg[16]_3[10]
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516   201.519    VALUES/MEM/clk_out1
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[15]/C
                         clock pessimism              0.079   201.598    
                         clock uncertainty           -0.318   201.281    
    SLICE_X29Y89         FDCE (Setup_fdce_C_D)        0.051   201.332    VALUES/MEM/freq_div_out_reg[15]
  -------------------------------------------------------------------
                         required time                        201.332    
                         arrival time                         -47.932    
  -------------------------------------------------------------------
                         slack                                153.400    

Slack (MET) :             153.564ns  (required time - arrival time)
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.848ns  (logic 17.181ns (37.474%)  route 28.667ns (62.526%))
  Logic Levels:           55  (CARRY4=25 LUT2=6 LUT3=7 LUT4=6 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 201.517 - 200.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.188    34.292    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124    34.416 r  VALUES/MEM/g0_b6__2_i_31/O
                         net (fo=2, routed)           1.054    35.470    VALUES/MEM/g0_b6__2_i_31_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.124    35.594 r  VALUES/MEM/g0_b6__2_i_17/O
                         net (fo=1, routed)           0.000    35.594    VALUES/MEM/g0_b6__2_i_17_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    35.832 r  VALUES/MEM/g0_b6__2_i_8/O
                         net (fo=14, routed)          1.175    37.007    VALUES/MEM/b_disp_3[1]
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.298    37.305 r  VALUES/MEM/n_chains_out[8]_i_20_replica/O
                         net (fo=6, routed)           0.428    37.733    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_20_n_0_repN_2_alias
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.124    37.857 f  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_replica_comp/O
                         net (fo=1, routed)           0.325    38.182    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_n_0_repN
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.124    38.306 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56/O
                         net (fo=2, routed)           0.506    38.812    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124    38.936 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_comp/O
                         net (fo=1, routed)           0.693    39.629    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.033 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.033    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.287 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827    41.114    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    41.955 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[1]
                         net (fo=2, routed)           0.458    42.413    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_6
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.303    42.716 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_19/O
                         net (fo=1, routed)           0.000    42.716    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_19_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    42.966 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/O[2]
                         net (fo=1, routed)           0.780    43.746    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_5
    SLICE_X30Y87         LUT2 (Prop_lut2_I1_O)        0.301    44.047 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[12]_i_5/O
                         net (fo=1, routed)           0.000    44.047    VALUES/MEM/n_chains_out[8]_i_5_0[1]
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.423 r  VALUES/MEM/n_chains_out_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.423    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[12]_i_2[0]
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.642 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.313    44.956    VALUES/MEM/freq_div_out_reg[12]_0[0]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    45.652 r  VALUES/MEM/n_chains_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.652    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16][0]
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.874 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.450    46.323    VALUES/MEM/freq_div_out_reg[12]_3[0]
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.547    46.870 r  VALUES/MEM/n_chains_out_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.599    47.470    VALUES/MEM/VALUE_CODIFIER/s_freq_div[12]
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.514   201.517    VALUES/MEM/clk_out1
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[12]/C
                         clock pessimism              0.079   201.596    
                         clock uncertainty           -0.318   201.279    
    SLICE_X30Y88         FDCE (Setup_fdce_C_D)       -0.245   201.034    VALUES/MEM/n_chains_out_reg[12]
  -------------------------------------------------------------------
                         required time                        201.034    
                         arrival time                         -47.470    
  -------------------------------------------------------------------
                         slack                                153.564    

Slack (MET) :             153.753ns  (required time - arrival time)
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/freq_div_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.958ns  (logic 17.433ns (37.933%)  route 28.525ns (62.067%))
  Logic Levels:           53  (CARRY4=24 LUT2=5 LUT3=7 LUT4=6 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 201.519 - 200.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.188    34.292    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124    34.416 r  VALUES/MEM/g0_b6__2_i_31/O
                         net (fo=2, routed)           1.054    35.470    VALUES/MEM/g0_b6__2_i_31_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.124    35.594 r  VALUES/MEM/g0_b6__2_i_17/O
                         net (fo=1, routed)           0.000    35.594    VALUES/MEM/g0_b6__2_i_17_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    35.832 r  VALUES/MEM/g0_b6__2_i_8/O
                         net (fo=14, routed)          1.175    37.007    VALUES/MEM/b_disp_3[1]
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.298    37.305 r  VALUES/MEM/n_chains_out[8]_i_20_replica/O
                         net (fo=6, routed)           0.428    37.733    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_20_n_0_repN_2_alias
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.124    37.857 f  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_replica_comp/O
                         net (fo=1, routed)           0.325    38.182    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_n_0_repN
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.124    38.306 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56/O
                         net (fo=2, routed)           0.506    38.812    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124    38.936 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_comp/O
                         net (fo=1, routed)           0.693    39.629    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.033 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.033    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.287 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827    41.114    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    41.941 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684    42.625    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302    42.927 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000    42.927    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.303 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.303    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.522 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765    44.287    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873    45.160 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446    45.607    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    46.488 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562    47.050    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    47.579 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[1]
                         net (fo=2, routed)           0.000    47.579    VALUES/MEM/n_chains_out_reg[16]_3[9]
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516   201.519    VALUES/MEM/clk_out1
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[14]/C
                         clock pessimism              0.079   201.598    
                         clock uncertainty           -0.318   201.281    
    SLICE_X29Y89         FDCE (Setup_fdce_C_D)        0.051   201.332    VALUES/MEM/freq_div_out_reg[14]
  -------------------------------------------------------------------
                         required time                        201.332    
                         arrival time                         -47.579    
  -------------------------------------------------------------------
                         slack                                153.753    

Slack (MET) :             153.807ns  (required time - arrival time)
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.613ns  (logic 16.813ns (36.860%)  route 28.800ns (63.140%))
  Logic Levels:           54  (CARRY4=24 LUT2=6 LUT3=7 LUT4=6 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 201.517 - 200.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.188    34.292    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124    34.416 r  VALUES/MEM/g0_b6__2_i_31/O
                         net (fo=2, routed)           1.054    35.470    VALUES/MEM/g0_b6__2_i_31_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.124    35.594 r  VALUES/MEM/g0_b6__2_i_17/O
                         net (fo=1, routed)           0.000    35.594    VALUES/MEM/g0_b6__2_i_17_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    35.832 r  VALUES/MEM/g0_b6__2_i_8/O
                         net (fo=14, routed)          1.175    37.007    VALUES/MEM/b_disp_3[1]
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.298    37.305 r  VALUES/MEM/n_chains_out[8]_i_20_replica/O
                         net (fo=6, routed)           0.428    37.733    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_20_n_0_repN_2_alias
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.124    37.857 f  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_replica_comp/O
                         net (fo=1, routed)           0.325    38.182    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_n_0_repN
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.124    38.306 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56/O
                         net (fo=2, routed)           0.506    38.812    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124    38.936 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_comp/O
                         net (fo=1, routed)           0.693    39.629    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.033 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.033    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.287 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827    41.114    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    41.955 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[1]
                         net (fo=2, routed)           0.458    42.413    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_6
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.303    42.716 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_19/O
                         net (fo=1, routed)           0.000    42.716    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_19_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    42.966 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/O[2]
                         net (fo=1, routed)           0.780    43.746    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_5
    SLICE_X30Y87         LUT2 (Prop_lut2_I1_O)        0.301    44.047 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[12]_i_5/O
                         net (fo=1, routed)           0.000    44.047    VALUES/MEM/n_chains_out[8]_i_5_0[1]
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.423 r  VALUES/MEM/n_chains_out_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.423    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[12]_i_2[0]
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.642 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.313    44.956    VALUES/MEM/freq_div_out_reg[12]_0[0]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.543    45.499 r  VALUES/MEM/n_chains_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.580    46.079    VALUES/MEM/n_chains_out_reg[12]_i_2_n_4
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554    46.633 r  VALUES/MEM/n_chains_out_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.601    47.234    VALUES/MEM/VALUE_CODIFIER/s_freq_div[11]
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.514   201.517    VALUES/MEM/clk_out1
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[11]/C
                         clock pessimism              0.079   201.596    
                         clock uncertainty           -0.318   201.279    
    SLICE_X30Y88         FDCE (Setup_fdce_C_D)       -0.237   201.042    VALUES/MEM/n_chains_out_reg[11]
  -------------------------------------------------------------------
                         required time                        201.042    
                         arrival time                         -47.234    
  -------------------------------------------------------------------
                         slack                                153.807    

Slack (MET) :             154.073ns  (required time - arrival time)
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/freq_div_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.637ns  (logic 17.569ns (38.497%)  route 28.068ns (61.503%))
  Logic Levels:           56  (CARRY4=26 LUT2=6 LUT3=7 LUT4=6 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 201.519 - 200.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.188    34.292    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124    34.416 r  VALUES/MEM/g0_b6__2_i_31/O
                         net (fo=2, routed)           1.054    35.470    VALUES/MEM/g0_b6__2_i_31_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.124    35.594 r  VALUES/MEM/g0_b6__2_i_17/O
                         net (fo=1, routed)           0.000    35.594    VALUES/MEM/g0_b6__2_i_17_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    35.832 r  VALUES/MEM/g0_b6__2_i_8/O
                         net (fo=14, routed)          1.175    37.007    VALUES/MEM/b_disp_3[1]
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.298    37.305 r  VALUES/MEM/n_chains_out[8]_i_20_replica/O
                         net (fo=6, routed)           0.428    37.733    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_20_n_0_repN_2_alias
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.124    37.857 f  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_replica_comp/O
                         net (fo=1, routed)           0.325    38.182    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_84_n_0_repN
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.124    38.306 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56/O
                         net (fo=2, routed)           0.506    38.812    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_56_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124    38.936 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_comp/O
                         net (fo=1, routed)           0.693    39.629    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_40_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.033 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.033    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.287 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827    41.114    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    41.955 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[1]
                         net (fo=2, routed)           0.458    42.413    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_6
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.303    42.716 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_19/O
                         net (fo=1, routed)           0.000    42.716    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_19_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    42.966 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/O[2]
                         net (fo=1, routed)           0.780    43.746    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_5
    SLICE_X30Y87         LUT2 (Prop_lut2_I1_O)        0.301    44.047 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[12]_i_5/O
                         net (fo=1, routed)           0.000    44.047    VALUES/MEM/n_chains_out[8]_i_5_0[1]
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.423 r  VALUES/MEM/n_chains_out_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.423    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[12]_i_2[0]
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.642 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.313    44.956    VALUES/MEM/freq_div_out_reg[12]_0[0]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    45.652 r  VALUES/MEM/n_chains_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.652    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16][0]
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.874 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.450    46.323    VALUES/MEM/freq_div_out_reg[12]_3[0]
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    47.023 r  VALUES/MEM/n_chains_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.023    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_0[0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    47.258 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[0]
                         net (fo=2, routed)           0.000    47.258    VALUES/MEM/n_chains_out_reg[16]_3[8]
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516   201.519    VALUES/MEM/clk_out1
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[13]/C
                         clock pessimism              0.079   201.598    
                         clock uncertainty           -0.318   201.281    
    SLICE_X29Y89         FDCE (Setup_fdce_C_D)        0.051   201.332    VALUES/MEM/freq_div_out_reg[13]
  -------------------------------------------------------------------
                         required time                        201.332    
                         arrival time                         -47.258    
  -------------------------------------------------------------------
                         slack                                154.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.028%)  route 0.167ns (46.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.597     0.599    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X5Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     0.740 f  VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[0]/Q
                         net (fo=5, routed)           0.167     0.907    VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[1]_0[0]
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.048     0.955 r  VALUES/CONTROL_CONFIGURATOR/index_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.955    VALUES/CONTROL_CONFIGURATOR/index_reg[0]_i_1_n_0
    SLICE_X6Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.867     0.869    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X6Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/C
                         clock pessimism             -0.255     0.614    
    SLICE_X6Y86          FDCE (Hold_fdce_C_D)         0.133     0.747    VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNL_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/DEBOUNCER_BTNs/BTNL_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.564     0.566    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X39Y105        FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNL_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.141     0.707 f  VALUES/DEBOUNCER_BTNs/BTNL_count_reg[0]/Q
                         net (fo=3, routed)           0.167     0.874    VALUES/DEBOUNCER_BTNs/BTNL_count_reg_n_0_[0]
    SLICE_X39Y105        LUT2 (Prop_lut2_I1_O)        0.045     0.919 r  VALUES/DEBOUNCER_BTNs/BTNL_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.919    VALUES/DEBOUNCER_BTNs/BTNL_count[0]
    SLICE_X39Y105        FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNL_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.836     0.837    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X39Y105        FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNL_count_reg[0]/C
                         clock pessimism             -0.272     0.566    
    SLICE_X39Y105        FDRE (Hold_fdre_C_D)         0.091     0.657    VALUES/DEBOUNCER_BTNs/BTNL_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VALUES/BLINKER/current_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/BLINKER/current_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.597     0.599    VALUES/BLINKER/clk_out1
    SLICE_X5Y84          FDRE                                         r  VALUES/BLINKER/current_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  VALUES/BLINKER/current_reg_reg[19]/Q
                         net (fo=3, routed)           0.118     0.858    VALUES/BLINKER/current_reg_reg[19]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.966 r  VALUES/BLINKER/current_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.966    VALUES/BLINKER/current_reg_reg[16]_i_1_n_4
    SLICE_X5Y84          FDRE                                         r  VALUES/BLINKER/current_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.866     0.868    VALUES/BLINKER/clk_out1
    SLICE_X5Y84          FDRE                                         r  VALUES/BLINKER/current_reg_reg[19]/C
                         clock pessimism             -0.269     0.599    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.105     0.704    VALUES/BLINKER/current_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNU_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/DEBOUNCER_BTNs/BTNU_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.570     0.572    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X14Y109        FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNU_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y109        FDRE (Prop_fdre_C_Q)         0.164     0.736 f  VALUES/DEBOUNCER_BTNs/BTNU_count_reg[0]/Q
                         net (fo=3, routed)           0.175     0.911    VALUES/DEBOUNCER_BTNs/BTNU_count_reg_n_0_[0]
    SLICE_X14Y109        LUT2 (Prop_lut2_I1_O)        0.045     0.956 r  VALUES/DEBOUNCER_BTNs/BTNU_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.956    VALUES/DEBOUNCER_BTNs/BTNU_count[0]
    SLICE_X14Y109        FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNU_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.840     0.842    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X14Y109        FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNU_count_reg[0]/C
                         clock pessimism             -0.271     0.572    
    SLICE_X14Y109        FDRE (Hold_fdre_C_D)         0.120     0.692    VALUES/DEBOUNCER_BTNs/BTNU_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 VALUES/BLINKER/current_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/BLINKER/current_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.597     0.599    VALUES/BLINKER/clk_out1
    SLICE_X5Y85          FDRE                                         r  VALUES/BLINKER/current_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  VALUES/BLINKER/current_reg_reg[20]/Q
                         net (fo=3, routed)           0.117     0.857    VALUES/BLINKER/current_reg_reg[20]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.972 r  VALUES/BLINKER/current_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.972    VALUES/BLINKER/current_reg_reg[20]_i_1_n_7
    SLICE_X5Y85          FDRE                                         r  VALUES/BLINKER/current_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.867     0.869    VALUES/BLINKER/clk_out1
    SLICE_X5Y85          FDRE                                         r  VALUES/BLINKER/current_reg_reg[20]/C
                         clock pessimism             -0.270     0.599    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.105     0.704    VALUES/BLINKER/current_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 VALUES/BLINKER/current_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/BLINKER/current_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.597     0.599    VALUES/BLINKER/clk_out1
    SLICE_X5Y84          FDRE                                         r  VALUES/BLINKER/current_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  VALUES/BLINKER/current_reg_reg[16]/Q
                         net (fo=3, routed)           0.117     0.857    VALUES/BLINKER/current_reg_reg[16]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.972 r  VALUES/BLINKER/current_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.972    VALUES/BLINKER/current_reg_reg[16]_i_1_n_7
    SLICE_X5Y84          FDRE                                         r  VALUES/BLINKER/current_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.866     0.868    VALUES/BLINKER/clk_out1
    SLICE_X5Y84          FDRE                                         r  VALUES/BLINKER/current_reg_reg[16]/C
                         clock pessimism             -0.269     0.599    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.105     0.704    VALUES/BLINKER/current_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 VALUES/BLINKER/current_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/BLINKER/current_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.595     0.597    VALUES/BLINKER/clk_out1
    SLICE_X5Y82          FDRE                                         r  VALUES/BLINKER/current_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  VALUES/BLINKER/current_reg_reg[8]/Q
                         net (fo=3, routed)           0.117     0.855    VALUES/BLINKER/current_reg_reg[8]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.970 r  VALUES/BLINKER/current_reg_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.970    VALUES/BLINKER/current_reg_reg[8]_i_1__0_n_7
    SLICE_X5Y82          FDRE                                         r  VALUES/BLINKER/current_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.864     0.866    VALUES/BLINKER/clk_out1
    SLICE_X5Y82          FDRE                                         r  VALUES/BLINKER/current_reg_reg[8]/C
                         clock pessimism             -0.269     0.597    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.105     0.702    VALUES/BLINKER/current_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VALUES/BLINKER/current_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/BLINKER/current_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.593     0.595    VALUES/BLINKER/clk_out1
    SLICE_X5Y80          FDRE                                         r  VALUES/BLINKER/current_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  VALUES/BLINKER/current_reg_reg[2]/Q
                         net (fo=3, routed)           0.122     0.857    VALUES/BLINKER/current_reg_reg[2]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.968 r  VALUES/BLINKER/current_reg_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     0.968    VALUES/BLINKER/current_reg_reg[0]_i_2__0_n_5
    SLICE_X5Y80          FDRE                                         r  VALUES/BLINKER/current_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.862     0.864    VALUES/BLINKER/clk_out1
    SLICE_X5Y80          FDRE                                         r  VALUES/BLINKER/current_reg_reg[2]/C
                         clock pessimism             -0.269     0.595    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.105     0.700    VALUES/BLINKER/current_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VALUES/BLINKER/current_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/BLINKER/current_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.813%)  route 0.129ns (34.187%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.596     0.598    VALUES/BLINKER/clk_out1
    SLICE_X5Y83          FDRE                                         r  VALUES/BLINKER/current_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     0.739 r  VALUES/BLINKER/current_reg_reg[15]/Q
                         net (fo=3, routed)           0.129     0.868    VALUES/BLINKER/current_reg_reg[15]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.976 r  VALUES/BLINKER/current_reg_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.976    VALUES/BLINKER/current_reg_reg[12]_i_1__0_n_4
    SLICE_X5Y83          FDRE                                         r  VALUES/BLINKER/current_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.865     0.867    VALUES/BLINKER/clk_out1
    SLICE_X5Y83          FDRE                                         r  VALUES/BLINKER/current_reg_reg[15]/C
                         clock pessimism             -0.269     0.598    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.105     0.703    VALUES/BLINKER/current_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VALUES/BLINKER/current_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/BLINKER/current_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.658%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.595     0.597    VALUES/BLINKER/clk_out1
    SLICE_X5Y82          FDRE                                         r  VALUES/BLINKER/current_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  VALUES/BLINKER/current_reg_reg[11]/Q
                         net (fo=3, routed)           0.130     0.868    VALUES/BLINKER/current_reg_reg[11]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.976 r  VALUES/BLINKER/current_reg_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.976    VALUES/BLINKER/current_reg_reg[8]_i_1__0_n_4
    SLICE_X5Y82          FDRE                                         r  VALUES/BLINKER/current_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.864     0.866    VALUES/BLINKER/clk_out1
    SLICE_X5Y82          FDRE                                         r  VALUES/BLINKER/current_reg_reg[11]/C
                         clock pessimism             -0.269     0.597    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.105     0.702    VALUES/BLINKER/current_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    VALUES/CLK_WIZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y80      VALUES/BLINKER/current_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y82      VALUES/BLINKER/current_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y82      VALUES/BLINKER/current_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y83      VALUES/BLINKER/current_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y83      VALUES/BLINKER/current_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y83      VALUES/BLINKER/current_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y83      VALUES/BLINKER/current_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y84      VALUES/BLINKER/current_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y80      VALUES/BLINKER/current_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y80      VALUES/BLINKER/current_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y82      VALUES/BLINKER/current_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y82      VALUES/BLINKER/current_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y82      VALUES/BLINKER/current_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y82      VALUES/BLINKER/current_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y83      VALUES/BLINKER/current_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y83      VALUES/BLINKER/current_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y83      VALUES/BLINKER/current_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y83      VALUES/BLINKER/current_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y80      VALUES/BLINKER/current_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y80      VALUES/BLINKER/current_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y82      VALUES/BLINKER/current_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y82      VALUES/BLINKER/current_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y82      VALUES/BLINKER/current_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y82      VALUES/BLINKER/current_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y83      VALUES/BLINKER/current_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y83      VALUES/BLINKER/current_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y83      VALUES/BLINKER/current_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y83      VALUES/BLINKER/current_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    VALUES/CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           57  Failing Endpoints,  Worst Slack      -82.392ns,  Total Violation     -572.266ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -82.392ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/count_100_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/ERROR_CHECK/bit_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        92.345ns  (logic 49.800ns (53.928%)  route 42.545ns (46.072%))
  Logic Levels:           233  (CARRY4=191 LUT1=1 LUT3=4 LUT4=1 LUT5=28 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.645     5.248    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X11Y90         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.456     5.704 f  VALUES/ERROR_CHECK/count_100_reg_reg[0]/Q
                         net (fo=11, routed)          0.367     6.071    VALUES/ERROR_CHECK/bit_next7[0]
    SLICE_X11Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.195 r  VALUES/ERROR_CHECK/bit_reg_i_331__0/O
                         net (fo=1, routed)           0.544     6.739    VALUES/ERROR_CHECK/count_100_next[0]
    SLICE_X11Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.319 r  VALUES/ERROR_CHECK/bit_reg_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000     7.319    VALUES/ERROR_CHECK/bit_reg_reg_i_251_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  VALUES/ERROR_CHECK/bit_reg_reg_i_470/CO[3]
                         net (fo=1, routed)           0.000     7.433    VALUES/ERROR_CHECK/bit_reg_reg_i_470_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  VALUES/ERROR_CHECK/bit_reg_reg_i_622/CO[3]
                         net (fo=1, routed)           0.000     7.547    VALUES/ERROR_CHECK/bit_reg_reg_i_622_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  VALUES/ERROR_CHECK/bit_reg_reg_i_782/CO[3]
                         net (fo=1, routed)           0.000     7.661    VALUES/ERROR_CHECK/bit_reg_reg_i_782_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.775 r  VALUES/ERROR_CHECK/bit_reg_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000     7.775    VALUES/ERROR_CHECK/bit_reg_reg_i_920_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  VALUES/ERROR_CHECK/bit_reg_reg_i_1029/CO[3]
                         net (fo=1, routed)           0.000     7.889    VALUES/ERROR_CHECK/bit_reg_reg_i_1029_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.003 r  VALUES/ERROR_CHECK/bit_reg_reg_i_1113/CO[3]
                         net (fo=1, routed)           0.000     8.003    VALUES/ERROR_CHECK/bit_reg_reg_i_1113_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.337 r  VALUES/ERROR_CHECK/bit_reg_reg_i_1172/O[1]
                         net (fo=7, routed)           0.798     9.136    VALUES/MEM/bit_reg_i_1167_0[0]
    SLICE_X4Y100         LUT3 (Prop_lut3_I2_O)        0.303     9.439 r  VALUES/MEM/bit_reg_i_44__0_comp_6/O
                         net (fo=1, routed)           0.721    10.160    VALUES/MEM/ch_out_reg[4]_0_repN_6
    SLICE_X0Y97          LUT5 (Prop_lut5_I3_O)        0.124    10.284 r  VALUES/MEM/bit_reg_i_1156__0_comp_1/O
                         net (fo=2, routed)           0.712    10.995    VALUES/MEM/bit_reg_i_1156__0_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.119 r  VALUES/MEM/bit_reg_i_1160__0/O
                         net (fo=1, routed)           0.000    11.119    VALUES/MEM/bit_reg_i_1160__0_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.517 r  VALUES/MEM/bit_reg_reg_i_1144/CO[3]
                         net (fo=1, routed)           0.000    11.517    VALUES/MEM/bit_reg_reg_i_1144_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.631 r  VALUES/MEM/bit_reg_reg_i_1149/CO[3]
                         net (fo=1, routed)           0.001    11.632    VALUES/MEM/bit_reg_reg_i_1149_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.903 r  VALUES/MEM/bit_reg_reg_i_1141/CO[0]
                         net (fo=12, routed)          0.648    12.551    VALUES/ERROR_CHECK/bit_reg_reg_i_1127[0]
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.373    12.924 r  VALUES/ERROR_CHECK/bit_reg_i_1148__0/O
                         net (fo=1, routed)           0.000    12.924    VALUES/MEM/bit_reg_reg_i_1108_0[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.474 r  VALUES/MEM/bit_reg_reg_i_1127/CO[3]
                         net (fo=1, routed)           0.001    13.474    VALUES/MEM/bit_reg_reg_i_1127_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  VALUES/MEM/bit_reg_reg_i_1136/CO[3]
                         net (fo=1, routed)           0.000    13.588    VALUES/MEM/bit_reg_reg_i_1136_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.816 r  VALUES/MEM/bit_reg_reg_i_1123/CO[2]
                         net (fo=14, routed)          0.657    14.474    VALUES/ERROR_CHECK/bit_reg_reg_i_1108[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I1_O)        0.313    14.787 r  VALUES/ERROR_CHECK/bit_reg_i_1131/O
                         net (fo=1, routed)           0.000    14.787    VALUES/MEM/bit_reg_reg_i_1092_0[0]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.320 r  VALUES/MEM/bit_reg_reg_i_1108/CO[3]
                         net (fo=1, routed)           0.000    15.320    VALUES/MEM/bit_reg_reg_i_1108_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.437 r  VALUES/MEM/bit_reg_reg_i_1114/CO[3]
                         net (fo=1, routed)           0.001    15.437    VALUES/MEM/bit_reg_reg_i_1114_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.554 r  VALUES/MEM/bit_reg_reg_i_1107/CO[3]
                         net (fo=16, routed)          1.135    16.689    VALUES/ERROR_CHECK/bit_reg_reg_i_1092[0]
    SLICE_X2Y94          LUT5 (Prop_lut5_I1_O)        0.124    16.813 r  VALUES/ERROR_CHECK/bit_reg_i_1112/O
                         net (fo=1, routed)           0.000    16.813    VALUES/MEM/bit_reg_reg_i_1075_0[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.346 r  VALUES/MEM/bit_reg_reg_i_1092/CO[3]
                         net (fo=1, routed)           0.000    17.346    VALUES/MEM/bit_reg_reg_i_1092_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.463 r  VALUES/MEM/bit_reg_reg_i_1097/CO[3]
                         net (fo=1, routed)           0.000    17.463    VALUES/MEM/bit_reg_reg_i_1097_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.580 r  VALUES/MEM/bit_reg_reg_i_1106/CO[3]
                         net (fo=1, routed)           0.000    17.580    VALUES/MEM/bit_reg_reg_i_1106_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.834 r  VALUES/MEM/bit_reg_reg_i_1090/CO[0]
                         net (fo=18, routed)          0.801    18.636    VALUES/ERROR_CHECK/bit_reg_reg_i_1075[0]
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.367    19.003 r  VALUES/ERROR_CHECK/bit_reg_i_1096/O
                         net (fo=1, routed)           0.000    19.003    VALUES/MEM/bit_reg_reg_i_1049_0[0]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.553 r  VALUES/MEM/bit_reg_reg_i_1075/CO[3]
                         net (fo=1, routed)           0.000    19.553    VALUES/MEM/bit_reg_reg_i_1075_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.667 r  VALUES/MEM/bit_reg_reg_i_1080/CO[3]
                         net (fo=1, routed)           0.000    19.667    VALUES/MEM/bit_reg_reg_i_1080_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  VALUES/MEM/bit_reg_reg_i_1089/CO[3]
                         net (fo=1, routed)           0.000    19.781    VALUES/MEM/bit_reg_reg_i_1089_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.938 r  VALUES/MEM/bit_reg_reg_i_1072/CO[1]
                         net (fo=20, routed)          0.893    20.830    VALUES/ERROR_CHECK/bit_reg_reg_i_1049[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.329    21.159 r  VALUES/ERROR_CHECK/bit_reg_i_1079/O
                         net (fo=1, routed)           0.000    21.159    VALUES/MEM/bit_reg_reg_i_1024_0[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.709 r  VALUES/MEM/bit_reg_reg_i_1049/CO[3]
                         net (fo=1, routed)           0.000    21.709    VALUES/MEM/bit_reg_reg_i_1049_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  VALUES/MEM/bit_reg_reg_i_1058/CO[3]
                         net (fo=1, routed)           0.000    21.823    VALUES/MEM/bit_reg_reg_i_1058_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  VALUES/MEM/bit_reg_reg_i_1071/CO[3]
                         net (fo=1, routed)           0.000    21.937    VALUES/MEM/bit_reg_reg_i_1071_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.165 r  VALUES/MEM/bit_reg_reg_i_1045/CO[2]
                         net (fo=22, routed)          0.629    22.795    VALUES/ERROR_CHECK/bit_reg_reg_i_1024[0]
    SLICE_X5Y90          LUT5 (Prop_lut5_I1_O)        0.313    23.108 r  VALUES/ERROR_CHECK/bit_reg_i_1053/O
                         net (fo=1, routed)           0.000    23.108    VALUES/MEM/bit_reg_reg_i_1003_0[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.658 r  VALUES/MEM/bit_reg_reg_i_1024/CO[3]
                         net (fo=1, routed)           0.000    23.658    VALUES/MEM/bit_reg_reg_i_1024_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.772 r  VALUES/MEM/bit_reg_reg_i_1030/CO[3]
                         net (fo=1, routed)           0.000    23.772    VALUES/MEM/bit_reg_reg_i_1030_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.886 r  VALUES/MEM/bit_reg_reg_i_1044/CO[3]
                         net (fo=1, routed)           0.000    23.886    VALUES/MEM/bit_reg_reg_i_1044_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.000 r  VALUES/MEM/bit_reg_reg_i_1023/CO[3]
                         net (fo=24, routed)          1.121    25.121    VALUES/MEM/bit_reg_i_1048_0[0]
    SLICE_X4Y96          LUT3 (Prop_lut3_I1_O)        0.124    25.245 r  VALUES/MEM/bit_reg_i_1033/O
                         net (fo=1, routed)           0.000    25.245    VALUES/MEM/bit_reg_i_1033_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.795 r  VALUES/MEM/bit_reg_reg_i_1008/CO[3]
                         net (fo=1, routed)           0.000    25.795    VALUES/MEM/bit_reg_reg_i_1008_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.909 r  VALUES/MEM/bit_reg_reg_i_1039/CO[3]
                         net (fo=1, routed)           0.000    25.909    VALUES/MEM/bit_reg_reg_i_1039_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.023 r  VALUES/MEM/bit_reg_reg_i_1022/CO[3]
                         net (fo=1, routed)           0.000    26.023    VALUES/MEM/bit_reg_reg_i_1022_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.294 r  VALUES/MEM/bit_reg_reg_i_1001/CO[0]
                         net (fo=26, routed)          1.070    27.364    VALUES/ERROR_CHECK/bit_reg_reg_i_977[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I1_O)        0.373    27.737 r  VALUES/ERROR_CHECK/bit_reg_i_1007/O
                         net (fo=1, routed)           0.000    27.737    VALUES/MEM/bit_reg_reg_i_945_0[0]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.287 r  VALUES/MEM/bit_reg_reg_i_977/CO[3]
                         net (fo=1, routed)           0.000    28.287    VALUES/MEM/bit_reg_reg_i_977_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.401 r  VALUES/MEM/bit_reg_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    28.401    VALUES/MEM/bit_reg_reg_i_982_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.515 r  VALUES/MEM/bit_reg_reg_i_1017/CO[3]
                         net (fo=1, routed)           0.000    28.515    VALUES/MEM/bit_reg_reg_i_1017_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.629 r  VALUES/MEM/bit_reg_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    28.629    VALUES/MEM/bit_reg_reg_i_1000_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.786 r  VALUES/MEM/bit_reg_reg_i_974/CO[1]
                         net (fo=28, routed)          1.205    29.990    VALUES/ERROR_CHECK/bit_reg_reg_i_945[0]
    SLICE_X6Y89          LUT5 (Prop_lut5_I1_O)        0.329    30.319 r  VALUES/ERROR_CHECK/bit_reg_i_981/O
                         net (fo=1, routed)           0.000    30.319    VALUES/MEM/bit_reg_reg_i_915_0[0]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.852 r  VALUES/MEM/bit_reg_reg_i_945/CO[3]
                         net (fo=1, routed)           0.000    30.852    VALUES/MEM/bit_reg_reg_i_945_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.969 r  VALUES/MEM/bit_reg_reg_i_954/CO[3]
                         net (fo=1, routed)           0.000    30.969    VALUES/MEM/bit_reg_reg_i_954_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.086 r  VALUES/MEM/bit_reg_reg_i_995/CO[3]
                         net (fo=1, routed)           0.000    31.086    VALUES/MEM/bit_reg_reg_i_995_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.203 r  VALUES/MEM/bit_reg_reg_i_973/CO[3]
                         net (fo=1, routed)           0.000    31.203    VALUES/MEM/bit_reg_reg_i_973_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.432 r  VALUES/MEM/bit_reg_reg_i_941/CO[2]
                         net (fo=30, routed)          0.902    32.334    VALUES/MEM/bit_reg_i_976_0[0]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.310    32.644 r  VALUES/MEM/bit_reg_i_956/O
                         net (fo=1, routed)           0.000    32.644    VALUES/MEM/bit_reg_i_956_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.042 r  VALUES/MEM/bit_reg_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    33.042    VALUES/MEM/bit_reg_reg_i_921_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.156 r  VALUES/MEM/bit_reg_reg_i_968/CO[3]
                         net (fo=1, routed)           0.000    33.156    VALUES/MEM/bit_reg_reg_i_968_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.270 r  VALUES/MEM/bit_reg_reg_i_940/CO[3]
                         net (fo=1, routed)           0.000    33.270    VALUES/MEM/bit_reg_reg_i_940_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.384 r  VALUES/MEM/bit_reg_reg_i_914/CO[3]
                         net (fo=32, routed)          1.182    34.566    VALUES/ERROR_CHECK/bit_reg_reg_i_885[0]
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.124    34.690 r  VALUES/ERROR_CHECK/bit_reg_i_919/O
                         net (fo=1, routed)           0.000    34.690    VALUES/MEM/bit_reg_reg_i_853_0[0]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.223 r  VALUES/MEM/bit_reg_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    35.223    VALUES/MEM/bit_reg_reg_i_885_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.340 r  VALUES/MEM/bit_reg_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    35.340    VALUES/MEM/bit_reg_reg_i_890_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.457 r  VALUES/MEM/bit_reg_reg_i_963/CO[3]
                         net (fo=1, routed)           0.000    35.457    VALUES/MEM/bit_reg_reg_i_963_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.574 r  VALUES/MEM/bit_reg_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    35.574    VALUES/MEM/bit_reg_reg_i_935_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.691 r  VALUES/MEM/bit_reg_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    35.691    VALUES/MEM/bit_reg_reg_i_913_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.945 r  VALUES/MEM/bit_reg_reg_i_883/CO[0]
                         net (fo=34, routed)          1.122    37.067    VALUES/ERROR_CHECK/bit_reg_reg_i_853[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I1_O)        0.367    37.434 r  VALUES/ERROR_CHECK/bit_reg_i_889/O
                         net (fo=1, routed)           0.000    37.434    VALUES/MEM/bit_reg_reg_i_816_0[0]
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.984 r  VALUES/MEM/bit_reg_reg_i_853/CO[3]
                         net (fo=1, routed)           0.000    37.984    VALUES/MEM/bit_reg_reg_i_853_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.098 r  VALUES/MEM/bit_reg_reg_i_858/CO[3]
                         net (fo=1, routed)           0.000    38.098    VALUES/MEM/bit_reg_reg_i_858_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.212 r  VALUES/MEM/bit_reg_reg_i_930/CO[3]
                         net (fo=1, routed)           0.000    38.212    VALUES/MEM/bit_reg_reg_i_930_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.326 r  VALUES/MEM/bit_reg_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    38.326    VALUES/MEM/bit_reg_reg_i_908_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.440 r  VALUES/MEM/bit_reg_reg_i_882/CO[3]
                         net (fo=1, routed)           0.000    38.440    VALUES/MEM/bit_reg_reg_i_882_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.597 r  VALUES/MEM/bit_reg_reg_i_850/CO[1]
                         net (fo=36, routed)          0.996    39.593    VALUES/ERROR_CHECK/bit_reg_reg_i_816[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.329    39.922 r  VALUES/ERROR_CHECK/bit_reg_i_857/O
                         net (fo=1, routed)           0.000    39.922    VALUES/MEM/bit_reg_reg_i_777_0[0]
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.455 r  VALUES/MEM/bit_reg_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    40.455    VALUES/MEM/bit_reg_reg_i_816_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.572 r  VALUES/MEM/bit_reg_reg_i_825/CO[3]
                         net (fo=1, routed)           0.000    40.572    VALUES/MEM/bit_reg_reg_i_825_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.689 r  VALUES/MEM/bit_reg_reg_i_903/CO[3]
                         net (fo=1, routed)           0.000    40.689    VALUES/MEM/bit_reg_reg_i_903_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.806 r  VALUES/MEM/bit_reg_reg_i_877/CO[3]
                         net (fo=1, routed)           0.001    40.807    VALUES/MEM/bit_reg_reg_i_877_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.924 r  VALUES/MEM/bit_reg_reg_i_849/CO[3]
                         net (fo=1, routed)           0.000    40.924    VALUES/MEM/bit_reg_reg_i_849_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.153 r  VALUES/MEM/bit_reg_reg_i_812/CO[2]
                         net (fo=38, routed)          0.658    41.810    VALUES/MEM/bit_reg_i_852_0[0]
    SLICE_X11Y100        LUT3 (Prop_lut3_I1_O)        0.310    42.120 r  VALUES/MEM/bit_reg_i_828/O
                         net (fo=1, routed)           0.000    42.120    VALUES/MEM/bit_reg_i_828_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.670 r  VALUES/MEM/bit_reg_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    42.670    VALUES/MEM/bit_reg_reg_i_783_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.784 r  VALUES/MEM/bit_reg_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    42.784    VALUES/MEM/bit_reg_reg_i_872_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.898 r  VALUES/MEM/bit_reg_reg_i_844/CO[3]
                         net (fo=1, routed)           0.000    42.898    VALUES/MEM/bit_reg_reg_i_844_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.012 r  VALUES/MEM/bit_reg_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    43.012    VALUES/MEM/bit_reg_reg_i_811_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.126 r  VALUES/MEM/bit_reg_reg_i_776/CO[3]
                         net (fo=40, routed)          1.035    44.161    VALUES/ERROR_CHECK/bit_reg_reg_i_741[0]
    SLICE_X10Y102        LUT5 (Prop_lut5_I1_O)        0.124    44.285 r  VALUES/ERROR_CHECK/bit_reg_i_781/O
                         net (fo=1, routed)           0.000    44.285    VALUES/MEM/bit_reg_reg_i_704_0[0]
    SLICE_X10Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.818 r  VALUES/MEM/bit_reg_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    44.818    VALUES/MEM/bit_reg_reg_i_741_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.935 r  VALUES/MEM/bit_reg_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    44.935    VALUES/MEM/bit_reg_reg_i_746_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.052 r  VALUES/MEM/bit_reg_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    45.052    VALUES/MEM/bit_reg_reg_i_867_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.169 r  VALUES/MEM/bit_reg_reg_i_839/CO[3]
                         net (fo=1, routed)           0.000    45.169    VALUES/MEM/bit_reg_reg_i_839_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.286 r  VALUES/MEM/bit_reg_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    45.286    VALUES/MEM/bit_reg_reg_i_806_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.403 r  VALUES/MEM/bit_reg_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    45.403    VALUES/MEM/bit_reg_reg_i_775_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.657 r  VALUES/MEM/bit_reg_reg_i_739/CO[0]
                         net (fo=42, routed)          1.092    46.750    VALUES/ERROR_CHECK/bit_reg_reg_i_704[0]
    SLICE_X14Y101        LUT5 (Prop_lut5_I1_O)        0.367    47.117 r  VALUES/ERROR_CHECK/bit_reg_i_745/O
                         net (fo=1, routed)           0.000    47.117    VALUES/MEM/bit_reg_reg_i_658_0[0]
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.650 r  VALUES/MEM/bit_reg_reg_i_704/CO[3]
                         net (fo=1, routed)           0.000    47.650    VALUES/MEM/bit_reg_reg_i_704_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.767 r  VALUES/MEM/bit_reg_reg_i_709/CO[3]
                         net (fo=1, routed)           0.000    47.767    VALUES/MEM/bit_reg_reg_i_709_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.884 r  VALUES/MEM/bit_reg_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    47.884    VALUES/MEM/bit_reg_reg_i_834_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.001 r  VALUES/MEM/bit_reg_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    48.001    VALUES/MEM/bit_reg_reg_i_801_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.118 r  VALUES/MEM/bit_reg_reg_i_770/CO[3]
                         net (fo=1, routed)           0.000    48.118    VALUES/MEM/bit_reg_reg_i_770_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.235 r  VALUES/MEM/bit_reg_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    48.235    VALUES/MEM/bit_reg_reg_i_738_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.392 r  VALUES/MEM/bit_reg_reg_i_701/CO[1]
                         net (fo=44, routed)          1.305    49.697    VALUES/ERROR_CHECK/bit_reg_reg_i_658[0]
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.332    50.029 r  VALUES/ERROR_CHECK/bit_reg_i_708/O
                         net (fo=1, routed)           0.000    50.029    VALUES/MEM/bit_reg_reg_i_617_0[0]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.562 r  VALUES/MEM/bit_reg_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    50.562    VALUES/MEM/bit_reg_reg_i_658_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.679 r  VALUES/MEM/bit_reg_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    50.679    VALUES/MEM/bit_reg_reg_i_667_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.796 r  VALUES/MEM/bit_reg_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    50.796    VALUES/MEM/bit_reg_reg_i_796_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.913 r  VALUES/MEM/bit_reg_reg_i_765/CO[3]
                         net (fo=1, routed)           0.000    50.913    VALUES/MEM/bit_reg_reg_i_765_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.030 r  VALUES/MEM/bit_reg_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    51.030    VALUES/MEM/bit_reg_reg_i_733_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.147 r  VALUES/MEM/bit_reg_reg_i_700/CO[3]
                         net (fo=1, routed)           0.000    51.147    VALUES/MEM/bit_reg_reg_i_700_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    51.376 r  VALUES/MEM/bit_reg_reg_i_654/CO[2]
                         net (fo=46, routed)          0.861    52.237    VALUES/ERROR_CHECK/bit_reg_reg_i_617[0]
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.310    52.547 r  VALUES/ERROR_CHECK/bit_reg_i_662/O
                         net (fo=1, routed)           0.000    52.547    VALUES/MEM/bit_reg_reg_i_577_0[0]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.097 r  VALUES/MEM/bit_reg_reg_i_617/CO[3]
                         net (fo=1, routed)           0.000    53.097    VALUES/MEM/bit_reg_reg_i_617_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.211 r  VALUES/MEM/bit_reg_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    53.211    VALUES/MEM/bit_reg_reg_i_623_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.325 r  VALUES/MEM/bit_reg_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    53.325    VALUES/MEM/bit_reg_reg_i_760_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.439 r  VALUES/MEM/bit_reg_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    53.439    VALUES/MEM/bit_reg_reg_i_728_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.553 r  VALUES/MEM/bit_reg_reg_i_695/CO[3]
                         net (fo=1, routed)           0.000    53.553    VALUES/MEM/bit_reg_reg_i_695_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.667 r  VALUES/MEM/bit_reg_reg_i_653/CO[3]
                         net (fo=1, routed)           0.000    53.667    VALUES/MEM/bit_reg_reg_i_653_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.781 r  VALUES/MEM/bit_reg_reg_i_616/CO[3]
                         net (fo=48, routed)          1.360    55.141    VALUES/ERROR_CHECK/bit_reg_reg_i_577[0]
    SLICE_X5Y101         LUT5 (Prop_lut5_I1_O)        0.124    55.265 r  VALUES/ERROR_CHECK/bit_reg_i_621/O
                         net (fo=1, routed)           0.000    55.265    VALUES/MEM/bit_reg_reg_i_543_0[0]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.815 r  VALUES/MEM/bit_reg_reg_i_577/CO[3]
                         net (fo=1, routed)           0.000    55.815    VALUES/MEM/bit_reg_reg_i_577_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.929 r  VALUES/MEM/bit_reg_reg_i_582/CO[3]
                         net (fo=1, routed)           0.000    55.929    VALUES/MEM/bit_reg_reg_i_582_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.043 r  VALUES/MEM/bit_reg_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    56.043    VALUES/MEM/bit_reg_reg_i_755_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.157 r  VALUES/MEM/bit_reg_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    56.157    VALUES/MEM/bit_reg_reg_i_723_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.271 r  VALUES/MEM/bit_reg_reg_i_690/CO[3]
                         net (fo=1, routed)           0.000    56.271    VALUES/MEM/bit_reg_reg_i_690_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.385 r  VALUES/MEM/bit_reg_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    56.385    VALUES/MEM/bit_reg_reg_i_648_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.499 r  VALUES/MEM/bit_reg_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    56.499    VALUES/MEM/bit_reg_reg_i_615_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.770 r  VALUES/MEM/bit_reg_reg_i_575/CO[0]
                         net (fo=50, routed)          1.057    57.827    VALUES/ERROR_CHECK/bit_reg_reg_i_543[0]
    SLICE_X9Y100         LUT5 (Prop_lut5_I1_O)        0.373    58.200 r  VALUES/ERROR_CHECK/bit_reg_i_581/O
                         net (fo=1, routed)           0.000    58.200    VALUES/MEM/bit_reg_reg_i_498_0[0]
    SLICE_X9Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.750 r  VALUES/MEM/bit_reg_reg_i_543/CO[3]
                         net (fo=1, routed)           0.000    58.750    VALUES/MEM/bit_reg_reg_i_543_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.864 r  VALUES/MEM/bit_reg_reg_i_548/CO[3]
                         net (fo=1, routed)           0.000    58.864    VALUES/MEM/bit_reg_reg_i_548_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.978 r  VALUES/MEM/bit_reg_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    58.978    VALUES/MEM/bit_reg_reg_i_718_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.092 r  VALUES/MEM/bit_reg_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    59.092    VALUES/MEM/bit_reg_reg_i_685_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.206 r  VALUES/MEM/bit_reg_reg_i_643/CO[3]
                         net (fo=1, routed)           0.000    59.206    VALUES/MEM/bit_reg_reg_i_643_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.320 r  VALUES/MEM/bit_reg_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    59.320    VALUES/MEM/bit_reg_reg_i_610_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.434 r  VALUES/MEM/bit_reg_reg_i_574/CO[3]
                         net (fo=1, routed)           0.000    59.434    VALUES/MEM/bit_reg_reg_i_574_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.591 r  VALUES/MEM/bit_reg_reg_i_540/CO[1]
                         net (fo=52, routed)          1.063    60.654    VALUES/ERROR_CHECK/bit_reg_reg_i_498[0]
    SLICE_X8Y98          LUT5 (Prop_lut5_I1_O)        0.329    60.983 r  VALUES/ERROR_CHECK/bit_reg_i_547/O
                         net (fo=1, routed)           0.000    60.983    VALUES/MEM/bit_reg_reg_i_465_0[0]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.516 r  VALUES/MEM/bit_reg_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    61.516    VALUES/MEM/bit_reg_reg_i_498_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.633 r  VALUES/MEM/bit_reg_reg_i_507/CO[3]
                         net (fo=1, routed)           0.001    61.634    VALUES/MEM/bit_reg_reg_i_507_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.751 r  VALUES/MEM/bit_reg_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    61.751    VALUES/MEM/bit_reg_reg_i_680_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.868 r  VALUES/MEM/bit_reg_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    61.868    VALUES/MEM/bit_reg_reg_i_638_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.985 r  VALUES/MEM/bit_reg_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    61.985    VALUES/MEM/bit_reg_reg_i_605_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.102 r  VALUES/MEM/bit_reg_reg_i_569/CO[3]
                         net (fo=1, routed)           0.000    62.102    VALUES/MEM/bit_reg_reg_i_569_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.219 r  VALUES/MEM/bit_reg_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    62.219    VALUES/MEM/bit_reg_reg_i_539_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    62.448 r  VALUES/MEM/bit_reg_reg_i_494/CO[2]
                         net (fo=54, routed)          1.000    63.447    VALUES/ERROR_CHECK/bit_reg_reg_i_465[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.310    63.757 r  VALUES/ERROR_CHECK/bit_reg_i_502__0/O
                         net (fo=1, routed)           0.000    63.757    VALUES/MEM/bit_reg_reg_i_427_0[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.307 r  VALUES/MEM/bit_reg_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    64.307    VALUES/MEM/bit_reg_reg_i_465_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.421 r  VALUES/MEM/bit_reg_reg_i_471__0/CO[3]
                         net (fo=1, routed)           0.001    64.422    VALUES/MEM/bit_reg_reg_i_471__0_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.536 r  VALUES/MEM/bit_reg_reg_i_633/CO[3]
                         net (fo=1, routed)           0.000    64.536    VALUES/MEM/bit_reg_reg_i_633_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.650 r  VALUES/MEM/bit_reg_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    64.650    VALUES/MEM/bit_reg_reg_i_600_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.764 r  VALUES/MEM/bit_reg_reg_i_564/CO[3]
                         net (fo=1, routed)           0.000    64.764    VALUES/MEM/bit_reg_reg_i_564_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.878 r  VALUES/MEM/bit_reg_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    64.878    VALUES/MEM/bit_reg_reg_i_534_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.992 r  VALUES/MEM/bit_reg_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    64.992    VALUES/MEM/bit_reg_reg_i_493_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.106 r  VALUES/MEM/bit_reg_reg_i_464/CO[3]
                         net (fo=56, routed)          1.116    66.222    VALUES/ERROR_CHECK/bit_reg_reg_i_427[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124    66.346 r  VALUES/ERROR_CHECK/bit_reg_i_469/O
                         net (fo=1, routed)           0.000    66.346    VALUES/MEM/bit_reg_reg_i_397_0[0]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.896 r  VALUES/MEM/bit_reg_reg_i_427/CO[3]
                         net (fo=1, routed)           0.000    66.896    VALUES/MEM/bit_reg_reg_i_427_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.010 r  VALUES/MEM/bit_reg_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    67.010    VALUES/MEM/bit_reg_reg_i_432_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.124 r  VALUES/MEM/bit_reg_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    67.124    VALUES/MEM/bit_reg_reg_i_628_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.238 r  VALUES/MEM/bit_reg_reg_i_591/CO[3]
                         net (fo=1, routed)           0.000    67.238    VALUES/MEM/bit_reg_reg_i_591_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.352 r  VALUES/MEM/bit_reg_reg_i_558/CO[3]
                         net (fo=1, routed)           0.000    67.352    VALUES/MEM/bit_reg_reg_i_558_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.466 r  VALUES/MEM/bit_reg_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    67.466    VALUES/MEM/bit_reg_reg_i_521_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.580 r  VALUES/MEM/bit_reg_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    67.580    VALUES/MEM/bit_reg_reg_i_486_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.694 r  VALUES/MEM/bit_reg_reg_i_451/CO[3]
                         net (fo=1, routed)           0.000    67.694    VALUES/MEM/bit_reg_reg_i_451_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.965 r  VALUES/MEM/bit_reg_reg_i_422/CO[0]
                         net (fo=58, routed)          1.088    69.052    VALUES/ERROR_CHECK/bit_reg_reg_i_397[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.373    69.425 r  VALUES/ERROR_CHECK/bit_reg_i_431/O
                         net (fo=1, routed)           0.000    69.425    VALUES/MEM/bit_reg_reg_i_326_0[0]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.975 r  VALUES/MEM/bit_reg_reg_i_397/CO[3]
                         net (fo=1, routed)           0.000    69.975    VALUES/MEM/bit_reg_reg_i_397_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.089 r  VALUES/MEM/bit_reg_reg_i_406/CO[3]
                         net (fo=1, routed)           0.000    70.089    VALUES/MEM/bit_reg_reg_i_406_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.203 r  VALUES/MEM/bit_reg_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    70.203    VALUES/MEM/bit_reg_reg_i_563_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.317 r  VALUES/MEM/bit_reg_reg_i_553/CO[3]
                         net (fo=1, routed)           0.000    70.317    VALUES/MEM/bit_reg_reg_i_553_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.431 r  VALUES/MEM/bit_reg_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    70.431    VALUES/MEM/bit_reg_reg_i_516_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.545 r  VALUES/MEM/bit_reg_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    70.545    VALUES/MEM/bit_reg_reg_i_481_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.659 r  VALUES/MEM/bit_reg_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    70.659    VALUES/MEM/bit_reg_reg_i_446_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.773 r  VALUES/MEM/bit_reg_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    70.773    VALUES/MEM/bit_reg_reg_i_421_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    71.044 r  VALUES/MEM/bit_reg_reg_i_372/CO[0]
                         net (fo=58, routed)          1.014    72.059    VALUES/ERROR_CHECK/bit_reg_reg_i_326[0]
    SLICE_X6Y107         LUT5 (Prop_lut5_I1_O)        0.373    72.432 r  VALUES/ERROR_CHECK/bit_reg_i_401/O
                         net (fo=1, routed)           0.000    72.432    VALUES/MEM/bit_reg_reg_i_246_0[0]
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.965 r  VALUES/MEM/bit_reg_reg_i_326/CO[3]
                         net (fo=1, routed)           0.000    72.965    VALUES/MEM/bit_reg_reg_i_326_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.082 r  VALUES/MEM/bit_reg_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    73.082    VALUES/MEM/bit_reg_reg_i_353_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.199 r  VALUES/MEM/bit_reg_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    73.199    VALUES/MEM/bit_reg_reg_i_492_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.316 r  VALUES/MEM/bit_reg_reg_i_491/CO[3]
                         net (fo=1, routed)           0.000    73.316    VALUES/MEM/bit_reg_reg_i_491_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.433 r  VALUES/MEM/bit_reg_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    73.433    VALUES/MEM/bit_reg_reg_i_476_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.550 r  VALUES/MEM/bit_reg_reg_i_441/CO[3]
                         net (fo=1, routed)           0.000    73.550    VALUES/MEM/bit_reg_reg_i_441_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.667 r  VALUES/MEM/bit_reg_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    73.667    VALUES/MEM/bit_reg_reg_i_416_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.784 r  VALUES/MEM/bit_reg_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    73.784    VALUES/MEM/bit_reg_reg_i_371_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    74.038 r  VALUES/MEM/bit_reg_reg_i_315/CO[0]
                         net (fo=58, routed)          1.063    75.100    VALUES/ERROR_CHECK/bit_reg_reg_i_246[0]
    SLICE_X7Y107         LUT5 (Prop_lut5_I1_O)        0.367    75.467 r  VALUES/ERROR_CHECK/bit_reg_i_330/O
                         net (fo=1, routed)           0.000    75.467    VALUES/MEM/bit_reg_reg_i_154_0[0]
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.017 r  VALUES/MEM/bit_reg_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    76.017    VALUES/MEM/bit_reg_reg_i_246_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.131 r  VALUES/MEM/bit_reg_reg_i_293/CO[3]
                         net (fo=1, routed)           0.000    76.131    VALUES/MEM/bit_reg_reg_i_293_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.245 r  VALUES/MEM/bit_reg_reg_i_425/CO[3]
                         net (fo=1, routed)           0.000    76.245    VALUES/MEM/bit_reg_reg_i_425_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.359 r  VALUES/MEM/bit_reg_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    76.359    VALUES/MEM/bit_reg_reg_i_424_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.473 r  VALUES/MEM/bit_reg_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    76.473    VALUES/MEM/bit_reg_reg_i_426_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.587 r  VALUES/MEM/bit_reg_reg_i_411/CO[3]
                         net (fo=1, routed)           0.000    76.587    VALUES/MEM/bit_reg_reg_i_411_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.701 r  VALUES/MEM/bit_reg_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    76.701    VALUES/MEM/bit_reg_reg_i_366_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.815 r  VALUES/MEM/bit_reg_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    76.815    VALUES/MEM/bit_reg_reg_i_314_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.086 r  VALUES/MEM/bit_reg_reg_i_219__0/CO[0]
                         net (fo=58, routed)          1.274    78.361    VALUES/ERROR_CHECK/bit_reg_reg_i_154[0]
    SLICE_X8Y107         LUT5 (Prop_lut5_I1_O)        0.373    78.734 r  VALUES/ERROR_CHECK/bit_reg_i_250/O
                         net (fo=1, routed)           0.000    78.734    VALUES/MEM/bit_reg_reg_i_99_0[0]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.267 r  VALUES/MEM/bit_reg_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    79.267    VALUES/MEM/bit_reg_reg_i_154_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.384 r  VALUES/MEM/bit_reg_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    79.384    VALUES/MEM/bit_reg_reg_i_198_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.501 r  VALUES/MEM/bit_reg_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    79.501    VALUES/MEM/bit_reg_reg_i_318_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.618 r  VALUES/MEM/bit_reg_reg_i_317/CO[3]
                         net (fo=1, routed)           0.000    79.618    VALUES/MEM/bit_reg_reg_i_317_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.735 r  VALUES/MEM/bit_reg_reg_i_320/CO[3]
                         net (fo=1, routed)           0.000    79.735    VALUES/MEM/bit_reg_reg_i_320_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.852 r  VALUES/MEM/bit_reg_reg_i_319/CO[3]
                         net (fo=1, routed)           0.000    79.852    VALUES/MEM/bit_reg_reg_i_319_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.969 r  VALUES/MEM/bit_reg_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    79.969    VALUES/MEM/bit_reg_reg_i_309_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.086 r  VALUES/MEM/bit_reg_reg_i_218__0/CO[3]
                         net (fo=1, routed)           0.000    80.086    VALUES/MEM/bit_reg_reg_i_218__0_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    80.340 r  VALUES/MEM/bit_reg_reg_i_135/CO[0]
                         net (fo=58, routed)          1.044    81.383    VALUES/ERROR_CHECK/bit_reg_reg_i_99[0]
    SLICE_X11Y107        LUT5 (Prop_lut5_I1_O)        0.367    81.750 r  VALUES/ERROR_CHECK/bit_reg_i_158__0/O
                         net (fo=1, routed)           0.000    81.750    VALUES/MEM/bit_reg_reg_i_42_0[0]
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.300 r  VALUES/MEM/bit_reg_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.300    VALUES/MEM/bit_reg_reg_i_99_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.414 r  VALUES/MEM/bit_reg_reg_i_121/CO[3]
                         net (fo=1, routed)           0.000    82.414    VALUES/MEM/bit_reg_reg_i_121_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.528 r  VALUES/MEM/bit_reg_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    82.528    VALUES/MEM/bit_reg_reg_i_138_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.642 r  VALUES/MEM/bit_reg_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000    82.642    VALUES/MEM/bit_reg_reg_i_137_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.756 r  VALUES/MEM/bit_reg_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    82.756    VALUES/MEM/bit_reg_reg_i_146_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.870 r  VALUES/MEM/bit_reg_reg_i_145/CO[3]
                         net (fo=1, routed)           0.000    82.870    VALUES/MEM/bit_reg_reg_i_145_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.984 r  VALUES/MEM/bit_reg_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    82.984    VALUES/MEM/bit_reg_reg_i_148_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.098 r  VALUES/MEM/bit_reg_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    83.098    VALUES/MEM/bit_reg_reg_i_134_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    83.369 r  VALUES/MEM/bit_reg_reg_i_63/CO[0]
                         net (fo=58, routed)          1.087    84.457    VALUES/MEM/bit_reg_reg_i_63_n_3
    SLICE_X12Y103        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.879    85.336 r  VALUES/MEM/bit_reg_reg_i_42/O[1]
                         net (fo=5, routed)           1.131    86.467    VALUES/MEM/bit_reg_reg_i_42_n_6
    SLICE_X12Y101        LUT4 (Prop_lut4_I3_O)        0.306    86.773 f  VALUES/MEM/bit_reg_i_126/O
                         net (fo=5, routed)           0.789    87.562    VALUES/MEM/bit_reg_i_126_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.124    87.686 r  VALUES/MEM/bit_reg_i_60/O
                         net (fo=6, routed)           0.857    88.543    VALUES/MEM/bit_reg_i_60_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.124    88.667 r  VALUES/MEM/bit_reg_i_140__0/O
                         net (fo=7, routed)           1.430    90.097    VALUES/MEM/bit_reg_i_140__0_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I3_O)        0.124    90.221 r  VALUES/MEM/bit_reg_i_68/O
                         net (fo=27, routed)          0.897    91.117    VALUES/MEM/bit_reg_i_68_n_0
    SLICE_X12Y102        LUT6 (Prop_lut6_I3_O)        0.124    91.241 r  VALUES/MEM/bit_reg_i_26/O
                         net (fo=10, routed)          0.661    91.902    VALUES/MEM/bit_reg_i_26_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I4_O)        0.124    92.026 r  VALUES/MEM/bit_reg_i_271__0_comp/O
                         net (fo=1, routed)           0.000    92.026    VALUES/MEM/bit_reg_i_271__0_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.427 r  VALUES/MEM/bit_reg_reg_i_180/CO[3]
                         net (fo=1, routed)           0.000    92.427    VALUES/MEM/bit_reg_reg_i_180_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    92.761 f  VALUES/MEM/bit_reg_reg_i_181/O[1]
                         net (fo=1, routed)           1.427    94.188    VALUES/MEM/ERROR_CHECK/bit_next5[30]
    SLICE_X14Y99         LUT6 (Prop_lut6_I0_O)        0.303    94.491 r  VALUES/MEM/bit_reg_i_109_comp/O
                         net (fo=1, routed)           1.034    95.525    VALUES/MEM/bit_reg_i_109_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I3_O)        0.124    95.649 r  VALUES/MEM/bit_reg_i_10__0_comp_1/O
                         net (fo=2, routed)           1.118    96.767    VALUES/MEM/bit_reg_i_10__0_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124    96.891 r  VALUES/MEM/bit_reg_i_4__0/O
                         net (fo=1, routed)           0.577    97.468    VALUES/ERROR_CHECK/bit_reg_reg_1
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124    97.592 r  VALUES/ERROR_CHECK/bit_reg_i_1__0/O
                         net (fo=1, routed)           0.000    97.592    VALUES/ERROR_CHECK/bit_reg_i_1__0_n_0
    SLICE_X13Y97         FDRE                                         r  VALUES/ERROR_CHECK/bit_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.525    14.948    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X13Y97         FDRE                                         r  VALUES/ERROR_CHECK/bit_reg_reg/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X13Y97         FDRE (Setup_fdre_C_D)        0.029    15.200    VALUES/ERROR_CHECK/bit_reg_reg
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -97.592    
  -------------------------------------------------------------------
                         slack                                -82.392    

Slack (VIOLATED) :        -79.400ns  (required time - arrival time)
  Source:                 VALUES/TEST_GENERATOR/count_100_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/TEST_GENERATOR/bit_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        89.342ns  (logic 49.735ns (55.668%)  route 39.607ns (44.332%))
  Logic Levels:           232  (CARRY4=193 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=27 LUT6=6)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.641     5.244    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X8Y86          FDRE                                         r  VALUES/TEST_GENERATOR/count_100_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518     5.762 f  VALUES/TEST_GENERATOR/count_100_reg_reg[0]/Q
                         net (fo=10, routed)          0.931     6.693    VALUES/TEST_GENERATOR/count_100_reg_reg_n_0_[0]
    SLICE_X8Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.817 r  VALUES/TEST_GENERATOR/bit_reg_i_325/O
                         net (fo=1, routed)           0.551     7.368    VALUES/TEST_GENERATOR/p_0_in[0]
    SLICE_X7Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.948 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000     7.948    VALUES/TEST_GENERATOR/bit_reg_reg_i_266_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.062 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_471/CO[3]
                         net (fo=1, routed)           0.000     8.062    VALUES/TEST_GENERATOR/bit_reg_reg_i_471_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.176 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_612/CO[3]
                         net (fo=1, routed)           0.000     8.176    VALUES/TEST_GENERATOR/bit_reg_reg_i_612_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.290 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_767/CO[3]
                         net (fo=1, routed)           0.009     8.299    VALUES/TEST_GENERATOR/bit_reg_reg_i_767_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.413 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000     8.413    VALUES/TEST_GENERATOR/bit_reg_reg_i_905_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.527 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1014/CO[3]
                         net (fo=1, routed)           0.000     8.527    VALUES/TEST_GENERATOR/bit_reg_reg_i_1014_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.641 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1098/CO[3]
                         net (fo=1, routed)           0.000     8.641    VALUES/TEST_GENERATOR/bit_reg_reg_i_1098_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.975 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1157/O[1]
                         net (fo=4, routed)           1.001     9.976    VALUES/MEM/bit_reg_i_1152_1[0]
    SLICE_X7Y86          LUT6 (Prop_lut6_I2_O)        0.303    10.279 r  VALUES/MEM/bit_reg_i_1156/O
                         net (fo=12, routed)          0.421    10.700    VALUES/MEM/count_100_reg_reg[31]
    SLICE_X9Y86          LUT5 (Prop_lut5_I2_O)        0.124    10.824 r  VALUES/MEM/bit_reg_i_1139/O
                         net (fo=3, routed)           1.187    12.011    VALUES/TEST_GENERATOR/bit_reg_reg_i_1129_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.135 r  VALUES/TEST_GENERATOR/bit_reg_i_1146/O
                         net (fo=1, routed)           0.000    12.135    VALUES/TEST_GENERATOR/bit_reg_i_1146_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.668 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1129/CO[3]
                         net (fo=1, routed)           0.000    12.668    VALUES/TEST_GENERATOR/bit_reg_reg_i_1129_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.785 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1134/CO[3]
                         net (fo=1, routed)           0.000    12.785    VALUES/TEST_GENERATOR/bit_reg_reg_i_1134_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.039 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1126/CO[0]
                         net (fo=12, routed)          0.827    13.866    VALUES/TEST_GENERATOR/bit_reg_reg_i_1126_n_3
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.367    14.233 r  VALUES/TEST_GENERATOR/bit_reg_i_1133/O
                         net (fo=1, routed)           0.000    14.233    VALUES/TEST_GENERATOR/bit_reg_i_1133_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1112/CO[3]
                         net (fo=1, routed)           0.000    14.783    VALUES/TEST_GENERATOR/bit_reg_reg_i_1112_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1121/CO[3]
                         net (fo=1, routed)           0.000    14.897    VALUES/TEST_GENERATOR/bit_reg_reg_i_1121_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.125 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1108/CO[2]
                         net (fo=14, routed)          0.648    15.772    VALUES/TEST_GENERATOR/bit_reg_reg_i_1108_n_1
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.313    16.085 r  VALUES/TEST_GENERATOR/bit_reg_i_1116/O
                         net (fo=1, routed)           0.000    16.085    VALUES/TEST_GENERATOR/bit_reg_i_1116_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.618 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1093/CO[3]
                         net (fo=1, routed)           0.000    16.618    VALUES/TEST_GENERATOR/bit_reg_reg_i_1093_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.735 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1099/CO[3]
                         net (fo=1, routed)           0.000    16.735    VALUES/TEST_GENERATOR/bit_reg_reg_i_1099_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.852 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1092/CO[3]
                         net (fo=16, routed)          1.076    17.928    VALUES/TEST_GENERATOR/bit_reg_reg_i_1092_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I0_O)        0.124    18.052 r  VALUES/TEST_GENERATOR/bit_reg_i_1097/O
                         net (fo=1, routed)           0.000    18.052    VALUES/TEST_GENERATOR/bit_reg_i_1097_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.585 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1077/CO[3]
                         net (fo=1, routed)           0.009    18.594    VALUES/TEST_GENERATOR/bit_reg_reg_i_1077_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.711 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.711    VALUES/TEST_GENERATOR/bit_reg_reg_i_1082_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.828 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1091/CO[3]
                         net (fo=1, routed)           0.000    18.828    VALUES/TEST_GENERATOR/bit_reg_reg_i_1091_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.082 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1075/CO[0]
                         net (fo=18, routed)          0.943    20.025    VALUES/TEST_GENERATOR/bit_reg_reg_i_1075_n_3
    SLICE_X13Y73         LUT5 (Prop_lut5_I0_O)        0.367    20.392 r  VALUES/TEST_GENERATOR/bit_reg_i_1081/O
                         net (fo=1, routed)           0.000    20.392    VALUES/TEST_GENERATOR/bit_reg_i_1081_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.942 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1060/CO[3]
                         net (fo=1, routed)           0.000    20.942    VALUES/TEST_GENERATOR/bit_reg_reg_i_1060_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.056 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1065/CO[3]
                         net (fo=1, routed)           0.009    21.065    VALUES/TEST_GENERATOR/bit_reg_reg_i_1065_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.179 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1074/CO[3]
                         net (fo=1, routed)           0.000    21.179    VALUES/TEST_GENERATOR/bit_reg_reg_i_1074_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.336 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1057/CO[1]
                         net (fo=20, routed)          0.957    22.293    VALUES/TEST_GENERATOR/bit_reg_reg_i_1057_n_2
    SLICE_X12Y70         LUT5 (Prop_lut5_I0_O)        0.329    22.622 r  VALUES/TEST_GENERATOR/bit_reg_i_1064/O
                         net (fo=1, routed)           0.000    22.622    VALUES/TEST_GENERATOR/bit_reg_i_1064_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.155 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1034/CO[3]
                         net (fo=1, routed)           0.000    23.155    VALUES/TEST_GENERATOR/bit_reg_reg_i_1034_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.272 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1043/CO[3]
                         net (fo=1, routed)           0.000    23.272    VALUES/TEST_GENERATOR/bit_reg_reg_i_1043_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.389 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1056/CO[3]
                         net (fo=1, routed)           0.000    23.389    VALUES/TEST_GENERATOR/bit_reg_reg_i_1056_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.618 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1030/CO[2]
                         net (fo=22, routed)          0.828    24.446    VALUES/TEST_GENERATOR/bit_reg_reg_i_1030_n_1
    SLICE_X11Y69         LUT5 (Prop_lut5_I0_O)        0.310    24.756 r  VALUES/TEST_GENERATOR/bit_reg_i_1038/O
                         net (fo=1, routed)           0.000    24.756    VALUES/TEST_GENERATOR/bit_reg_i_1038_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.306 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1009/CO[3]
                         net (fo=1, routed)           0.000    25.306    VALUES/TEST_GENERATOR/bit_reg_reg_i_1009_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.420 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1015/CO[3]
                         net (fo=1, routed)           0.000    25.420    VALUES/TEST_GENERATOR/bit_reg_reg_i_1015_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.534 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1029/CO[3]
                         net (fo=1, routed)           0.000    25.534    VALUES/TEST_GENERATOR/bit_reg_reg_i_1029_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.648 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1008/CO[3]
                         net (fo=24, routed)          1.156    26.804    VALUES/TEST_GENERATOR/bit_reg_reg_i_1008_n_0
    SLICE_X10Y69         LUT5 (Prop_lut5_I0_O)        0.124    26.928 r  VALUES/TEST_GENERATOR/bit_reg_i_1013/O
                         net (fo=1, routed)           0.000    26.928    VALUES/TEST_GENERATOR/bit_reg_i_1013_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.461 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_988/CO[3]
                         net (fo=1, routed)           0.000    27.461    VALUES/TEST_GENERATOR/bit_reg_reg_i_988_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.578 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_993/CO[3]
                         net (fo=1, routed)           0.000    27.578    VALUES/TEST_GENERATOR/bit_reg_reg_i_993_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.695 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1024/CO[3]
                         net (fo=1, routed)           0.000    27.695    VALUES/TEST_GENERATOR/bit_reg_reg_i_1024_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.812 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1007/CO[3]
                         net (fo=1, routed)           0.000    27.812    VALUES/TEST_GENERATOR/bit_reg_reg_i_1007_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.066 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_986/CO[0]
                         net (fo=26, routed)          0.837    28.903    VALUES/TEST_GENERATOR/bit_reg_reg_i_986_n_3
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.367    29.270 r  VALUES/TEST_GENERATOR/bit_reg_i_992/O
                         net (fo=1, routed)           0.000    29.270    VALUES/TEST_GENERATOR/bit_reg_i_992_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.820 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_962/CO[3]
                         net (fo=1, routed)           0.000    29.820    VALUES/TEST_GENERATOR/bit_reg_reg_i_962_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.934 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_967/CO[3]
                         net (fo=1, routed)           0.000    29.934    VALUES/TEST_GENERATOR/bit_reg_reg_i_967_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.048 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1002/CO[3]
                         net (fo=1, routed)           0.000    30.048    VALUES/TEST_GENERATOR/bit_reg_reg_i_1002_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.162 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_985/CO[3]
                         net (fo=1, routed)           0.000    30.162    VALUES/TEST_GENERATOR/bit_reg_reg_i_985_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.319 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_959/CO[1]
                         net (fo=28, routed)          1.015    31.334    VALUES/TEST_GENERATOR/bit_reg_reg_i_959_n_2
    SLICE_X10Y64         LUT5 (Prop_lut5_I0_O)        0.329    31.663 r  VALUES/TEST_GENERATOR/bit_reg_i_966/O
                         net (fo=1, routed)           0.000    31.663    VALUES/TEST_GENERATOR/bit_reg_i_966_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.196 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_930/CO[3]
                         net (fo=1, routed)           0.000    32.196    VALUES/TEST_GENERATOR/bit_reg_reg_i_930_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.313 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_939/CO[3]
                         net (fo=1, routed)           0.000    32.313    VALUES/TEST_GENERATOR/bit_reg_reg_i_939_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.430 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_980/CO[3]
                         net (fo=1, routed)           0.000    32.430    VALUES/TEST_GENERATOR/bit_reg_reg_i_980_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.547 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_958/CO[3]
                         net (fo=1, routed)           0.000    32.547    VALUES/TEST_GENERATOR/bit_reg_reg_i_958_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.776 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_926/CO[2]
                         net (fo=30, routed)          0.892    33.668    VALUES/TEST_GENERATOR/bit_reg_reg_i_926_n_1
    SLICE_X8Y64          LUT5 (Prop_lut5_I0_O)        0.310    33.978 r  VALUES/TEST_GENERATOR/bit_reg_i_934/O
                         net (fo=1, routed)           0.000    33.978    VALUES/TEST_GENERATOR/bit_reg_i_934_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.511 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    34.511    VALUES/TEST_GENERATOR/bit_reg_reg_i_900_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.628 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    34.628    VALUES/TEST_GENERATOR/bit_reg_reg_i_906_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.745 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_953/CO[3]
                         net (fo=1, routed)           0.000    34.745    VALUES/TEST_GENERATOR/bit_reg_reg_i_953_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.862 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_925/CO[3]
                         net (fo=1, routed)           0.000    34.862    VALUES/TEST_GENERATOR/bit_reg_reg_i_925_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.979 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_899/CO[3]
                         net (fo=32, routed)          1.325    36.303    VALUES/TEST_GENERATOR/bit_reg_reg_i_899_n_0
    SLICE_X7Y63          LUT5 (Prop_lut5_I0_O)        0.124    36.427 r  VALUES/TEST_GENERATOR/bit_reg_i_904/O
                         net (fo=1, routed)           0.000    36.427    VALUES/TEST_GENERATOR/bit_reg_i_904_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.977 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    36.977    VALUES/TEST_GENERATOR/bit_reg_reg_i_870_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.091 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    37.091    VALUES/TEST_GENERATOR/bit_reg_reg_i_875_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.205 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_948/CO[3]
                         net (fo=1, routed)           0.000    37.205    VALUES/TEST_GENERATOR/bit_reg_reg_i_948_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.319 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    37.319    VALUES/TEST_GENERATOR/bit_reg_reg_i_920_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.433 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_898/CO[3]
                         net (fo=1, routed)           0.000    37.433    VALUES/TEST_GENERATOR/bit_reg_reg_i_898_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.704 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_868/CO[0]
                         net (fo=34, routed)          0.999    38.703    VALUES/TEST_GENERATOR/bit_reg_reg_i_868_n_3
    SLICE_X6Y63          LUT5 (Prop_lut5_I0_O)        0.373    39.076 r  VALUES/TEST_GENERATOR/bit_reg_i_874/O
                         net (fo=1, routed)           0.000    39.076    VALUES/TEST_GENERATOR/bit_reg_i_874_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.609 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_838/CO[3]
                         net (fo=1, routed)           0.000    39.609    VALUES/TEST_GENERATOR/bit_reg_reg_i_838_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.726 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_843/CO[3]
                         net (fo=1, routed)           0.000    39.726    VALUES/TEST_GENERATOR/bit_reg_reg_i_843_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.843 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_915/CO[3]
                         net (fo=1, routed)           0.000    39.843    VALUES/TEST_GENERATOR/bit_reg_reg_i_915_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.960 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    39.960    VALUES/TEST_GENERATOR/bit_reg_reg_i_893_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.077 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    40.077    VALUES/TEST_GENERATOR/bit_reg_reg_i_867_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.234 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_835/CO[1]
                         net (fo=36, routed)          0.900    41.135    VALUES/TEST_GENERATOR/bit_reg_reg_i_835_n_2
    SLICE_X5Y62          LUT5 (Prop_lut5_I0_O)        0.332    41.467 r  VALUES/TEST_GENERATOR/bit_reg_i_842/O
                         net (fo=1, routed)           0.000    41.467    VALUES/TEST_GENERATOR/bit_reg_i_842_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.017 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    42.017    VALUES/TEST_GENERATOR/bit_reg_reg_i_801_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.131 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_810/CO[3]
                         net (fo=1, routed)           0.000    42.131    VALUES/TEST_GENERATOR/bit_reg_reg_i_810_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.245 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    42.245    VALUES/TEST_GENERATOR/bit_reg_reg_i_888_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.359 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    42.359    VALUES/TEST_GENERATOR/bit_reg_reg_i_862_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.473 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    42.473    VALUES/TEST_GENERATOR/bit_reg_reg_i_834_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.701 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_797/CO[2]
                         net (fo=38, routed)          0.859    43.560    VALUES/TEST_GENERATOR/bit_reg_reg_i_797_n_1
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.313    43.873 r  VALUES/TEST_GENERATOR/bit_reg_i_805/O
                         net (fo=1, routed)           0.000    43.873    VALUES/TEST_GENERATOR/bit_reg_i_805_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.423 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    44.423    VALUES/TEST_GENERATOR/bit_reg_reg_i_762_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.537 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    44.537    VALUES/TEST_GENERATOR/bit_reg_reg_i_768_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.651 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    44.651    VALUES/TEST_GENERATOR/bit_reg_reg_i_857_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.765 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_829/CO[3]
                         net (fo=1, routed)           0.000    44.765    VALUES/TEST_GENERATOR/bit_reg_reg_i_829_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.879 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    44.879    VALUES/TEST_GENERATOR/bit_reg_reg_i_796_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.993 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_761/CO[3]
                         net (fo=40, routed)          1.004    45.997    VALUES/TEST_GENERATOR/bit_reg_reg_i_761_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I0_O)        0.124    46.121 r  VALUES/TEST_GENERATOR/bit_reg_i_766/O
                         net (fo=1, routed)           0.000    46.121    VALUES/TEST_GENERATOR/bit_reg_i_766_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.671 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    46.671    VALUES/TEST_GENERATOR/bit_reg_reg_i_726_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.785 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000    46.785    VALUES/TEST_GENERATOR/bit_reg_reg_i_731_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.899 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    46.899    VALUES/TEST_GENERATOR/bit_reg_reg_i_852_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.013 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_824/CO[3]
                         net (fo=1, routed)           0.000    47.013    VALUES/TEST_GENERATOR/bit_reg_reg_i_824_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.127 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_791/CO[3]
                         net (fo=1, routed)           0.000    47.127    VALUES/TEST_GENERATOR/bit_reg_reg_i_791_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.241 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    47.241    VALUES/TEST_GENERATOR/bit_reg_reg_i_760_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.512 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_724/CO[0]
                         net (fo=42, routed)          0.883    48.396    VALUES/TEST_GENERATOR/bit_reg_reg_i_724_n_3
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.373    48.769 r  VALUES/TEST_GENERATOR/bit_reg_i_730/O
                         net (fo=1, routed)           0.000    48.769    VALUES/TEST_GENERATOR/bit_reg_i_730_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.302 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    49.302    VALUES/TEST_GENERATOR/bit_reg_reg_i_689_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.419 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_694/CO[3]
                         net (fo=1, routed)           0.000    49.419    VALUES/TEST_GENERATOR/bit_reg_reg_i_694_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.536 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_819/CO[3]
                         net (fo=1, routed)           0.000    49.536    VALUES/TEST_GENERATOR/bit_reg_reg_i_819_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.653 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_786/CO[3]
                         net (fo=1, routed)           0.000    49.653    VALUES/TEST_GENERATOR/bit_reg_reg_i_786_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.770 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    49.770    VALUES/TEST_GENERATOR/bit_reg_reg_i_755_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.887 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    49.887    VALUES/TEST_GENERATOR/bit_reg_reg_i_723_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.044 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_686/CO[1]
                         net (fo=44, routed)          0.915    50.959    VALUES/TEST_GENERATOR/bit_reg_reg_i_686_n_2
    SLICE_X3Y69          LUT5 (Prop_lut5_I0_O)        0.332    51.291 r  VALUES/TEST_GENERATOR/bit_reg_i_693/O
                         net (fo=1, routed)           0.000    51.291    VALUES/TEST_GENERATOR/bit_reg_i_693_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.841 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_647/CO[3]
                         net (fo=1, routed)           0.000    51.841    VALUES/TEST_GENERATOR/bit_reg_reg_i_647_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.955 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    51.955    VALUES/TEST_GENERATOR/bit_reg_reg_i_656_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.069 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_781/CO[3]
                         net (fo=1, routed)           0.000    52.069    VALUES/TEST_GENERATOR/bit_reg_reg_i_781_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.183 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_750/CO[3]
                         net (fo=1, routed)           0.000    52.183    VALUES/TEST_GENERATOR/bit_reg_reg_i_750_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.297 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    52.297    VALUES/TEST_GENERATOR/bit_reg_reg_i_718_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.411 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_685/CO[3]
                         net (fo=1, routed)           0.009    52.420    VALUES/TEST_GENERATOR/bit_reg_reg_i_685_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.648 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_643/CO[2]
                         net (fo=46, routed)          0.933    53.581    VALUES/TEST_GENERATOR/bit_reg_reg_i_643_n_1
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.313    53.894 r  VALUES/TEST_GENERATOR/bit_reg_i_651/O
                         net (fo=1, routed)           0.000    53.894    VALUES/TEST_GENERATOR/bit_reg_i_651_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.444 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_607/CO[3]
                         net (fo=1, routed)           0.000    54.444    VALUES/TEST_GENERATOR/bit_reg_reg_i_607_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    54.558    VALUES/TEST_GENERATOR/bit_reg_reg_i_613_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    54.672    VALUES/TEST_GENERATOR/bit_reg_reg_i_745_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_713/CO[3]
                         net (fo=1, routed)           0.009    54.795    VALUES/TEST_GENERATOR/bit_reg_reg_i_713_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.909 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    54.909    VALUES/TEST_GENERATOR/bit_reg_reg_i_680_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.023 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_642/CO[3]
                         net (fo=1, routed)           0.000    55.023    VALUES/TEST_GENERATOR/bit_reg_reg_i_642_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.137 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_606/CO[3]
                         net (fo=48, routed)          1.257    56.394    VALUES/TEST_GENERATOR/bit_reg_reg_i_606_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124    56.518 r  VALUES/TEST_GENERATOR/bit_reg_i_611/O
                         net (fo=1, routed)           0.000    56.518    VALUES/TEST_GENERATOR/bit_reg_i_611_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.068 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    57.068    VALUES/TEST_GENERATOR/bit_reg_reg_i_575_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.182 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_580/CO[3]
                         net (fo=1, routed)           0.009    57.191    VALUES/TEST_GENERATOR/bit_reg_reg_i_580_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.305 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    57.305    VALUES/TEST_GENERATOR/bit_reg_reg_i_740_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.419 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    57.419    VALUES/TEST_GENERATOR/bit_reg_reg_i_708_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.533 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_675/CO[3]
                         net (fo=1, routed)           0.000    57.533    VALUES/TEST_GENERATOR/bit_reg_reg_i_675_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.647 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    57.647    VALUES/TEST_GENERATOR/bit_reg_reg_i_637_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.761 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    57.761    VALUES/TEST_GENERATOR/bit_reg_reg_i_605_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.032 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_569/CO[0]
                         net (fo=50, routed)          0.896    58.929    VALUES/TEST_GENERATOR/bit_reg_reg_i_569_n_3
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.373    59.302 r  VALUES/TEST_GENERATOR/bit_reg_i_579/O
                         net (fo=1, routed)           0.000    59.302    VALUES/TEST_GENERATOR/bit_reg_i_579_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.835 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    59.835    VALUES/TEST_GENERATOR/bit_reg_reg_i_539_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.952 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    59.952    VALUES/TEST_GENERATOR/bit_reg_reg_i_544_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.069 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    60.069    VALUES/TEST_GENERATOR/bit_reg_reg_i_703_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.186 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    60.186    VALUES/TEST_GENERATOR/bit_reg_reg_i_670_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.303 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_632/CO[3]
                         net (fo=1, routed)           0.000    60.303    VALUES/TEST_GENERATOR/bit_reg_reg_i_632_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.420 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    60.420    VALUES/TEST_GENERATOR/bit_reg_reg_i_600_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.537 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_568/CO[3]
                         net (fo=1, routed)           0.000    60.537    VALUES/TEST_GENERATOR/bit_reg_reg_i_568_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.694 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_535/CO[1]
                         net (fo=52, routed)          1.130    61.823    VALUES/TEST_GENERATOR/bit_reg_reg_i_535_n_2
    SLICE_X1Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.611 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    62.611    VALUES/TEST_GENERATOR/bit_reg_reg_i_501_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.725 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    62.725    VALUES/TEST_GENERATOR/bit_reg_reg_i_514_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.839 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    62.839    VALUES/TEST_GENERATOR/bit_reg_reg_i_665_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.953 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_627/CO[3]
                         net (fo=1, routed)           0.000    62.953    VALUES/TEST_GENERATOR/bit_reg_reg_i_627_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.067 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_595/CO[3]
                         net (fo=1, routed)           0.000    63.067    VALUES/TEST_GENERATOR/bit_reg_reg_i_595_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.181 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    63.181    VALUES/TEST_GENERATOR/bit_reg_reg_i_563_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.295 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    63.295    VALUES/TEST_GENERATOR/bit_reg_reg_i_534_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.523 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_493/CO[2]
                         net (fo=54, routed)          0.743    64.266    VALUES/TEST_GENERATOR/bit_reg_reg_i_493_n_1
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.313    64.579 r  VALUES/TEST_GENERATOR/bit_reg_i_505/O
                         net (fo=1, routed)           0.000    64.579    VALUES/TEST_GENERATOR/bit_reg_i_505_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.129 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    65.129    VALUES/TEST_GENERATOR/bit_reg_reg_i_466_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.243 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    65.243    VALUES/TEST_GENERATOR/bit_reg_reg_i_473_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.357 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_622/CO[3]
                         net (fo=1, routed)           0.000    65.357    VALUES/TEST_GENERATOR/bit_reg_reg_i_622_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.471 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    65.471    VALUES/TEST_GENERATOR/bit_reg_reg_i_590_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_558/CO[3]
                         net (fo=1, routed)           0.000    65.585    VALUES/TEST_GENERATOR/bit_reg_reg_i_558_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_529/CO[3]
                         net (fo=1, routed)           0.000    65.699    VALUES/TEST_GENERATOR/bit_reg_reg_i_529_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    65.813    VALUES/TEST_GENERATOR/bit_reg_reg_i_492_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_460/CO[3]
                         net (fo=56, routed)          0.938    66.866    VALUES/TEST_GENERATOR/bit_reg_reg_i_460_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    67.446 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    67.446    VALUES/TEST_GENERATOR/bit_reg_reg_i_431_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.560 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    67.560    VALUES/TEST_GENERATOR/bit_reg_reg_i_444_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.674 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_585/CO[3]
                         net (fo=1, routed)           0.000    67.674    VALUES/TEST_GENERATOR/bit_reg_reg_i_585_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.788 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_553/CO[3]
                         net (fo=1, routed)           0.000    67.788    VALUES/TEST_GENERATOR/bit_reg_reg_i_553_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.902 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    67.902    VALUES/TEST_GENERATOR/bit_reg_reg_i_524_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.016 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    68.016    VALUES/TEST_GENERATOR/bit_reg_reg_i_487_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.130 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    68.130    VALUES/TEST_GENERATOR/bit_reg_reg_i_459_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.244 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    68.244    VALUES/TEST_GENERATOR/bit_reg_reg_i_426_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.515 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_389/CO[0]
                         net (fo=58, routed)          0.681    69.195    VALUES/TEST_GENERATOR/bit_reg_reg_i_389_n_3
    SLICE_X1Y98          LUT3 (Prop_lut3_I0_O)        0.373    69.568 r  VALUES/TEST_GENERATOR/bit_reg_i_433/O
                         net (fo=1, routed)           0.000    69.568    VALUES/TEST_GENERATOR/bit_reg_i_433_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.969 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    69.969    VALUES/TEST_GENERATOR/bit_reg_reg_i_392_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.083 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_407/CO[3]
                         net (fo=1, routed)           0.001    70.084    VALUES/TEST_GENERATOR/bit_reg_reg_i_407_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.198 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    70.198    VALUES/TEST_GENERATOR/bit_reg_reg_i_538_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.312 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    70.312    VALUES/TEST_GENERATOR/bit_reg_reg_i_519_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.426 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    70.426    VALUES/TEST_GENERATOR/bit_reg_reg_i_482_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.540 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_454/CO[3]
                         net (fo=1, routed)           0.000    70.540    VALUES/TEST_GENERATOR/bit_reg_reg_i_454_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.654 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    70.654    VALUES/TEST_GENERATOR/bit_reg_reg_i_421_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.768 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_388/CO[3]
                         net (fo=1, routed)           0.000    70.768    VALUES/TEST_GENERATOR/bit_reg_reg_i_388_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    71.039 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_314/CO[0]
                         net (fo=58, routed)          0.674    71.713    VALUES/TEST_GENERATOR/bit_reg_reg_i_314_n_3
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.373    72.086 r  VALUES/TEST_GENERATOR/bit_reg_i_410/O
                         net (fo=1, routed)           0.000    72.086    VALUES/TEST_GENERATOR/bit_reg_i_410_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.636 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    72.636    VALUES/TEST_GENERATOR/bit_reg_reg_i_373_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.750 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_472/CO[3]
                         net (fo=1, routed)           0.000    72.750    VALUES/TEST_GENERATOR/bit_reg_reg_i_472_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.864 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    72.864    VALUES/TEST_GENERATOR/bit_reg_reg_i_465_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.978 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    72.978    VALUES/TEST_GENERATOR/bit_reg_reg_i_449_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.092 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    73.092    VALUES/TEST_GENERATOR/bit_reg_reg_i_416_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.206 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.206    VALUES/TEST_GENERATOR/bit_reg_reg_i_383_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.320 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_313/CO[3]
                         net (fo=1, routed)           0.000    73.320    VALUES/TEST_GENERATOR/bit_reg_reg_i_313_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.591 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_258/CO[0]
                         net (fo=58, routed)          0.840    74.431    VALUES/TEST_GENERATOR/bit_reg_reg_i_258_n_3
    SLICE_X4Y109         LUT5 (Prop_lut5_I0_O)        0.373    74.804 r  VALUES/TEST_GENERATOR/bit_reg_i_324/O
                         net (fo=1, routed)           0.000    74.804    VALUES/TEST_GENERATOR/bit_reg_i_324_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.354 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    75.354    VALUES/TEST_GENERATOR/bit_reg_reg_i_261_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.468 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.468    VALUES/TEST_GENERATOR/bit_reg_reg_i_299_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.582 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_406/CO[3]
                         net (fo=1, routed)           0.000    75.582    VALUES/TEST_GENERATOR/bit_reg_reg_i_406_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.696 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_405/CO[3]
                         net (fo=1, routed)           0.000    75.696    VALUES/TEST_GENERATOR/bit_reg_reg_i_405_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.810 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_391/CO[3]
                         net (fo=1, routed)           0.000    75.810    VALUES/TEST_GENERATOR/bit_reg_reg_i_391_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.924 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_378/CO[3]
                         net (fo=1, routed)           0.000    75.924    VALUES/TEST_GENERATOR/bit_reg_reg_i_378_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.038 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    76.038    VALUES/TEST_GENERATOR/bit_reg_reg_i_308_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.152 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_257/CO[3]
                         net (fo=1, routed)           0.000    76.152    VALUES/TEST_GENERATOR/bit_reg_reg_i_257_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.423 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_206/CO[0]
                         net (fo=58, routed)          1.002    77.425    VALUES/TEST_GENERATOR/bit_reg_reg_i_206_n_3
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.373    77.798 r  VALUES/TEST_GENERATOR/bit_reg_i_265/O
                         net (fo=1, routed)           0.000    77.798    VALUES/TEST_GENERATOR/bit_reg_i_265_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.348 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000    78.348    VALUES/TEST_GENERATOR/bit_reg_reg_i_213_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.462 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    78.462    VALUES/TEST_GENERATOR/bit_reg_reg_i_239_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.576 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    78.576    VALUES/TEST_GENERATOR/bit_reg_reg_i_298_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.690 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.690    VALUES/TEST_GENERATOR/bit_reg_reg_i_297_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.804 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    78.804    VALUES/TEST_GENERATOR/bit_reg_reg_i_296_n_0
    SLICE_X5Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.918 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_260/CO[3]
                         net (fo=1, routed)           0.000    78.918    VALUES/TEST_GENERATOR/bit_reg_reg_i_260_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.032 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_252/CO[3]
                         net (fo=1, routed)           0.000    79.032    VALUES/TEST_GENERATOR/bit_reg_reg_i_252_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.146 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_205/CO[3]
                         net (fo=1, routed)           0.000    79.146    VALUES/TEST_GENERATOR/bit_reg_reg_i_205_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.417 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_135/CO[0]
                         net (fo=58, routed)          0.887    80.304    VALUES/TEST_GENERATOR/bit_reg_reg_i_135_n_3
    SLICE_X2Y115         LUT5 (Prop_lut5_I0_O)        0.373    80.677 r  VALUES/TEST_GENERATOR/bit_reg_i_217/O
                         net (fo=1, routed)           0.000    80.677    VALUES/TEST_GENERATOR/bit_reg_i_217_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.210 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    81.210    VALUES/TEST_GENERATOR/bit_reg_reg_i_177_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.327 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    81.327    VALUES/TEST_GENERATOR/bit_reg_reg_i_194_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.444 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000    81.444    VALUES/TEST_GENERATOR/bit_reg_reg_i_199_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.561 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_192/CO[3]
                         net (fo=1, routed)           0.000    81.561    VALUES/TEST_GENERATOR/bit_reg_reg_i_192_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.678 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000    81.678    VALUES/TEST_GENERATOR/bit_reg_reg_i_191_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.795 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000    81.795    VALUES/TEST_GENERATOR/bit_reg_reg_i_200_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.912 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000    81.912    VALUES/TEST_GENERATOR/bit_reg_reg_i_137_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.029 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    82.029    VALUES/TEST_GENERATOR/bit_reg_reg_i_134_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.283 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_77/CO[0]
                         net (fo=58, routed)          1.174    83.458    VALUES/TEST_GENERATOR/bit_reg_reg_i_77_n_3
    SLICE_X3Y112         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    84.285 f  VALUES/TEST_GENERATOR/bit_reg_reg_i_103/O[2]
                         net (fo=3, routed)           0.790    85.074    VALUES/MEM/bit_reg_i_107_0[1]
    SLICE_X7Y106         LUT4 (Prop_lut4_I1_O)        0.302    85.376 r  VALUES/MEM/bit_reg_i_186/O
                         net (fo=4, routed)           0.881    86.257    VALUES/MEM/ch_out_reg[5]_12
    SLICE_X7Y106         LUT5 (Prop_lut5_I4_O)        0.124    86.381 f  VALUES/MEM/bit_reg_i_189/O
                         net (fo=4, routed)           0.505    86.886    VALUES/MEM/bit_reg_i_189_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.124    87.010 f  VALUES/MEM/bit_reg_i_112/O
                         net (fo=6, routed)           0.826    87.836    VALUES/MEM/bit_reg_i_112_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.124    87.960 r  VALUES/MEM/bit_reg_i_73/O
                         net (fo=7, routed)           0.981    88.941    VALUES/TEST_GENERATOR/bit_reg_reg_i_85_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.124    89.065 r  VALUES/TEST_GENERATOR/bit_reg_i_66/O
                         net (fo=5, routed)           0.851    89.916    VALUES/TEST_GENERATOR/bit_reg_i_66_n_0
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124    90.040 r  VALUES/TEST_GENERATOR/bit_reg_i_160/O
                         net (fo=1, routed)           0.000    90.040    VALUES/TEST_GENERATOR/bit_reg_i_160_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    90.416 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    90.416    VALUES/TEST_GENERATOR/bit_reg_reg_i_88_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    90.635 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_87/O[0]
                         net (fo=1, routed)           0.831    91.466    VALUES/TEST_GENERATOR/bit_next4[17]
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.295    91.761 r  VALUES/TEST_GENERATOR/bit_reg_i_45/O
                         net (fo=1, routed)           1.264    93.026    VALUES/TEST_GENERATOR/bit_reg_i_45_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I5_O)        0.124    93.150 r  VALUES/TEST_GENERATOR/bit_reg_i_19_comp/O
                         net (fo=1, routed)           1.311    94.461    VALUES/TEST_GENERATOR/bit_reg_i_19_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124    94.585 r  VALUES/TEST_GENERATOR/bit_reg_i_1_comp_2/O
                         net (fo=1, routed)           0.000    94.585    VALUES/TEST_GENERATOR/bit_reg_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  VALUES/TEST_GENERATOR/bit_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.590    15.012    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X3Y101         FDRE                                         r  VALUES/TEST_GENERATOR/bit_reg_reg/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)        0.029    15.186    VALUES/TEST_GENERATOR/bit_reg_reg
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -94.585    
  -------------------------------------------------------------------
                         slack                                -79.400    

Slack (VIOLATED) :        -64.519ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        74.505ns  (logic 35.620ns (47.809%)  route 38.885ns (52.191%))
  Logic Levels:           151  (CARRY4=126 LUT2=1 LUT3=23 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.223    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y74         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/Q
                         net (fo=4, routed)           0.992     6.671    VALUES/ERROR_CHECK/num_errors_s1[1]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.795 r  VALUES/ERROR_CHECK/p_errors_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     6.795    VALUES/MEM/p_errors_reg_reg[0]_i_15_0[1]
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.328 r  VALUES/MEM/p_errors_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.337    VALUES/MEM/p_errors_reg_reg[3]_i_21_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.454    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     7.571    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.688    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.805    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.922 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.922    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.141 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     9.311    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.606 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.606    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.138 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000    10.138    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.252 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000    10.252    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.366 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    10.366    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000    10.480    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.637 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.949    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.734 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.734    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.848 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.848    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.962 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.962    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.076    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.304 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    14.557    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.870 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.870    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.246 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    15.246    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    15.363    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.480    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.597 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.597    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.826 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    17.189    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    17.499 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    17.499    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.900 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.900    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    18.014    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.128    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    18.242    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.852    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    20.165 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    20.165    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.566 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    20.566    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.680    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.794    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.908 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.908    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.136 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    22.465    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.778 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.778    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.176 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    23.176    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.290 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    23.290    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.404 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    23.404    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.518 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    23.518    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    25.467    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.780 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.780    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.156 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    26.156    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.273 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    26.273    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.390 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    26.390    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.507 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    26.507    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.736 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    28.101    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    28.411 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    28.411    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.961 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.961    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    29.075    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    29.189    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    29.303    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.531 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.895    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    31.208 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    31.208    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.741 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.741    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.858    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.975    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    32.092    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    33.368    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.678 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.678    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.228 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.228    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.341 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.341    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.455 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    34.455    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    34.569    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.797 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    36.137    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    36.450 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    36.450    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.983    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    37.100    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.217 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.217    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.334 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    37.334    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    37.563 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.785    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    39.095 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    39.095    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.645 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.645    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.759 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.759    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.873 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.873    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.987 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.987    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.215 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    41.500    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.813 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.813    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    42.363    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.477 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    42.477    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.591 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.591    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.705 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.705    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.933 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.640    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.953 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.953    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.354 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.354    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    45.468    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    45.582    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.696 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.696    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.924 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    47.329    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.642 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.642    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.192 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    48.192    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.306    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    48.420    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.534    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.762 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    50.076    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    50.389 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    50.389    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.921 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.921    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.035 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.035    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.149    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.377 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    52.567    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.880 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.880    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.281 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.281    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.395    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.509 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.509    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.623 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.623    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.851 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    55.469    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.782 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.782    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.332 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.332    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.446 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.446    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.560 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.560    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.674 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.674    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.902 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    59.200    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    59.513 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    59.513    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.046 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    60.046    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.163 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.163    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.280 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.280    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.397 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.397    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.649 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          2.110    62.760    VALUES/MEM/percentage[6]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.310    63.070 r  VALUES/MEM/p_errors_reg[5]_i_20/O
                         net (fo=1, routed)           0.000    63.070    VALUES/MEM/p_errors_reg[5]_i_20_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.602 r  VALUES/MEM/p_errors_reg_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.602    VALUES/MEM/p_errors_reg_reg[5]_i_11_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  VALUES/MEM/p_errors_reg_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.716    VALUES/MEM/p_errors_reg_reg[5]_i_6_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  VALUES/MEM/p_errors_reg_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.830    VALUES/MEM/p_errors_reg_reg[5]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    64.080 r  VALUES/MEM/p_errors_reg_reg[5]_i_1/CO[2]
                         net (fo=21, routed)          2.097    66.177    VALUES/MEM/percentage[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.313    66.490 r  VALUES/MEM/p_errors_reg[4]_i_15/O
                         net (fo=1, routed)           0.000    66.490    VALUES/MEM/p_errors_reg[4]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.022 r  VALUES/MEM/p_errors_reg_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    67.022    VALUES/MEM/p_errors_reg_reg[4]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.136 r  VALUES/MEM/p_errors_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.136    VALUES/MEM/p_errors_reg_reg[4]_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    67.386 r  VALUES/MEM/p_errors_reg_reg[4]_i_1/CO[2]
                         net (fo=21, routed)          1.689    69.075    VALUES/MEM/percentage[4]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.313    69.388 r  VALUES/MEM/p_errors_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    69.388    VALUES/MEM/p_errors_reg[3]_i_12_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.789 r  VALUES/MEM/p_errors_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    69.789    VALUES/MEM/p_errors_reg_reg[3]_i_6_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.903 r  VALUES/MEM/p_errors_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.903    VALUES/MEM/p_errors_reg_reg[3]_i_2_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    70.153 r  VALUES/MEM/p_errors_reg_reg[3]_i_1/CO[2]
                         net (fo=21, routed)          1.497    71.650    VALUES/MEM/percentage[3]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.313    71.963 r  VALUES/MEM/p_errors_reg[2]_i_23/O
                         net (fo=1, routed)           0.000    71.963    VALUES/MEM/p_errors_reg[2]_i_23_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.513 r  VALUES/MEM/p_errors_reg_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.513    VALUES/MEM/p_errors_reg_reg[2]_i_16_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.627 r  VALUES/MEM/p_errors_reg_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.627    VALUES/MEM/p_errors_reg_reg[2]_i_11_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  VALUES/MEM/p_errors_reg_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.741    VALUES/MEM/p_errors_reg_reg[2]_i_6_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  VALUES/MEM/p_errors_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.855    VALUES/MEM/p_errors_reg_reg[2]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    73.105 r  VALUES/MEM/p_errors_reg_reg[2]_i_1/CO[2]
                         net (fo=21, routed)          1.926    75.031    VALUES/MEM/percentage[2]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.313    75.344 r  VALUES/MEM/p_errors_reg[1]_i_23/O
                         net (fo=1, routed)           0.000    75.344    VALUES/MEM/p_errors_reg[1]_i_23_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.895 r  VALUES/MEM/p_errors_reg_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.895    VALUES/MEM/p_errors_reg_reg[1]_i_16_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.008 r  VALUES/MEM/p_errors_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.008    VALUES/MEM/p_errors_reg_reg[1]_i_11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.122 r  VALUES/MEM/p_errors_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.122    VALUES/MEM/p_errors_reg_reg[1]_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.236 r  VALUES/MEM/p_errors_reg_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.236    VALUES/MEM/p_errors_reg_reg[1]_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    76.486 r  VALUES/MEM/p_errors_reg_reg[1]_i_1/CO[2]
                         net (fo=21, routed)          1.879    78.366    VALUES/MEM/percentage[1]
    SLICE_X28Y81         LUT3 (Prop_lut3_I0_O)        0.313    78.679 r  VALUES/MEM/p_errors_reg[0]_i_22/O
                         net (fo=1, routed)           0.000    78.679    VALUES/MEM/p_errors_reg[0]_i_22_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.229 r  VALUES/MEM/p_errors_reg_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.229    VALUES/MEM/p_errors_reg_reg[0]_i_15_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.343 r  VALUES/MEM/p_errors_reg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.343    VALUES/MEM/p_errors_reg_reg[0]_i_10_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.457 r  VALUES/MEM/p_errors_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.457    VALUES/MEM/p_errors_reg_reg[0]_i_5_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.571 r  VALUES/MEM/p_errors_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.571    VALUES/MEM/p_errors_reg_reg[0]_i_2_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.728 r  VALUES/MEM/p_errors_reg_reg[0]_i_1/CO[1]
                         net (fo=1, routed)           0.000    79.728    VALUES/ERROR_CHECK/percentage[0]
    SLICE_X28Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.516    14.939    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X28Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[0]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)        0.046    15.208    VALUES/ERROR_CHECK/p_errors_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -79.728    
  -------------------------------------------------------------------
                         slack                                -64.519    

Slack (VIOLATED) :        -61.309ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        71.264ns  (logic 34.258ns (48.072%)  route 37.006ns (51.928%))
  Logic Levels:           145  (CARRY4=121 LUT2=1 LUT3=22 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.223    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y74         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/Q
                         net (fo=4, routed)           0.992     6.671    VALUES/ERROR_CHECK/num_errors_s1[1]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.795 r  VALUES/ERROR_CHECK/p_errors_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     6.795    VALUES/MEM/p_errors_reg_reg[0]_i_15_0[1]
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.328 r  VALUES/MEM/p_errors_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.337    VALUES/MEM/p_errors_reg_reg[3]_i_21_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.454    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     7.571    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.688    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.805    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.922 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.922    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.141 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     9.311    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.606 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.606    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.138 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000    10.138    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.252 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000    10.252    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.366 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    10.366    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000    10.480    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.637 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.949    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.734 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.734    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.848 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.848    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.962 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.962    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.076    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.304 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    14.557    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.870 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.870    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.246 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    15.246    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    15.363    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.480    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.597 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.597    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.826 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    17.189    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    17.499 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    17.499    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.900 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.900    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    18.014    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.128    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    18.242    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.852    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    20.165 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    20.165    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.566 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    20.566    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.680    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.794    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.908 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.908    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.136 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    22.465    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.778 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.778    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.176 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    23.176    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.290 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    23.290    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.404 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    23.404    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.518 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    23.518    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    25.467    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.780 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.780    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.156 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    26.156    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.273 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    26.273    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.390 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    26.390    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.507 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    26.507    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.736 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    28.101    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    28.411 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    28.411    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.961 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.961    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    29.075    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    29.189    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    29.303    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.531 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.895    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    31.208 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    31.208    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.741 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.741    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.858    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.975    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    32.092    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    33.368    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.678 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.678    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.228 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.228    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.341 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.341    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.455 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    34.455    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    34.569    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.797 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    36.137    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    36.450 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    36.450    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.983    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    37.100    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.217 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.217    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.334 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    37.334    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    37.563 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.785    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    39.095 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    39.095    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.645 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.645    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.759 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.759    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.873 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.873    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.987 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.987    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.215 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    41.500    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.813 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.813    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    42.363    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.477 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    42.477    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.591 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.591    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.705 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.705    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.933 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.640    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.953 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.953    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.354 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.354    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    45.468    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    45.582    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.696 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.696    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.924 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    47.329    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.642 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.642    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.192 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    48.192    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.306    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    48.420    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.534    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.762 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    50.076    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    50.389 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    50.389    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.921 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.921    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.035 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.035    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.149    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.377 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    52.567    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.880 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.880    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.281 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.281    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.395    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.509 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.509    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.623 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.623    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.851 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    55.469    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.782 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.782    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.332 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.332    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.446 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.446    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.560 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.560    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.674 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.674    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.902 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    59.200    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    59.513 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    59.513    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.046 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    60.046    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.163 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.163    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.280 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.280    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.397 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.397    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.649 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          2.110    62.760    VALUES/MEM/percentage[6]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.310    63.070 r  VALUES/MEM/p_errors_reg[5]_i_20/O
                         net (fo=1, routed)           0.000    63.070    VALUES/MEM/p_errors_reg[5]_i_20_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.602 r  VALUES/MEM/p_errors_reg_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.602    VALUES/MEM/p_errors_reg_reg[5]_i_11_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  VALUES/MEM/p_errors_reg_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.716    VALUES/MEM/p_errors_reg_reg[5]_i_6_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  VALUES/MEM/p_errors_reg_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.830    VALUES/MEM/p_errors_reg_reg[5]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    64.080 r  VALUES/MEM/p_errors_reg_reg[5]_i_1/CO[2]
                         net (fo=21, routed)          2.097    66.177    VALUES/MEM/percentage[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.313    66.490 r  VALUES/MEM/p_errors_reg[4]_i_15/O
                         net (fo=1, routed)           0.000    66.490    VALUES/MEM/p_errors_reg[4]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.022 r  VALUES/MEM/p_errors_reg_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    67.022    VALUES/MEM/p_errors_reg_reg[4]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.136 r  VALUES/MEM/p_errors_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.136    VALUES/MEM/p_errors_reg_reg[4]_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    67.386 r  VALUES/MEM/p_errors_reg_reg[4]_i_1/CO[2]
                         net (fo=21, routed)          1.689    69.075    VALUES/MEM/percentage[4]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.313    69.388 r  VALUES/MEM/p_errors_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    69.388    VALUES/MEM/p_errors_reg[3]_i_12_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.789 r  VALUES/MEM/p_errors_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    69.789    VALUES/MEM/p_errors_reg_reg[3]_i_6_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.903 r  VALUES/MEM/p_errors_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.903    VALUES/MEM/p_errors_reg_reg[3]_i_2_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    70.153 r  VALUES/MEM/p_errors_reg_reg[3]_i_1/CO[2]
                         net (fo=21, routed)          1.497    71.650    VALUES/MEM/percentage[3]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.313    71.963 r  VALUES/MEM/p_errors_reg[2]_i_23/O
                         net (fo=1, routed)           0.000    71.963    VALUES/MEM/p_errors_reg[2]_i_23_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.513 r  VALUES/MEM/p_errors_reg_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.513    VALUES/MEM/p_errors_reg_reg[2]_i_16_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.627 r  VALUES/MEM/p_errors_reg_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.627    VALUES/MEM/p_errors_reg_reg[2]_i_11_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  VALUES/MEM/p_errors_reg_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.741    VALUES/MEM/p_errors_reg_reg[2]_i_6_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  VALUES/MEM/p_errors_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.855    VALUES/MEM/p_errors_reg_reg[2]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    73.105 r  VALUES/MEM/p_errors_reg_reg[2]_i_1/CO[2]
                         net (fo=21, routed)          1.926    75.031    VALUES/MEM/percentage[2]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.313    75.344 r  VALUES/MEM/p_errors_reg[1]_i_23/O
                         net (fo=1, routed)           0.000    75.344    VALUES/MEM/p_errors_reg[1]_i_23_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.895 r  VALUES/MEM/p_errors_reg_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.895    VALUES/MEM/p_errors_reg_reg[1]_i_16_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.008 r  VALUES/MEM/p_errors_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.008    VALUES/MEM/p_errors_reg_reg[1]_i_11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.122 r  VALUES/MEM/p_errors_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.122    VALUES/MEM/p_errors_reg_reg[1]_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.236 r  VALUES/MEM/p_errors_reg_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.236    VALUES/MEM/p_errors_reg_reg[1]_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    76.486 r  VALUES/MEM/p_errors_reg_reg[1]_i_1/CO[2]
                         net (fo=21, routed)          0.000    76.486    VALUES/ERROR_CHECK/percentage[1]
    SLICE_X35Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.514    14.937    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X35Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[1]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)        0.017    15.177    VALUES/ERROR_CHECK/p_errors_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -76.486    
  -------------------------------------------------------------------
                         slack                                -61.309    

Slack (VIOLATED) :        -57.927ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        67.882ns  (logic 32.803ns (48.323%)  route 35.079ns (51.677%))
  Logic Levels:           139  (CARRY4=116 LUT2=1 LUT3=21 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.223    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y74         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/Q
                         net (fo=4, routed)           0.992     6.671    VALUES/ERROR_CHECK/num_errors_s1[1]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.795 r  VALUES/ERROR_CHECK/p_errors_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     6.795    VALUES/MEM/p_errors_reg_reg[0]_i_15_0[1]
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.328 r  VALUES/MEM/p_errors_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.337    VALUES/MEM/p_errors_reg_reg[3]_i_21_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.454    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     7.571    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.688    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.805    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.922 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.922    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.141 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     9.311    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.606 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.606    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.138 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000    10.138    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.252 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000    10.252    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.366 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    10.366    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000    10.480    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.637 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.949    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.734 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.734    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.848 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.848    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.962 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.962    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.076    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.304 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    14.557    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.870 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.870    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.246 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    15.246    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    15.363    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.480    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.597 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.597    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.826 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    17.189    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    17.499 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    17.499    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.900 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.900    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    18.014    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.128    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    18.242    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.852    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    20.165 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    20.165    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.566 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    20.566    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.680    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.794    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.908 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.908    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.136 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    22.465    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.778 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.778    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.176 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    23.176    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.290 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    23.290    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.404 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    23.404    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.518 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    23.518    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    25.467    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.780 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.780    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.156 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    26.156    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.273 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    26.273    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.390 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    26.390    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.507 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    26.507    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.736 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    28.101    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    28.411 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    28.411    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.961 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.961    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    29.075    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    29.189    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    29.303    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.531 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.895    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    31.208 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    31.208    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.741 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.741    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.858    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.975    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    32.092    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    33.368    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.678 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.678    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.228 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.228    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.341 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.341    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.455 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    34.455    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    34.569    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.797 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    36.137    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    36.450 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    36.450    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.983    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    37.100    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.217 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.217    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.334 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    37.334    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    37.563 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.785    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    39.095 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    39.095    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.645 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.645    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.759 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.759    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.873 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.873    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.987 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.987    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.215 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    41.500    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.813 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.813    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    42.363    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.477 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    42.477    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.591 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.591    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.705 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.705    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.933 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.640    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.953 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.953    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.354 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.354    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    45.468    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    45.582    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.696 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.696    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.924 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    47.329    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.642 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.642    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.192 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    48.192    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.306    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    48.420    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.534    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.762 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    50.076    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    50.389 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    50.389    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.921 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.921    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.035 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.035    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.149    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.377 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    52.567    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.880 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.880    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.281 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.281    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.395    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.509 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.509    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.623 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.623    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.851 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    55.469    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.782 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.782    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.332 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.332    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.446 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.446    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.560 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.560    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.674 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.674    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.902 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    59.200    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    59.513 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    59.513    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.046 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    60.046    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.163 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.163    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.280 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.280    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.397 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.397    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.649 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          2.110    62.760    VALUES/MEM/percentage[6]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.310    63.070 r  VALUES/MEM/p_errors_reg[5]_i_20/O
                         net (fo=1, routed)           0.000    63.070    VALUES/MEM/p_errors_reg[5]_i_20_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.602 r  VALUES/MEM/p_errors_reg_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.602    VALUES/MEM/p_errors_reg_reg[5]_i_11_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  VALUES/MEM/p_errors_reg_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.716    VALUES/MEM/p_errors_reg_reg[5]_i_6_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  VALUES/MEM/p_errors_reg_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.830    VALUES/MEM/p_errors_reg_reg[5]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    64.080 r  VALUES/MEM/p_errors_reg_reg[5]_i_1/CO[2]
                         net (fo=21, routed)          2.097    66.177    VALUES/MEM/percentage[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.313    66.490 r  VALUES/MEM/p_errors_reg[4]_i_15/O
                         net (fo=1, routed)           0.000    66.490    VALUES/MEM/p_errors_reg[4]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.022 r  VALUES/MEM/p_errors_reg_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    67.022    VALUES/MEM/p_errors_reg_reg[4]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.136 r  VALUES/MEM/p_errors_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.136    VALUES/MEM/p_errors_reg_reg[4]_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    67.386 r  VALUES/MEM/p_errors_reg_reg[4]_i_1/CO[2]
                         net (fo=21, routed)          1.689    69.075    VALUES/MEM/percentage[4]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.313    69.388 r  VALUES/MEM/p_errors_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    69.388    VALUES/MEM/p_errors_reg[3]_i_12_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.789 r  VALUES/MEM/p_errors_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    69.789    VALUES/MEM/p_errors_reg_reg[3]_i_6_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.903 r  VALUES/MEM/p_errors_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.903    VALUES/MEM/p_errors_reg_reg[3]_i_2_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    70.153 r  VALUES/MEM/p_errors_reg_reg[3]_i_1/CO[2]
                         net (fo=21, routed)          1.497    71.650    VALUES/MEM/percentage[3]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.313    71.963 r  VALUES/MEM/p_errors_reg[2]_i_23/O
                         net (fo=1, routed)           0.000    71.963    VALUES/MEM/p_errors_reg[2]_i_23_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.513 r  VALUES/MEM/p_errors_reg_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.513    VALUES/MEM/p_errors_reg_reg[2]_i_16_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.627 r  VALUES/MEM/p_errors_reg_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.627    VALUES/MEM/p_errors_reg_reg[2]_i_11_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  VALUES/MEM/p_errors_reg_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.741    VALUES/MEM/p_errors_reg_reg[2]_i_6_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  VALUES/MEM/p_errors_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.855    VALUES/MEM/p_errors_reg_reg[2]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    73.105 r  VALUES/MEM/p_errors_reg_reg[2]_i_1/CO[2]
                         net (fo=21, routed)          0.000    73.105    VALUES/ERROR_CHECK/percentage[2]
    SLICE_X31Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.515    14.938    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X31Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[2]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X31Y85         FDRE (Setup_fdre_C_D)        0.017    15.178    VALUES/ERROR_CHECK/p_errors_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -73.105    
  -------------------------------------------------------------------
                         slack                                -57.927    

Slack (VIOLATED) :        -54.977ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        64.930ns  (logic 31.348ns (48.279%)  route 33.582ns (51.721%))
  Logic Levels:           133  (CARRY4=111 LUT2=1 LUT3=20 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.223    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y74         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/Q
                         net (fo=4, routed)           0.992     6.671    VALUES/ERROR_CHECK/num_errors_s1[1]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.795 r  VALUES/ERROR_CHECK/p_errors_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     6.795    VALUES/MEM/p_errors_reg_reg[0]_i_15_0[1]
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.328 r  VALUES/MEM/p_errors_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.337    VALUES/MEM/p_errors_reg_reg[3]_i_21_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.454    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     7.571    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.688    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.805    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.922 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.922    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.141 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     9.311    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.606 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.606    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.138 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000    10.138    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.252 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000    10.252    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.366 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    10.366    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000    10.480    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.637 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.949    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.734 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.734    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.848 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.848    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.962 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.962    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.076    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.304 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    14.557    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.870 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.870    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.246 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    15.246    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    15.363    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.480    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.597 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.597    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.826 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    17.189    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    17.499 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    17.499    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.900 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.900    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    18.014    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.128    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    18.242    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.852    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    20.165 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    20.165    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.566 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    20.566    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.680    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.794    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.908 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.908    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.136 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    22.465    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.778 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.778    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.176 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    23.176    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.290 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    23.290    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.404 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    23.404    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.518 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    23.518    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    25.467    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.780 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.780    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.156 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    26.156    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.273 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    26.273    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.390 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    26.390    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.507 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    26.507    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.736 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    28.101    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    28.411 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    28.411    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.961 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.961    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    29.075    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    29.189    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    29.303    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.531 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.895    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    31.208 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    31.208    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.741 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.741    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.858    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.975    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    32.092    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    33.368    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.678 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.678    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.228 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.228    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.341 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.341    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.455 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    34.455    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    34.569    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.797 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    36.137    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    36.450 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    36.450    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.983    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    37.100    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.217 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.217    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.334 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    37.334    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    37.563 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.785    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    39.095 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    39.095    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.645 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.645    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.759 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.759    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.873 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.873    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.987 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.987    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.215 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    41.500    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.813 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.813    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    42.363    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.477 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    42.477    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.591 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.591    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.705 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.705    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.933 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.640    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.953 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.953    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.354 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.354    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    45.468    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    45.582    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.696 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.696    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.924 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    47.329    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.642 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.642    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.192 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    48.192    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.306    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    48.420    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.534    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.762 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    50.076    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    50.389 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    50.389    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.921 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.921    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.035 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.035    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.149    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.377 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    52.567    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.880 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.880    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.281 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.281    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.395    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.509 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.509    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.623 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.623    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.851 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    55.469    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.782 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.782    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.332 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.332    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.446 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.446    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.560 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.560    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.674 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.674    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.902 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    59.200    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    59.513 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    59.513    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.046 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    60.046    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.163 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.163    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.280 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.280    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.397 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.397    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.649 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          2.110    62.760    VALUES/MEM/percentage[6]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.310    63.070 r  VALUES/MEM/p_errors_reg[5]_i_20/O
                         net (fo=1, routed)           0.000    63.070    VALUES/MEM/p_errors_reg[5]_i_20_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.602 r  VALUES/MEM/p_errors_reg_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.602    VALUES/MEM/p_errors_reg_reg[5]_i_11_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  VALUES/MEM/p_errors_reg_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.716    VALUES/MEM/p_errors_reg_reg[5]_i_6_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  VALUES/MEM/p_errors_reg_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.830    VALUES/MEM/p_errors_reg_reg[5]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    64.080 r  VALUES/MEM/p_errors_reg_reg[5]_i_1/CO[2]
                         net (fo=21, routed)          2.097    66.177    VALUES/MEM/percentage[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.313    66.490 r  VALUES/MEM/p_errors_reg[4]_i_15/O
                         net (fo=1, routed)           0.000    66.490    VALUES/MEM/p_errors_reg[4]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.022 r  VALUES/MEM/p_errors_reg_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    67.022    VALUES/MEM/p_errors_reg_reg[4]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.136 r  VALUES/MEM/p_errors_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.136    VALUES/MEM/p_errors_reg_reg[4]_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    67.386 r  VALUES/MEM/p_errors_reg_reg[4]_i_1/CO[2]
                         net (fo=21, routed)          1.689    69.075    VALUES/MEM/percentage[4]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.313    69.388 r  VALUES/MEM/p_errors_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    69.388    VALUES/MEM/p_errors_reg[3]_i_12_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.789 r  VALUES/MEM/p_errors_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    69.789    VALUES/MEM/p_errors_reg_reg[3]_i_6_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.903 r  VALUES/MEM/p_errors_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.903    VALUES/MEM/p_errors_reg_reg[3]_i_2_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    70.153 r  VALUES/MEM/p_errors_reg_reg[3]_i_1/CO[2]
                         net (fo=21, routed)          0.000    70.153    VALUES/ERROR_CHECK/percentage[3]
    SLICE_X39Y86         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.513    14.936    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X39Y86         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[3]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.017    15.176    VALUES/ERROR_CHECK/p_errors_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -70.153    
  -------------------------------------------------------------------
                         slack                                -54.977    

Slack (VIOLATED) :        -52.212ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        62.163ns  (logic 30.270ns (48.694%)  route 31.893ns (51.306%))
  Logic Levels:           129  (CARRY4=108 LUT2=1 LUT3=19 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.223    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y74         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/Q
                         net (fo=4, routed)           0.992     6.671    VALUES/ERROR_CHECK/num_errors_s1[1]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.795 r  VALUES/ERROR_CHECK/p_errors_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     6.795    VALUES/MEM/p_errors_reg_reg[0]_i_15_0[1]
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.328 r  VALUES/MEM/p_errors_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.337    VALUES/MEM/p_errors_reg_reg[3]_i_21_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.454    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     7.571    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.688    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.805    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.922 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.922    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.141 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     9.311    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.606 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.606    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.138 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000    10.138    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.252 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000    10.252    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.366 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    10.366    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000    10.480    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.637 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.949    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.734 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.734    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.848 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.848    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.962 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.962    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.076    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.304 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    14.557    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.870 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.870    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.246 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    15.246    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    15.363    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.480    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.597 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.597    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.826 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    17.189    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    17.499 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    17.499    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.900 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.900    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    18.014    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.128    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    18.242    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.852    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    20.165 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    20.165    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.566 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    20.566    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.680    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.794    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.908 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.908    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.136 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    22.465    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.778 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.778    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.176 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    23.176    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.290 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    23.290    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.404 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    23.404    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.518 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    23.518    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    25.467    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.780 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.780    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.156 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    26.156    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.273 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    26.273    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.390 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    26.390    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.507 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    26.507    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.736 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    28.101    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    28.411 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    28.411    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.961 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.961    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    29.075    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    29.189    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    29.303    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.531 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.895    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    31.208 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    31.208    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.741 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.741    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.858    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.975    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    32.092    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    33.368    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.678 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.678    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.228 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.228    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.341 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.341    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.455 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    34.455    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    34.569    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.797 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    36.137    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    36.450 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    36.450    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.983    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    37.100    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.217 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.217    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.334 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    37.334    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    37.563 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.785    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    39.095 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    39.095    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.645 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.645    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.759 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.759    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.873 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.873    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.987 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.987    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.215 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    41.500    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.813 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.813    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    42.363    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.477 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    42.477    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.591 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.591    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.705 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.705    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.933 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.640    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.953 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.953    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.354 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.354    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    45.468    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    45.582    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.696 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.696    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.924 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    47.329    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.642 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.642    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.192 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    48.192    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.306    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    48.420    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.534    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.762 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    50.076    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    50.389 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    50.389    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.921 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.921    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.035 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.035    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.149    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.377 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    52.567    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.880 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.880    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.281 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.281    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.395    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.509 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.509    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.623 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.623    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.851 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    55.469    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.782 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.782    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.332 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.332    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.446 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.446    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.560 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.560    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.674 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.674    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.902 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    59.200    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    59.513 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    59.513    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.046 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    60.046    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.163 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.163    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.280 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.280    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.397 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.397    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.649 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          2.110    62.760    VALUES/MEM/percentage[6]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.310    63.070 r  VALUES/MEM/p_errors_reg[5]_i_20/O
                         net (fo=1, routed)           0.000    63.070    VALUES/MEM/p_errors_reg[5]_i_20_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.602 r  VALUES/MEM/p_errors_reg_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.602    VALUES/MEM/p_errors_reg_reg[5]_i_11_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  VALUES/MEM/p_errors_reg_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.716    VALUES/MEM/p_errors_reg_reg[5]_i_6_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  VALUES/MEM/p_errors_reg_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.830    VALUES/MEM/p_errors_reg_reg[5]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    64.080 r  VALUES/MEM/p_errors_reg_reg[5]_i_1/CO[2]
                         net (fo=21, routed)          2.097    66.177    VALUES/MEM/percentage[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.313    66.490 r  VALUES/MEM/p_errors_reg[4]_i_15/O
                         net (fo=1, routed)           0.000    66.490    VALUES/MEM/p_errors_reg[4]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.022 r  VALUES/MEM/p_errors_reg_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    67.022    VALUES/MEM/p_errors_reg_reg[4]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.136 r  VALUES/MEM/p_errors_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.136    VALUES/MEM/p_errors_reg_reg[4]_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    67.386 r  VALUES/MEM/p_errors_reg_reg[4]_i_1/CO[2]
                         net (fo=21, routed)          0.000    67.386    VALUES/ERROR_CHECK/percentage[4]
    SLICE_X36Y82         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.511    14.934    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X36Y82         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[4]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)        0.017    15.174    VALUES/ERROR_CHECK/p_errors_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -67.386    
  -------------------------------------------------------------------
                         slack                                -52.212    

Slack (VIOLATED) :        -48.904ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        58.857ns  (logic 29.061ns (49.375%)  route 29.796ns (50.625%))
  Logic Levels:           125  (CARRY4=105 LUT2=1 LUT3=18 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.223    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y74         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/Q
                         net (fo=4, routed)           0.992     6.671    VALUES/ERROR_CHECK/num_errors_s1[1]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.795 r  VALUES/ERROR_CHECK/p_errors_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     6.795    VALUES/MEM/p_errors_reg_reg[0]_i_15_0[1]
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.328 r  VALUES/MEM/p_errors_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.337    VALUES/MEM/p_errors_reg_reg[3]_i_21_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.454    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     7.571    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.688    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.805    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.922 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.922    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.141 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     9.311    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.606 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.606    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.138 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000    10.138    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.252 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000    10.252    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.366 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    10.366    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000    10.480    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.637 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.949    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.734 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.734    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.848 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.848    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.962 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.962    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.076    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.304 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    14.557    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.870 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.870    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.246 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    15.246    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    15.363    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.480    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.597 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.597    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.826 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    17.189    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    17.499 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    17.499    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.900 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.900    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    18.014    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.128    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    18.242    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.852    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    20.165 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    20.165    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.566 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    20.566    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.680    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.794    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.908 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.908    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.136 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    22.465    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.778 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.778    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.176 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    23.176    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.290 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    23.290    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.404 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    23.404    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.518 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    23.518    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    25.467    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.780 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.780    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.156 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    26.156    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.273 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    26.273    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.390 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    26.390    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.507 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    26.507    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.736 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    28.101    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    28.411 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    28.411    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.961 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.961    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    29.075    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    29.189    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    29.303    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.531 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.895    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    31.208 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    31.208    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.741 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.741    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.858    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.975    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    32.092    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    33.368    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.678 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.678    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.228 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.228    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.341 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.341    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.455 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    34.455    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    34.569    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.797 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    36.137    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    36.450 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    36.450    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.983    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    37.100    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.217 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.217    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.334 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    37.334    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    37.563 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.785    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    39.095 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    39.095    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.645 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.645    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.759 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.759    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.873 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.873    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.987 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.987    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.215 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    41.500    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.813 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.813    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    42.363    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.477 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    42.477    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.591 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.591    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.705 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.705    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.933 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.640    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.953 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.953    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.354 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.354    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    45.468    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    45.582    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.696 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.696    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.924 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    47.329    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.642 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.642    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.192 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    48.192    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.306    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    48.420    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.534    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.762 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    50.076    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    50.389 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    50.389    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.921 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.921    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.035 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.035    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.149    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.377 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    52.567    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.880 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.880    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.281 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.281    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.395    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.509 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.509    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.623 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.623    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.851 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    55.469    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.782 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.782    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.332 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.332    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.446 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.446    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.560 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.560    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.674 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.674    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.902 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    59.200    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    59.513 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    59.513    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.046 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    60.046    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.163 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.163    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.280 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.280    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.397 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.397    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.649 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          2.110    62.760    VALUES/MEM/percentage[6]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.310    63.070 r  VALUES/MEM/p_errors_reg[5]_i_20/O
                         net (fo=1, routed)           0.000    63.070    VALUES/MEM/p_errors_reg[5]_i_20_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.602 r  VALUES/MEM/p_errors_reg_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.602    VALUES/MEM/p_errors_reg_reg[5]_i_11_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.716 r  VALUES/MEM/p_errors_reg_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.716    VALUES/MEM/p_errors_reg_reg[5]_i_6_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.830 r  VALUES/MEM/p_errors_reg_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.830    VALUES/MEM/p_errors_reg_reg[5]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    64.080 r  VALUES/MEM/p_errors_reg_reg[5]_i_1/CO[2]
                         net (fo=21, routed)          0.000    64.080    VALUES/ERROR_CHECK/percentage[5]
    SLICE_X33Y83         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.513    14.936    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X33Y83         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[5]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.017    15.176    VALUES/ERROR_CHECK/p_errors_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -64.080    
  -------------------------------------------------------------------
                         slack                                -48.904    

Slack (VIOLATED) :        -45.424ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.427ns  (logic 27.741ns (50.050%)  route 27.686ns (49.950%))
  Logic Levels:           120  (CARRY4=101 LUT2=1 LUT3=17 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.620     5.223    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y74         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  VALUES/ERROR_CHECK/num_errors_reg_reg[1]/Q
                         net (fo=4, routed)           0.992     6.671    VALUES/ERROR_CHECK/num_errors_s1[1]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.795 r  VALUES/ERROR_CHECK/p_errors_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     6.795    VALUES/MEM/p_errors_reg_reg[0]_i_15_0[1]
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.328 r  VALUES/MEM/p_errors_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.337    VALUES/MEM/p_errors_reg_reg[3]_i_21_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.454    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     7.571    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.688    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.805    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.922 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.922    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.141 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     9.311    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.606 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.606    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.138 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000    10.138    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.252 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000    10.252    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.366 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    10.366    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000    10.480    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.637 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.949    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.734 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.734    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.848 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.848    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.962 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.962    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.076    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.304 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    14.557    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.870 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.870    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.246 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    15.246    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    15.363    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.480 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.480    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.597 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.597    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.826 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    17.189    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    17.499 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    17.499    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.900 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.900    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.014 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    18.014    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.128 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.128    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.242 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    18.242    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.470 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.852    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    20.165 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    20.165    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.566 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    20.566    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.680 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.680    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.794 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.794    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.908 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.908    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.136 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    22.465    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.778 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.778    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.176 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    23.176    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.290 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    23.290    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.404 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    23.404    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.518 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    23.518    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    25.467    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.780 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.780    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.156 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    26.156    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.273 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    26.273    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.390 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    26.390    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.507 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    26.507    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.736 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    28.101    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    28.411 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    28.411    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.961 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.961    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    29.075    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    29.189    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    29.303    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.531 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.895    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    31.208 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    31.208    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.741 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.741    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.858    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.975    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    32.092    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    33.368    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.678 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.678    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.228 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    34.228    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.341 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    34.341    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.455 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    34.455    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    34.569    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.797 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    36.137    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    36.450 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    36.450    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.983    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    37.100    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.217 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    37.217    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.334 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    37.334    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    37.563 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.785    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    39.095 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    39.095    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.645 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.645    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.759 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.759    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.873 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.873    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.987 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.987    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.215 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    41.500    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.813 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.813    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.363 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    42.363    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.477 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    42.477    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.591 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.591    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.705 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.705    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.933 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.640    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.953 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.953    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.354 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.354    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    45.468    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    45.582    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.696 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.696    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.924 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    47.329    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.642 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.642    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.192 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    48.192    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.306    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    48.420    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.534    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.762 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    50.076    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    50.389 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    50.389    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.921 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.921    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.035 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    51.035    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.149    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.377 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    52.567    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.880 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.880    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.281 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.281    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.395    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.509 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.509    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.623 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.623    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.851 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    55.469    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.782 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.782    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.332 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    56.332    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.446 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.446    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.560 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.560    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.674 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.674    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.902 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    59.200    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    59.513 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    59.513    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.046 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    60.046    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.163 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.163    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.280 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.280    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.397 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.397    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.649 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          0.000    60.649    VALUES/ERROR_CHECK/percentage[6]
    SLICE_X34Y84         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.513    14.936    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X34Y84         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X34Y84         FDRE (Setup_fdre_C_D)        0.066    15.225    VALUES/ERROR_CHECK/p_errors_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -60.649    
  -------------------------------------------------------------------
                         slack                                -45.424    

Slack (VIOLATED) :        -0.861ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/n_chains_count_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/ERROR_CHECK/n_chains_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.633ns  (logic 2.314ns (21.762%)  route 8.319ns (78.238%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.639     5.242    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X14Y65         FDRE                                         r  VALUES/ERROR_CHECK/n_chains_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_fdre_C_Q)         0.518     5.760 r  VALUES/ERROR_CHECK/n_chains_count_reg_reg[10]/Q
                         net (fo=4, routed)           1.449     7.208    VALUES/MEM/count_100_reg_reg[31]_i_6__0_1[10]
    SLICE_X28Y64         LUT4 (Prop_lut4_I2_O)        0.124     7.332 r  VALUES/MEM/count_100_reg[31]_i_42__0/O
                         net (fo=1, routed)           0.000     7.332    VALUES/MEM/count_100_reg[31]_i_42__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.882 r  VALUES/MEM/count_100_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.882    VALUES/MEM/count_100_reg_reg[31]_i_17_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.153 r  VALUES/MEM/count_100_reg_reg[31]_i_6__0/CO[0]
                         net (fo=8, routed)           3.160    11.313    VALUES/ERROR_CHECK/CO[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.401    11.714 f  VALUES/ERROR_CHECK/count_100_reg[31]_i_11__0/O
                         net (fo=1, routed)           0.731    12.445    VALUES/ERROR_CHECK/count_100_reg[31]_i_11__0_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I4_O)        0.326    12.771 r  VALUES/ERROR_CHECK/count_100_reg[31]_i_4__0/O
                         net (fo=3, routed)           1.079    13.851    VALUES/TEST_GENERATOR/n_chains_count_reg_reg[16]_1
    SLICE_X8Y86          LUT2 (Prop_lut2_I1_O)        0.124    13.975 r  VALUES/TEST_GENERATOR/n_chains_count_reg[0]_i_1__0/O
                         net (fo=17, routed)          1.900    15.875    VALUES/ERROR_CHECK/n_chains_count_reg
    SLICE_X14Y63         FDRE                                         r  VALUES/ERROR_CHECK/n_chains_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.519    14.942    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X14Y63         FDRE                                         r  VALUES/ERROR_CHECK/n_chains_count_reg_reg[0]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X14Y63         FDRE (Setup_fdre_C_CE)      -0.169    15.014    VALUES/ERROR_CHECK/n_chains_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -15.875    
  -------------------------------------------------------------------
                         slack                                 -0.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 VALUES/TEST_GENERATOR/clk_gen_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/TEST_GENERATOR/clk_gen_falling_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.213%)  route 0.094ns (30.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.574     1.493    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X14Y92         FDRE                                         r  VALUES/TEST_GENERATOR/clk_gen_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.164     1.657 f  VALUES/TEST_GENERATOR/clk_gen_sync_1_reg/Q
                         net (fo=3, routed)           0.094     1.752    VALUES/TEST_GENERATOR/clk_gen_sync_1
    SLICE_X15Y92         LUT2 (Prop_lut2_I1_O)        0.048     1.800 r  VALUES/TEST_GENERATOR/clk_gen_falling_edge_i_1/O
                         net (fo=1, routed)           0.000     1.800    VALUES/TEST_GENERATOR/clk_gen_falling_edge0
    SLICE_X15Y92         FDRE                                         r  VALUES/TEST_GENERATOR/clk_gen_falling_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.845     2.010    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X15Y92         FDRE                                         r  VALUES/TEST_GENERATOR/clk_gen_falling_edge_reg/C
                         clock pessimism             -0.503     1.506    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.107     1.613    VALUES/TEST_GENERATOR/clk_gen_falling_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.371ns (69.724%)  route 0.161ns (30.276%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.642     1.562    VALUES/FREQUENCY_GENERATOR/CLK100MHZ
    SLICE_X14Y49         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/Q
                         net (fo=5, routed)           0.160     1.886    VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  VALUES/FREQUENCY_GENERATOR/count_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.931    VALUES/FREQUENCY_GENERATOR/count_reg[8]_i_2_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.040 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    VALUES/FREQUENCY_GENERATOR/count_reg_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.094 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.094    VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]_i_1_n_7
    SLICE_X14Y50         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.847     2.012    VALUES/FREQUENCY_GENERATOR/CLK100MHZ
    SLICE_X14Y50         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.134     1.895    VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 VALUES/TEST_GENERATOR/clk_gen_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/ERROR_CHECK/clk_gen_rising_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.574     1.493    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X14Y92         FDRE                                         r  VALUES/TEST_GENERATOR/clk_gen_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  VALUES/TEST_GENERATOR/clk_gen_sync_1_reg/Q
                         net (fo=3, routed)           0.094     1.752    VALUES/TEST_GENERATOR/clk_gen_sync_1
    SLICE_X15Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.797 r  VALUES/TEST_GENERATOR/clk_gen_rising_edge_i_1/O
                         net (fo=1, routed)           0.000     1.797    VALUES/ERROR_CHECK/clk_gen_rising_edge0
    SLICE_X15Y92         FDRE                                         r  VALUES/ERROR_CHECK/clk_gen_rising_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.845     2.010    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X15Y92         FDRE                                         r  VALUES/ERROR_CHECK/clk_gen_rising_edge_reg/C
                         clock pessimism             -0.503     1.506    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.091     1.597    VALUES/ERROR_CHECK/clk_gen_rising_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/FREQUENCY_GENERATOR/count_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.384ns (70.446%)  route 0.161ns (29.554%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.642     1.562    VALUES/FREQUENCY_GENERATOR/CLK100MHZ
    SLICE_X14Y49         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/Q
                         net (fo=5, routed)           0.160     1.886    VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  VALUES/FREQUENCY_GENERATOR/count_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.931    VALUES/FREQUENCY_GENERATOR/count_reg[8]_i_2_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.040 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    VALUES/FREQUENCY_GENERATOR/count_reg_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.107 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.107    VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]_i_1_n_5
    SLICE_X14Y50         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.847     2.012    VALUES/FREQUENCY_GENERATOR/CLK100MHZ
    SLICE_X14Y50         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[14]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.134     1.895    VALUES/FREQUENCY_GENERATOR/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/FREQUENCY_GENERATOR/count_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.407ns (71.642%)  route 0.161ns (28.358%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.642     1.562    VALUES/FREQUENCY_GENERATOR/CLK100MHZ
    SLICE_X14Y49         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/Q
                         net (fo=5, routed)           0.160     1.886    VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  VALUES/FREQUENCY_GENERATOR/count_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.931    VALUES/FREQUENCY_GENERATOR/count_reg[8]_i_2_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.040 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    VALUES/FREQUENCY_GENERATOR/count_reg_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.130 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.130    VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]_i_1_n_6
    SLICE_X14Y50         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.847     2.012    VALUES/FREQUENCY_GENERATOR/CLK100MHZ
    SLICE_X14Y50         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[13]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.134     1.895    VALUES/FREQUENCY_GENERATOR/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/FREQUENCY_GENERATOR/count_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.409ns (71.742%)  route 0.161ns (28.258%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.642     1.562    VALUES/FREQUENCY_GENERATOR/CLK100MHZ
    SLICE_X14Y49         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/Q
                         net (fo=5, routed)           0.160     1.886    VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  VALUES/FREQUENCY_GENERATOR/count_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.931    VALUES/FREQUENCY_GENERATOR/count_reg[8]_i_2_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.040 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    VALUES/FREQUENCY_GENERATOR/count_reg_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.132 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.132    VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]_i_1_n_4
    SLICE_X14Y50         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.847     2.012    VALUES/FREQUENCY_GENERATOR/CLK100MHZ
    SLICE_X14Y50         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[15]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.134     1.895    VALUES/FREQUENCY_GENERATOR/count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/FREQUENCY_GENERATOR/count_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.411ns (71.841%)  route 0.161ns (28.159%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.642     1.562    VALUES/FREQUENCY_GENERATOR/CLK100MHZ
    SLICE_X14Y49         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]/Q
                         net (fo=5, routed)           0.160     1.886    VALUES/FREQUENCY_GENERATOR/count_reg_reg[11]
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  VALUES/FREQUENCY_GENERATOR/count_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.931    VALUES/FREQUENCY_GENERATOR/count_reg[8]_i_2_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.040 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.041    VALUES/FREQUENCY_GENERATOR/count_reg_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.081 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.081    VALUES/FREQUENCY_GENERATOR/count_reg_reg[12]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.134 r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.134    VALUES/FREQUENCY_GENERATOR/count_reg_reg[16]_i_1_n_7
    SLICE_X14Y51         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.847     2.012    VALUES/FREQUENCY_GENERATOR/CLK100MHZ
    SLICE_X14Y51         FDCE                                         r  VALUES/FREQUENCY_GENERATOR/count_reg_reg[16]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y51         FDCE (Hold_fdce_C_D)         0.134     1.895    VALUES/FREQUENCY_GENERATOR/count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VALUES/ERROR_CHECK/check_running_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/ERROR_CHECK/check_running_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.600     1.519    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X7Y87          FDRE                                         r  VALUES/ERROR_CHECK/check_running_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  VALUES/ERROR_CHECK/check_running_reg_reg/Q
                         net (fo=124, routed)         0.170     1.831    VALUES/ERROR_CHECK/check_running_reg_reg_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I3_O)        0.042     1.873 r  VALUES/ERROR_CHECK/check_running_reg_i_1/O
                         net (fo=1, routed)           0.000     1.873    VALUES/ERROR_CHECK/check_running_reg_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  VALUES/ERROR_CHECK/check_running_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.870     2.035    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X7Y87          FDRE                                         r  VALUES/ERROR_CHECK/check_running_reg_reg/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    VALUES/ERROR_CHECK/check_running_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/ERROR_CHECK/check_complete_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.593     1.512    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X5Y78          FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  VALUES/ERROR_CHECK/check_complete_reg_reg/Q
                         net (fo=27, routed)          0.180     1.834    VALUES/ERROR_CHECK/check_complete_reg_reg_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I2_O)        0.042     1.876 r  VALUES/ERROR_CHECK/check_complete_reg_i_1/O
                         net (fo=5, routed)           0.000     1.876    VALUES/ERROR_CHECK/check_complete_reg_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.862     2.027    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X5Y78          FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.101     1.613    VALUES/ERROR_CHECK/check_complete_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/ERROR_CHECK/num_errors_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.557     1.476    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y75         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  VALUES/ERROR_CHECK/num_errors_reg_reg[7]/Q
                         net (fo=5, routed)           0.120     1.738    VALUES/ERROR_CHECK/num_errors_s1[7]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  VALUES/ERROR_CHECK/num_errors_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    VALUES/ERROR_CHECK/num_errors_reg_reg[4]_i_1_n_4
    SLICE_X37Y75         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.825     1.990    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y75         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[7]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X37Y75         FDRE (Hold_fdre_C_D)         0.105     1.581    VALUES/ERROR_CHECK/num_errors_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y97    VALUES/ERROR_CHECK/bit_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     VALUES/ERROR_CHECK/check_complete_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y75    VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y80    VALUES/ERROR_CHECK/check_complete_reg_reg_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y75    VALUES/ERROR_CHECK/check_complete_reg_reg_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y76    VALUES/ERROR_CHECK/check_complete_reg_reg_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y87     VALUES/ERROR_CHECK/check_running_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y92    VALUES/ERROR_CHECK/clk_gen_rising_edge_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y90    VALUES/ERROR_CHECK/count_100_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97    VALUES/ERROR_CHECK/bit_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97    VALUES/ERROR_CHECK/bit_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     VALUES/ERROR_CHECK/check_complete_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     VALUES/ERROR_CHECK/check_complete_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y75    VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y75    VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y80    VALUES/ERROR_CHECK/check_complete_reg_reg_replica_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y80    VALUES/ERROR_CHECK/check_complete_reg_reg_replica_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y75    VALUES/ERROR_CHECK/check_complete_reg_reg_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y75    VALUES/ERROR_CHECK/check_complete_reg_reg_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97    VALUES/ERROR_CHECK/bit_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97    VALUES/ERROR_CHECK/bit_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     VALUES/ERROR_CHECK/check_complete_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     VALUES/ERROR_CHECK/check_complete_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y75    VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y75    VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y80    VALUES/ERROR_CHECK/check_complete_reg_reg_replica_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y80    VALUES/ERROR_CHECK/check_complete_reg_reg_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y75    VALUES/ERROR_CHECK/check_complete_reg_reg_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y75    VALUES/ERROR_CHECK/check_complete_reg_reg_replica_2/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -9.957ns,  Total Violation     -307.808ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.957ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        15.294ns  (logic 6.641ns (43.424%)  route 8.653ns (56.576%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 201.507 - 200.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 195.222 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619   195.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456   195.678 r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284   195.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124   196.086 r  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          1.004   197.090    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124   197.214 r  VALUES/MEM/g0_b6__2_i_15/O
                         net (fo=1, routed)           0.000   197.214    VALUES/MEM/g0_b6__2_i_15_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.212   197.426 r  VALUES/MEM/g0_b6__2_i_7/O
                         net (fo=25, routed)          1.266   198.692    VALUES/MEM/b_disp_3[3]
    SLICE_X11Y83         LUT3 (Prop_lut3_I2_O)        0.299   198.991 r  VALUES/MEM/n_chains_out[8]_i_19_comp_2/O
                         net (fo=1, routed)           0.407   199.398    VALUES/DEBOUNCER_BTNs/n_chains_out[8]_i_20_0_repN_2_alias
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124   199.522 r  VALUES/DEBOUNCER_BTNs/n_chains_out[16]_i_92_comp/O
                         net (fo=1, routed)           0.617   200.139    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_44_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124   200.263 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_71_comp/O
                         net (fo=2, routed)           0.663   200.926    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_71_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I2_O)        0.124   201.050 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_43/O
                         net (fo=1, routed)           0.000   201.050    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_43_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   201.430 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000   201.430    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   201.684 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827   202.511    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827   203.338 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684   204.022    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302   204.324 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000   204.324    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   204.700 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000   204.700    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   204.919 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765   205.684    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873   206.557 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446   207.004    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881   207.885 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562   208.447    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942   209.389 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[3]
                         net (fo=2, routed)           1.126   210.515    VALUES/MEM/n_chains_out_reg[16]_3[11]
    SLICE_X39Y79         FDCE                                         r  VALUES/MEM/n_chains_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.504   201.507    VALUES/MEM/clk_out1
    SLICE_X39Y79         FDCE                                         r  VALUES/MEM/n_chains_out_reg[16]/C
                         clock pessimism              0.000   201.507    
                         clock uncertainty           -0.665   200.843    
    SLICE_X39Y79         FDCE (Setup_fdce_C_D)       -0.285   200.558    VALUES/MEM/n_chains_out_reg[16]
  -------------------------------------------------------------------
                         required time                        200.558    
                         arrival time                        -210.515    
  -------------------------------------------------------------------
                         slack                                 -9.957    

Slack (VIOLATED) :        -9.407ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        14.754ns  (logic 6.581ns (44.605%)  route 8.173ns (55.395%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 201.519 - 200.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 195.222 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619   195.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456   195.678 r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284   195.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124   196.086 r  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          1.004   197.090    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124   197.214 r  VALUES/MEM/g0_b6__2_i_15/O
                         net (fo=1, routed)           0.000   197.214    VALUES/MEM/g0_b6__2_i_15_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.212   197.426 r  VALUES/MEM/g0_b6__2_i_7/O
                         net (fo=25, routed)          1.266   198.692    VALUES/MEM/b_disp_3[3]
    SLICE_X11Y83         LUT3 (Prop_lut3_I2_O)        0.299   198.991 r  VALUES/MEM/n_chains_out[8]_i_19_comp_2/O
                         net (fo=1, routed)           0.407   199.398    VALUES/DEBOUNCER_BTNs/n_chains_out[8]_i_20_0_repN_2_alias
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124   199.522 r  VALUES/DEBOUNCER_BTNs/n_chains_out[16]_i_92_comp/O
                         net (fo=1, routed)           0.617   200.139    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_44_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124   200.263 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_71_comp/O
                         net (fo=2, routed)           0.663   200.926    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_71_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I2_O)        0.124   201.050 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_43/O
                         net (fo=1, routed)           0.000   201.050    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_43_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   201.430 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000   201.430    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   201.684 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827   202.511    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827   203.338 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684   204.022    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302   204.324 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000   204.324    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   204.700 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000   204.700    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   204.919 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765   205.684    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873   206.557 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446   207.004    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881   207.885 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562   208.447    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882   209.329 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[2]
                         net (fo=2, routed)           0.646   209.976    VALUES/MEM/n_chains_out_reg[16]_3[10]
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516   201.519    VALUES/MEM/clk_out1
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[15]/C
                         clock pessimism              0.000   201.519    
                         clock uncertainty           -0.665   200.855    
    SLICE_X28Y89         FDCE (Setup_fdce_C_D)       -0.286   200.569    VALUES/MEM/n_chains_out_reg[15]
  -------------------------------------------------------------------
                         required time                        200.569    
                         arrival time                        -209.976    
  -------------------------------------------------------------------
                         slack                                 -9.407    

Slack (VIOLATED) :        -9.049ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        14.399ns  (logic 6.228ns (43.254%)  route 8.171ns (56.746%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 201.519 - 200.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 195.222 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619   195.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456   195.678 r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284   195.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124   196.086 r  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          1.004   197.090    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124   197.214 r  VALUES/MEM/g0_b6__2_i_15/O
                         net (fo=1, routed)           0.000   197.214    VALUES/MEM/g0_b6__2_i_15_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.212   197.426 r  VALUES/MEM/g0_b6__2_i_7/O
                         net (fo=25, routed)          1.266   198.692    VALUES/MEM/b_disp_3[3]
    SLICE_X11Y83         LUT3 (Prop_lut3_I2_O)        0.299   198.991 r  VALUES/MEM/n_chains_out[8]_i_19_comp_2/O
                         net (fo=1, routed)           0.407   199.398    VALUES/DEBOUNCER_BTNs/n_chains_out[8]_i_20_0_repN_2_alias
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124   199.522 r  VALUES/DEBOUNCER_BTNs/n_chains_out[16]_i_92_comp/O
                         net (fo=1, routed)           0.617   200.139    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_44_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124   200.263 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_71_comp/O
                         net (fo=2, routed)           0.663   200.926    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_71_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I2_O)        0.124   201.050 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_43/O
                         net (fo=1, routed)           0.000   201.050    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_43_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   201.430 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000   201.430    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   201.684 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827   202.511    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827   203.338 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684   204.022    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302   204.324 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000   204.324    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   204.700 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000   204.700    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   204.919 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765   205.684    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873   206.557 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446   207.004    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881   207.885 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562   208.447    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529   208.976 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[1]
                         net (fo=2, routed)           0.644   209.620    VALUES/MEM/n_chains_out_reg[16]_3[9]
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516   201.519    VALUES/MEM/clk_out1
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[14]/C
                         clock pessimism              0.000   201.519    
                         clock uncertainty           -0.665   200.855    
    SLICE_X28Y89         FDCE (Setup_fdce_C_D)       -0.284   200.571    VALUES/MEM/n_chains_out_reg[14]
  -------------------------------------------------------------------
                         required time                        200.571    
                         arrival time                        -209.620    
  -------------------------------------------------------------------
                         slack                                 -9.049    

Slack (VIOLATED) :        -8.752ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        14.107ns  (logic 5.104ns (36.181%)  route 9.003ns (63.819%))
  Logic Levels:           16  (CARRY4=5 LUT2=3 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 201.519 - 200.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 195.222 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619   195.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456   195.678 f  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284   195.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124   196.086 f  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          0.625   196.710    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I1_O)        0.124   196.834 f  VALUES/MEM/g1_b6__1_i_64/O
                         net (fo=1, routed)           0.650   197.484    VALUES/MEM/g1_b6__1_i_64_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.124   197.608 f  VALUES/MEM/g1_b6__1_i_31/O
                         net (fo=1, routed)           0.564   198.172    VALUES/MEM/g1_b6__1_i_31_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124   198.296 r  VALUES/MEM/g1_b6__1_i_16/O
                         net (fo=1, routed)           0.310   198.606    VALUES/MEM/g1_b6__1_i_16_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124   198.730 r  VALUES/MEM/g1_b6__1_i_9/O
                         net (fo=7, routed)           0.996   199.726    VALUES/MEM/b_disp_2[0]
    SLICE_X9Y86          LUT2 (Prop_lut2_I0_O)        0.124   199.850 r  VALUES/MEM/ch_out[6]_i_67/O
                         net (fo=4, routed)           0.825   200.675    VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_67_n_0_alias
    SLICE_X29Y91         LUT6 (Prop_lut6_I5_O)        0.124   200.799 r  VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_68_comp/O
                         net (fo=1, routed)           0.658   201.457    VALUES/MEM/ch_out[6]_i_44_0
    SLICE_X28Y91         LUT6 (Prop_lut6_I2_O)        0.124   201.581 r  VALUES/MEM/ch_out[6]_i_61/O
                         net (fo=1, routed)           0.594   202.175    VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_24
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124   202.299 r  VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_44/O
                         net (fo=5, routed)           0.608   202.907    VALUES/MEM/a_disp_2[1]
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124   203.031 r  VALUES/MEM/ch_out[6]_i_26/O
                         net (fo=1, routed)           0.000   203.031    VALUES/MEM/ch_out[6]_i_26_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   203.674 r  VALUES/MEM/ch_out_reg[6]_i_8/O[3]
                         net (fo=2, routed)           0.951   204.625    VALUES/MEM/ch_out_reg[6]_i_8_n_4
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.307   204.932 r  VALUES/MEM/n_chains_out[12]_i_7/O
                         net (fo=1, routed)           0.000   204.932    VALUES/MEM/n_chains_out[12]_i_7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   205.510 r  VALUES/MEM/n_chains_out_reg[12]_i_3/O[2]
                         net (fo=1, routed)           0.721   206.231    VALUES/MEM/VALUE_CODIFIER/C[9]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941   207.172 r  VALUES/MEM/n_chains_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.580   207.753    VALUES/MEM/n_chains_out_reg[12]_i_2_n_4
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704   208.457 r  VALUES/MEM/n_chains_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   208.457    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_0[0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235   208.692 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[0]
                         net (fo=2, routed)           0.637   209.328    VALUES/MEM/n_chains_out_reg[16]_3[8]
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516   201.519    VALUES/MEM/clk_out1
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[13]/C
                         clock pessimism              0.000   201.519    
                         clock uncertainty           -0.665   200.855    
    SLICE_X28Y89         FDCE (Setup_fdce_C_D)       -0.278   200.577    VALUES/MEM/n_chains_out_reg[13]
  -------------------------------------------------------------------
                         required time                        200.577    
                         arrival time                        -209.328    
  -------------------------------------------------------------------
                         slack                                 -8.752    

Slack (VIOLATED) :        -8.483ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/freq_div_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        14.168ns  (logic 6.641ns (46.875%)  route 7.527ns (53.125%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 201.519 - 200.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 195.222 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619   195.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456   195.678 r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284   195.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124   196.086 r  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          1.004   197.090    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124   197.214 r  VALUES/MEM/g0_b6__2_i_15/O
                         net (fo=1, routed)           0.000   197.214    VALUES/MEM/g0_b6__2_i_15_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.212   197.426 r  VALUES/MEM/g0_b6__2_i_7/O
                         net (fo=25, routed)          1.266   198.692    VALUES/MEM/b_disp_3[3]
    SLICE_X11Y83         LUT3 (Prop_lut3_I2_O)        0.299   198.991 r  VALUES/MEM/n_chains_out[8]_i_19_comp_2/O
                         net (fo=1, routed)           0.407   199.398    VALUES/DEBOUNCER_BTNs/n_chains_out[8]_i_20_0_repN_2_alias
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124   199.522 r  VALUES/DEBOUNCER_BTNs/n_chains_out[16]_i_92_comp/O
                         net (fo=1, routed)           0.617   200.139    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_44_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124   200.263 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_71_comp/O
                         net (fo=2, routed)           0.663   200.926    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_71_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I2_O)        0.124   201.050 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_43/O
                         net (fo=1, routed)           0.000   201.050    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_43_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   201.430 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000   201.430    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   201.684 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827   202.511    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827   203.338 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684   204.022    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302   204.324 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000   204.324    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   204.700 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000   204.700    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   204.919 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765   205.684    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873   206.557 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446   207.004    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881   207.885 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562   208.447    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942   209.389 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[3]
                         net (fo=2, routed)           0.000   209.389    VALUES/MEM/n_chains_out_reg[16]_3[11]
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516   201.519    VALUES/MEM/clk_out1
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[16]/C
                         clock pessimism              0.000   201.519    
                         clock uncertainty           -0.665   200.855    
    SLICE_X29Y89         FDCE (Setup_fdce_C_D)        0.051   200.906    VALUES/MEM/freq_div_out_reg[16]
  -------------------------------------------------------------------
                         required time                        200.906    
                         arrival time                        -209.389    
  -------------------------------------------------------------------
                         slack                                 -8.483    

Slack (VIOLATED) :        -8.423ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/freq_div_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        14.108ns  (logic 6.581ns (46.649%)  route 7.527ns (53.351%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 201.519 - 200.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 195.222 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619   195.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456   195.678 r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284   195.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124   196.086 r  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          1.004   197.090    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124   197.214 r  VALUES/MEM/g0_b6__2_i_15/O
                         net (fo=1, routed)           0.000   197.214    VALUES/MEM/g0_b6__2_i_15_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.212   197.426 r  VALUES/MEM/g0_b6__2_i_7/O
                         net (fo=25, routed)          1.266   198.692    VALUES/MEM/b_disp_3[3]
    SLICE_X11Y83         LUT3 (Prop_lut3_I2_O)        0.299   198.991 r  VALUES/MEM/n_chains_out[8]_i_19_comp_2/O
                         net (fo=1, routed)           0.407   199.398    VALUES/DEBOUNCER_BTNs/n_chains_out[8]_i_20_0_repN_2_alias
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124   199.522 r  VALUES/DEBOUNCER_BTNs/n_chains_out[16]_i_92_comp/O
                         net (fo=1, routed)           0.617   200.139    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_44_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124   200.263 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_71_comp/O
                         net (fo=2, routed)           0.663   200.926    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_71_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I2_O)        0.124   201.050 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_43/O
                         net (fo=1, routed)           0.000   201.050    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_43_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   201.430 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000   201.430    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   201.684 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827   202.511    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827   203.338 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684   204.022    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302   204.324 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000   204.324    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   204.700 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000   204.700    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   204.919 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765   205.684    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873   206.557 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446   207.004    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881   207.885 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562   208.447    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882   209.329 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[2]
                         net (fo=2, routed)           0.000   209.329    VALUES/MEM/n_chains_out_reg[16]_3[10]
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516   201.519    VALUES/MEM/clk_out1
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[15]/C
                         clock pessimism              0.000   201.519    
                         clock uncertainty           -0.665   200.855    
    SLICE_X29Y89         FDCE (Setup_fdce_C_D)        0.051   200.906    VALUES/MEM/freq_div_out_reg[15]
  -------------------------------------------------------------------
                         required time                        200.906    
                         arrival time                        -209.329    
  -------------------------------------------------------------------
                         slack                                 -8.423    

Slack (VIOLATED) :        -8.402ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        13.788ns  (logic 4.823ns (34.979%)  route 8.965ns (65.021%))
  Logic Levels:           15  (CARRY4=4 LUT2=3 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 201.517 - 200.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 195.222 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619   195.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456   195.678 f  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284   195.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124   196.086 f  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          0.625   196.710    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I1_O)        0.124   196.834 f  VALUES/MEM/g1_b6__1_i_64/O
                         net (fo=1, routed)           0.650   197.484    VALUES/MEM/g1_b6__1_i_64_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.124   197.608 f  VALUES/MEM/g1_b6__1_i_31/O
                         net (fo=1, routed)           0.564   198.172    VALUES/MEM/g1_b6__1_i_31_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124   198.296 r  VALUES/MEM/g1_b6__1_i_16/O
                         net (fo=1, routed)           0.310   198.606    VALUES/MEM/g1_b6__1_i_16_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124   198.730 r  VALUES/MEM/g1_b6__1_i_9/O
                         net (fo=7, routed)           0.996   199.726    VALUES/MEM/b_disp_2[0]
    SLICE_X9Y86          LUT2 (Prop_lut2_I0_O)        0.124   199.850 r  VALUES/MEM/ch_out[6]_i_67/O
                         net (fo=4, routed)           0.825   200.675    VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_67_n_0_alias
    SLICE_X29Y91         LUT6 (Prop_lut6_I5_O)        0.124   200.799 r  VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_68_comp/O
                         net (fo=1, routed)           0.658   201.457    VALUES/MEM/ch_out[6]_i_44_0
    SLICE_X28Y91         LUT6 (Prop_lut6_I2_O)        0.124   201.581 r  VALUES/MEM/ch_out[6]_i_61/O
                         net (fo=1, routed)           0.594   202.175    VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_24
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124   202.299 r  VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_44/O
                         net (fo=5, routed)           0.608   202.907    VALUES/MEM/a_disp_2[1]
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124   203.031 r  VALUES/MEM/ch_out[6]_i_26/O
                         net (fo=1, routed)           0.000   203.031    VALUES/MEM/ch_out[6]_i_26_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   203.674 r  VALUES/MEM/ch_out_reg[6]_i_8/O[3]
                         net (fo=2, routed)           0.951   204.625    VALUES/MEM/ch_out_reg[6]_i_8_n_4
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.307   204.932 r  VALUES/MEM/n_chains_out[12]_i_7/O
                         net (fo=1, routed)           0.000   204.932    VALUES/MEM/n_chains_out[12]_i_7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   205.510 r  VALUES/MEM/n_chains_out_reg[12]_i_3/O[2]
                         net (fo=1, routed)           0.721   206.231    VALUES/MEM/VALUE_CODIFIER/C[9]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941   207.172 r  VALUES/MEM/n_chains_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.580   207.753    VALUES/MEM/n_chains_out_reg[12]_i_2_n_4
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.658   208.411 r  VALUES/MEM/n_chains_out_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.599   209.010    VALUES/MEM/VALUE_CODIFIER/s_freq_div[12]
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.514   201.517    VALUES/MEM/clk_out1
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[12]/C
                         clock pessimism              0.000   201.517    
                         clock uncertainty           -0.665   200.853    
    SLICE_X30Y88         FDCE (Setup_fdce_C_D)       -0.245   200.608    VALUES/MEM/n_chains_out_reg[12]
  -------------------------------------------------------------------
                         required time                        200.608    
                         arrival time                        -209.010    
  -------------------------------------------------------------------
                         slack                                 -8.402    

Slack (VIOLATED) :        -8.292ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        13.686ns  (logic 4.719ns (34.480%)  route 8.967ns (65.520%))
  Logic Levels:           15  (CARRY4=4 LUT2=3 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 201.517 - 200.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 195.222 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619   195.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456   195.678 f  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284   195.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124   196.086 f  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          0.625   196.710    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I1_O)        0.124   196.834 f  VALUES/MEM/g1_b6__1_i_64/O
                         net (fo=1, routed)           0.650   197.484    VALUES/MEM/g1_b6__1_i_64_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.124   197.608 f  VALUES/MEM/g1_b6__1_i_31/O
                         net (fo=1, routed)           0.564   198.172    VALUES/MEM/g1_b6__1_i_31_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124   198.296 r  VALUES/MEM/g1_b6__1_i_16/O
                         net (fo=1, routed)           0.310   198.606    VALUES/MEM/g1_b6__1_i_16_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124   198.730 r  VALUES/MEM/g1_b6__1_i_9/O
                         net (fo=7, routed)           0.996   199.726    VALUES/MEM/b_disp_2[0]
    SLICE_X9Y86          LUT2 (Prop_lut2_I0_O)        0.124   199.850 r  VALUES/MEM/ch_out[6]_i_67/O
                         net (fo=4, routed)           0.825   200.675    VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_67_n_0_alias
    SLICE_X29Y91         LUT6 (Prop_lut6_I5_O)        0.124   200.799 r  VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_68_comp/O
                         net (fo=1, routed)           0.658   201.457    VALUES/MEM/ch_out[6]_i_44_0
    SLICE_X28Y91         LUT6 (Prop_lut6_I2_O)        0.124   201.581 r  VALUES/MEM/ch_out[6]_i_61/O
                         net (fo=1, routed)           0.594   202.175    VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_24
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124   202.299 r  VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_44/O
                         net (fo=5, routed)           0.608   202.907    VALUES/MEM/a_disp_2[1]
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124   203.031 r  VALUES/MEM/ch_out[6]_i_26/O
                         net (fo=1, routed)           0.000   203.031    VALUES/MEM/ch_out[6]_i_26_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   203.674 r  VALUES/MEM/ch_out_reg[6]_i_8/O[3]
                         net (fo=2, routed)           0.951   204.625    VALUES/MEM/ch_out_reg[6]_i_8_n_4
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.307   204.932 r  VALUES/MEM/n_chains_out[12]_i_7/O
                         net (fo=1, routed)           0.000   204.932    VALUES/MEM/n_chains_out[12]_i_7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   205.510 r  VALUES/MEM/n_chains_out_reg[12]_i_3/O[2]
                         net (fo=1, routed)           0.721   206.231    VALUES/MEM/VALUE_CODIFIER/C[9]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941   207.172 r  VALUES/MEM/n_chains_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.580   207.753    VALUES/MEM/n_chains_out_reg[12]_i_2_n_4
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554   208.307 r  VALUES/MEM/n_chains_out_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.601   208.908    VALUES/MEM/VALUE_CODIFIER/s_freq_div[11]
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.514   201.517    VALUES/MEM/clk_out1
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[11]/C
                         clock pessimism              0.000   201.517    
                         clock uncertainty           -0.665   200.853    
    SLICE_X30Y88         FDCE (Setup_fdce_C_D)       -0.237   200.616    VALUES/MEM/n_chains_out_reg[11]
  -------------------------------------------------------------------
                         required time                        200.616    
                         arrival time                        -208.908    
  -------------------------------------------------------------------
                         slack                                 -8.292    

Slack (VIOLATED) :        -8.070ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/freq_div_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        13.755ns  (logic 6.228ns (45.279%)  route 7.527ns (54.721%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 201.519 - 200.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 195.222 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619   195.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456   195.678 r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284   195.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124   196.086 r  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          1.004   197.090    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124   197.214 r  VALUES/MEM/g0_b6__2_i_15/O
                         net (fo=1, routed)           0.000   197.214    VALUES/MEM/g0_b6__2_i_15_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.212   197.426 r  VALUES/MEM/g0_b6__2_i_7/O
                         net (fo=25, routed)          1.266   198.692    VALUES/MEM/b_disp_3[3]
    SLICE_X11Y83         LUT3 (Prop_lut3_I2_O)        0.299   198.991 r  VALUES/MEM/n_chains_out[8]_i_19_comp_2/O
                         net (fo=1, routed)           0.407   199.398    VALUES/DEBOUNCER_BTNs/n_chains_out[8]_i_20_0_repN_2_alias
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124   199.522 r  VALUES/DEBOUNCER_BTNs/n_chains_out[16]_i_92_comp/O
                         net (fo=1, routed)           0.617   200.139    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_44_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124   200.263 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_71_comp/O
                         net (fo=2, routed)           0.663   200.926    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_71_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I2_O)        0.124   201.050 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_43/O
                         net (fo=1, routed)           0.000   201.050    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_43_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   201.430 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000   201.430    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   201.684 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827   202.511    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827   203.338 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684   204.022    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302   204.324 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000   204.324    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   204.700 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000   204.700    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   204.919 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765   205.684    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873   206.557 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446   207.004    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881   207.885 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562   208.447    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529   208.976 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[1]
                         net (fo=2, routed)           0.000   208.976    VALUES/MEM/n_chains_out_reg[16]_3[9]
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516   201.519    VALUES/MEM/clk_out1
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[14]/C
                         clock pessimism              0.000   201.519    
                         clock uncertainty           -0.665   200.855    
    SLICE_X29Y89         FDCE (Setup_fdce_C_D)        0.051   200.906    VALUES/MEM/freq_div_out_reg[14]
  -------------------------------------------------------------------
                         required time                        200.906    
                         arrival time                        -208.976    
  -------------------------------------------------------------------
                         slack                                 -8.070    

Slack (VIOLATED) :        -7.856ns  (required time - arrival time)
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@190.000ns)
  Data Path Delay:        13.284ns  (logic 4.634ns (34.884%)  route 8.650ns (65.116%))
  Logic Levels:           15  (CARRY4=4 LUT2=3 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 201.517 - 200.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 195.222 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    190.000   190.000 r  
    E3                                                0.000   190.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   190.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619   195.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456   195.678 f  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284   195.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124   196.086 f  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          0.625   196.710    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I1_O)        0.124   196.834 f  VALUES/MEM/g1_b6__1_i_64/O
                         net (fo=1, routed)           0.650   197.484    VALUES/MEM/g1_b6__1_i_64_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.124   197.608 f  VALUES/MEM/g1_b6__1_i_31/O
                         net (fo=1, routed)           0.564   198.172    VALUES/MEM/g1_b6__1_i_31_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124   198.296 r  VALUES/MEM/g1_b6__1_i_16/O
                         net (fo=1, routed)           0.310   198.606    VALUES/MEM/g1_b6__1_i_16_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124   198.730 r  VALUES/MEM/g1_b6__1_i_9/O
                         net (fo=7, routed)           0.996   199.726    VALUES/MEM/b_disp_2[0]
    SLICE_X9Y86          LUT2 (Prop_lut2_I0_O)        0.124   199.850 r  VALUES/MEM/ch_out[6]_i_67/O
                         net (fo=4, routed)           0.825   200.675    VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_67_n_0_alias
    SLICE_X29Y91         LUT6 (Prop_lut6_I5_O)        0.124   200.799 r  VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_68_comp/O
                         net (fo=1, routed)           0.658   201.457    VALUES/MEM/ch_out[6]_i_44_0
    SLICE_X28Y91         LUT6 (Prop_lut6_I2_O)        0.124   201.581 r  VALUES/MEM/ch_out[6]_i_61/O
                         net (fo=1, routed)           0.594   202.175    VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_24
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124   202.299 r  VALUES/CONTROL_CONFIGURATOR/ch_out[6]_i_44/O
                         net (fo=5, routed)           0.608   202.907    VALUES/MEM/a_disp_2[1]
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124   203.031 r  VALUES/MEM/ch_out[6]_i_26/O
                         net (fo=1, routed)           0.000   203.031    VALUES/MEM/ch_out[6]_i_26_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   203.674 r  VALUES/MEM/ch_out_reg[6]_i_8/O[3]
                         net (fo=2, routed)           0.951   204.625    VALUES/MEM/ch_out_reg[6]_i_8_n_4
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.307   204.932 r  VALUES/MEM/n_chains_out[12]_i_7/O
                         net (fo=1, routed)           0.000   204.932    VALUES/MEM/n_chains_out[12]_i_7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   205.510 r  VALUES/MEM/n_chains_out_reg[12]_i_3/O[2]
                         net (fo=1, routed)           0.721   206.231    VALUES/MEM/VALUE_CODIFIER/C[9]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881   207.112 r  VALUES/MEM/n_chains_out_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.296   207.408    VALUES/MEM/n_chains_out_reg[12]_i_2_n_5
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529   207.937 r  VALUES/MEM/n_chains_out_reg[12]_i_1/O[1]
                         net (fo=2, routed)           0.569   208.506    VALUES/MEM/VALUE_CODIFIER/s_freq_div[10]
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.514   201.517    VALUES/MEM/clk_out1
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[10]/C
                         clock pessimism              0.000   201.517    
                         clock uncertainty           -0.665   200.853    
    SLICE_X30Y88         FDCE (Setup_fdce_C_D)       -0.203   200.650    VALUES/MEM/n_chains_out_reg[10]
  -------------------------------------------------------------------
                         required time                        200.650    
                         arrival time                        -208.506    
  -------------------------------------------------------------------
                         slack                                 -7.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.606%)  route 0.138ns (49.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.558     1.477    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y76         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  VALUES/ERROR_CHECK/num_errors_reg_reg[8]/Q
                         net (fo=5, routed)           0.138     1.756    VALUES/MEM/num_errors_in[8]
    SLICE_X38Y75         FDCE                                         r  VALUES/MEM/num_errors_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.822     0.824    VALUES/MEM/clk_out1
    SLICE_X38Y75         FDCE                                         r  VALUES/MEM/num_errors_out_reg[8]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.665     1.488    
    SLICE_X38Y75         FDCE (Hold_fdce_C_D)         0.063     1.551    VALUES/MEM/num_errors_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.066%)  route 0.146ns (50.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.560     1.479    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y77         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  VALUES/ERROR_CHECK/num_errors_reg_reg[12]/Q
                         net (fo=5, routed)           0.146     1.767    VALUES/MEM/num_errors_in[12]
    SLICE_X36Y75         FDCE                                         r  VALUES/MEM/num_errors_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.823     0.825    VALUES/MEM/clk_out1
    SLICE_X36Y75         FDCE                                         r  VALUES/MEM/num_errors_out_reg[12]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.665     1.489    
    SLICE_X36Y75         FDCE (Hold_fdce_C_D)         0.070     1.559    VALUES/MEM/num_errors_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.421%)  route 0.199ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.558     1.477    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y76         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  VALUES/ERROR_CHECK/num_errors_reg_reg[10]/Q
                         net (fo=5, routed)           0.199     1.818    VALUES/MEM/num_errors_in[10]
    SLICE_X39Y75         FDCE                                         r  VALUES/MEM/num_errors_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.822     0.824    VALUES/MEM/clk_out1
    SLICE_X39Y75         FDCE                                         r  VALUES/MEM/num_errors_out_reg[10]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.665     1.488    
    SLICE_X39Y75         FDCE (Hold_fdce_C_D)         0.070     1.558    VALUES/MEM/num_errors_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.421%)  route 0.199ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.560     1.479    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y78         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  VALUES/ERROR_CHECK/num_errors_reg_reg[18]/Q
                         net (fo=5, routed)           0.199     1.820    VALUES/MEM/num_errors_in[18]
    SLICE_X38Y77         FDCE                                         r  VALUES/MEM/num_errors_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.825     0.827    VALUES/MEM/clk_out1
    SLICE_X38Y77         FDCE                                         r  VALUES/MEM/num_errors_out_reg[18]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.665     1.491    
    SLICE_X38Y77         FDCE (Hold_fdce_C_D)         0.059     1.550    VALUES/MEM/num_errors_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.421%)  route 0.199ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.561     1.480    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y79         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  VALUES/ERROR_CHECK/num_errors_reg_reg[22]/Q
                         net (fo=5, routed)           0.199     1.821    VALUES/MEM/num_errors_in[22]
    SLICE_X38Y78         FDCE                                         r  VALUES/MEM/num_errors_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.826     0.828    VALUES/MEM/clk_out1
    SLICE_X38Y78         FDCE                                         r  VALUES/MEM/num_errors_out_reg[22]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.665     1.492    
    SLICE_X38Y78         FDCE (Hold_fdce_C_D)         0.059     1.551    VALUES/MEM/num_errors_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 VALUES/ERROR_CHECK/p_errors_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/p_errors_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.371%)  route 0.208ns (59.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.483    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X36Y82         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  VALUES/ERROR_CHECK/p_errors_reg_reg[4]/Q
                         net (fo=1, routed)           0.208     1.833    VALUES/MEM/p_errors_in[4]
    SLICE_X37Y81         FDCE                                         r  VALUES/MEM/p_errors_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.830     0.832    VALUES/MEM/clk_out1
    SLICE_X37Y81         FDCE                                         r  VALUES/MEM/p_errors_out_reg[4]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.665     1.496    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.066     1.562    VALUES/MEM/p_errors_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.313%)  route 0.200ns (58.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.560     1.479    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y77         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  VALUES/ERROR_CHECK/num_errors_reg_reg[13]/Q
                         net (fo=5, routed)           0.200     1.821    VALUES/MEM/num_errors_in[13]
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.823     0.825    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[13]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.665     1.489    
    SLICE_X38Y76         FDCE (Hold_fdce_C_D)         0.059     1.548    VALUES/MEM/num_errors_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.554%)  route 0.207ns (59.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.558     1.477    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y76         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  VALUES/ERROR_CHECK/num_errors_reg_reg[9]/Q
                         net (fo=5, routed)           0.207     1.825    VALUES/MEM/num_errors_in[9]
    SLICE_X38Y75         FDCE                                         r  VALUES/MEM/num_errors_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.822     0.824    VALUES/MEM/clk_out1
    SLICE_X38Y75         FDCE                                         r  VALUES/MEM/num_errors_out_reg[9]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.665     1.488    
    SLICE_X38Y75         FDCE (Hold_fdce_C_D)         0.063     1.551    VALUES/MEM/num_errors_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.342%)  route 0.209ns (59.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.557     1.476    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y74         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  VALUES/ERROR_CHECK/num_errors_reg_reg[3]/Q
                         net (fo=5, routed)           0.209     1.826    VALUES/MEM/num_errors_in[3]
    SLICE_X38Y74         FDCE                                         r  VALUES/MEM/num_errors_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.822     0.824    VALUES/MEM/clk_out1
    SLICE_X38Y74         FDCE                                         r  VALUES/MEM/num_errors_out_reg[3]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.665     1.488    
    SLICE_X38Y74         FDCE (Hold_fdce_C_D)         0.063     1.551    VALUES/MEM/num_errors_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 VALUES/ERROR_CHECK/num_errors_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.912%)  route 0.204ns (59.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.557     1.476    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y75         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  VALUES/ERROR_CHECK/num_errors_reg_reg[5]/Q
                         net (fo=5, routed)           0.204     1.821    VALUES/MEM/num_errors_in[5]
    SLICE_X38Y75         FDCE                                         r  VALUES/MEM/num_errors_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.822     0.824    VALUES/MEM/clk_out1
    SLICE_X38Y75         FDCE                                         r  VALUES/MEM/num_errors_out_reg[5]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.665     1.488    
    SLICE_X38Y75         FDCE (Hold_fdce_C_D)         0.052     1.540    VALUES/MEM/num_errors_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :          160  Failing Endpoints,  Worst Slack      -93.405ns,  Total Violation     -940.780ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -93.405ns  (required time - arrival time)
  Source:                 VALUES/MEM/ch_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/bit_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        106.072ns  (logic 54.515ns (51.394%)  route 51.557ns (48.606%))
  Logic Levels:           245  (CARRY4=197 LUT2=2 LUT3=4 LUT4=2 LUT5=29 LUT6=11)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.642     1.644    VALUES/MEM/clk_out1
    SLICE_X11Y88         FDCE                                         r  VALUES/MEM/ch_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDCE (Prop_fdce_C_Q)         0.456     2.100 r  VALUES/MEM/ch_out_reg[2]/Q
                         net (fo=42, routed)          1.338     3.438    VALUES/MEM/ch_s2[2]
    SLICE_X11Y89         LUT4 (Prop_lut4_I3_O)        0.124     3.562 r  VALUES/MEM/bit_reg_i_195_comp/O
                         net (fo=1, routed)           1.171     4.733    VALUES/MEM/bit_reg_i_195_n_0_repN
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124     4.857 r  VALUES/MEM/bit_reg_i_53_comp/O
                         net (fo=23, routed)          0.842     5.699    VALUES/MEM/ch_out_reg[4]_2[0]
    SLICE_X13Y89         LUT6 (Prop_lut6_I2_O)        0.124     5.823 r  VALUES/MEM/bit_reg_i_306_comp/O
                         net (fo=1, routed)           0.922     6.745    VALUES/MEM/bit_reg_i_306_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.382 r  VALUES/MEM/bit_reg_reg_i_205/CO[3]
                         net (fo=1, routed)           0.000     7.382    VALUES/MEM/bit_reg_reg_i_205_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.499 r  VALUES/MEM/bit_reg_reg_i_129/CO[3]
                         net (fo=12, routed)          1.338     8.837    VALUES/MEM/bit_reg_reg_i_129_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.961 r  VALUES/MEM/bit_reg_i_292__0/O
                         net (fo=1, routed)           0.000     8.961    VALUES/MEM/bit_reg_i_292__0_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.474 r  VALUES/MEM/bit_reg_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     9.474    VALUES/MEM/bit_reg_reg_i_196_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.728 r  VALUES/MEM/bit_reg_reg_i_120/CO[0]
                         net (fo=12, routed)          0.950    10.678    VALUES/MEM/bit_reg_reg_i_120_n_3
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.367    11.045 r  VALUES/MEM/bit_reg_i_360__0/O
                         net (fo=1, routed)           0.000    11.045    VALUES/MEM/bit_reg_i_360__0_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.578 r  VALUES/MEM/bit_reg_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.578    VALUES/MEM/bit_reg_reg_i_298_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.832 r  VALUES/MEM/bit_reg_reg_i_203/CO[0]
                         net (fo=11, routed)          1.148    12.980    VALUES/MEM/bit_reg_reg_i_203_n_3
    SLICE_X8Y91          LUT5 (Prop_lut5_I3_O)        0.367    13.347 r  VALUES/MEM/bit_reg_i_345__0/O
                         net (fo=1, routed)           0.000    13.347    VALUES/MEM/bit_reg_i_345__0_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.723 r  VALUES/MEM/bit_reg_reg_i_260/CO[3]
                         net (fo=1, routed)           0.000    13.723    VALUES/MEM/bit_reg_reg_i_260_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.840 r  VALUES/MEM/bit_reg_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    13.840    VALUES/MEM/bit_reg_reg_i_259_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.094 r  VALUES/MEM/bit_reg_reg_i_204/CO[0]
                         net (fo=12, routed)          0.875    14.970    VALUES/MEM/bit_reg_reg_i_204_n_3
    SLICE_X9Y91          LUT2 (Prop_lut2_I1_O)        0.367    15.337 r  VALUES/MEM/bit_reg_i_339__0/O
                         net (fo=1, routed)           0.000    15.337    VALUES/MEM/bit_reg_i_339__0_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.887 r  VALUES/MEM/bit_reg_reg_i_252/CO[3]
                         net (fo=1, routed)           0.000    15.887    VALUES/MEM/bit_reg_reg_i_252_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.001 r  VALUES/MEM/bit_reg_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.001    VALUES/MEM/bit_reg_reg_i_161_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.272 r  VALUES/MEM/bit_reg_reg_i_160/CO[0]
                         net (fo=12, routed)          1.195    17.467    VALUES/MEM/bit_reg_reg_i_160_n_3
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.373    17.840 r  VALUES/MEM/bit_reg_i_257/O
                         net (fo=1, routed)           0.000    17.840    VALUES/MEM/bit_reg_i_257_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.372 r  VALUES/MEM/bit_reg_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    18.372    VALUES/MEM/bit_reg_reg_i_159_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.486 f  VALUES/MEM/bit_reg_reg_i_104/CO[3]
                         net (fo=5, routed)           1.475    19.960    VALUES/MEM/bit_reg_reg_i_104_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.124    20.084 r  VALUES/MEM/bit_reg_i_44__0/O
                         net (fo=38, routed)          0.902    20.986    VALUES/ERROR_CHECK/bit_reg_i_1159__0_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I0_O)        0.124    21.110 r  VALUES/ERROR_CHECK/bit_reg_i_1162/O
                         net (fo=1, routed)           0.000    21.110    VALUES/MEM/bit_reg_reg_i_1127_0[0]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.642 r  VALUES/MEM/bit_reg_reg_i_1144/CO[3]
                         net (fo=1, routed)           0.000    21.642    VALUES/MEM/bit_reg_reg_i_1144_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.756 r  VALUES/MEM/bit_reg_reg_i_1149/CO[3]
                         net (fo=1, routed)           0.001    21.757    VALUES/MEM/bit_reg_reg_i_1149_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.028 r  VALUES/MEM/bit_reg_reg_i_1141/CO[0]
                         net (fo=12, routed)          0.648    22.675    VALUES/ERROR_CHECK/bit_reg_reg_i_1127[0]
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.373    23.048 r  VALUES/ERROR_CHECK/bit_reg_i_1148__0/O
                         net (fo=1, routed)           0.000    23.048    VALUES/MEM/bit_reg_reg_i_1108_0[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.598 r  VALUES/MEM/bit_reg_reg_i_1127/CO[3]
                         net (fo=1, routed)           0.001    23.599    VALUES/MEM/bit_reg_reg_i_1127_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.713 r  VALUES/MEM/bit_reg_reg_i_1136/CO[3]
                         net (fo=1, routed)           0.000    23.713    VALUES/MEM/bit_reg_reg_i_1136_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.941 r  VALUES/MEM/bit_reg_reg_i_1123/CO[2]
                         net (fo=14, routed)          0.657    24.598    VALUES/ERROR_CHECK/bit_reg_reg_i_1108[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I1_O)        0.313    24.911 r  VALUES/ERROR_CHECK/bit_reg_i_1131/O
                         net (fo=1, routed)           0.000    24.911    VALUES/MEM/bit_reg_reg_i_1092_0[0]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.444 r  VALUES/MEM/bit_reg_reg_i_1108/CO[3]
                         net (fo=1, routed)           0.000    25.444    VALUES/MEM/bit_reg_reg_i_1108_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  VALUES/MEM/bit_reg_reg_i_1114/CO[3]
                         net (fo=1, routed)           0.001    25.562    VALUES/MEM/bit_reg_reg_i_1114_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.679 r  VALUES/MEM/bit_reg_reg_i_1107/CO[3]
                         net (fo=16, routed)          1.135    26.814    VALUES/ERROR_CHECK/bit_reg_reg_i_1092[0]
    SLICE_X2Y94          LUT5 (Prop_lut5_I1_O)        0.124    26.938 r  VALUES/ERROR_CHECK/bit_reg_i_1112/O
                         net (fo=1, routed)           0.000    26.938    VALUES/MEM/bit_reg_reg_i_1075_0[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.471 r  VALUES/MEM/bit_reg_reg_i_1092/CO[3]
                         net (fo=1, routed)           0.000    27.471    VALUES/MEM/bit_reg_reg_i_1092_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.588 r  VALUES/MEM/bit_reg_reg_i_1097/CO[3]
                         net (fo=1, routed)           0.000    27.588    VALUES/MEM/bit_reg_reg_i_1097_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.705 r  VALUES/MEM/bit_reg_reg_i_1106/CO[3]
                         net (fo=1, routed)           0.000    27.705    VALUES/MEM/bit_reg_reg_i_1106_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.959 r  VALUES/MEM/bit_reg_reg_i_1090/CO[0]
                         net (fo=18, routed)          0.801    28.760    VALUES/ERROR_CHECK/bit_reg_reg_i_1075[0]
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.367    29.127 r  VALUES/ERROR_CHECK/bit_reg_i_1096/O
                         net (fo=1, routed)           0.000    29.127    VALUES/MEM/bit_reg_reg_i_1049_0[0]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.677 r  VALUES/MEM/bit_reg_reg_i_1075/CO[3]
                         net (fo=1, routed)           0.000    29.677    VALUES/MEM/bit_reg_reg_i_1075_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.791 r  VALUES/MEM/bit_reg_reg_i_1080/CO[3]
                         net (fo=1, routed)           0.000    29.791    VALUES/MEM/bit_reg_reg_i_1080_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.905 r  VALUES/MEM/bit_reg_reg_i_1089/CO[3]
                         net (fo=1, routed)           0.000    29.905    VALUES/MEM/bit_reg_reg_i_1089_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.062 r  VALUES/MEM/bit_reg_reg_i_1072/CO[1]
                         net (fo=20, routed)          0.893    30.955    VALUES/ERROR_CHECK/bit_reg_reg_i_1049[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.329    31.284 r  VALUES/ERROR_CHECK/bit_reg_i_1079/O
                         net (fo=1, routed)           0.000    31.284    VALUES/MEM/bit_reg_reg_i_1024_0[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.834 r  VALUES/MEM/bit_reg_reg_i_1049/CO[3]
                         net (fo=1, routed)           0.000    31.834    VALUES/MEM/bit_reg_reg_i_1049_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.948 r  VALUES/MEM/bit_reg_reg_i_1058/CO[3]
                         net (fo=1, routed)           0.000    31.948    VALUES/MEM/bit_reg_reg_i_1058_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.062 r  VALUES/MEM/bit_reg_reg_i_1071/CO[3]
                         net (fo=1, routed)           0.000    32.062    VALUES/MEM/bit_reg_reg_i_1071_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.290 r  VALUES/MEM/bit_reg_reg_i_1045/CO[2]
                         net (fo=22, routed)          0.629    32.919    VALUES/ERROR_CHECK/bit_reg_reg_i_1024[0]
    SLICE_X5Y90          LUT5 (Prop_lut5_I1_O)        0.313    33.232 r  VALUES/ERROR_CHECK/bit_reg_i_1053/O
                         net (fo=1, routed)           0.000    33.232    VALUES/MEM/bit_reg_reg_i_1003_0[0]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.782 r  VALUES/MEM/bit_reg_reg_i_1024/CO[3]
                         net (fo=1, routed)           0.000    33.782    VALUES/MEM/bit_reg_reg_i_1024_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  VALUES/MEM/bit_reg_reg_i_1030/CO[3]
                         net (fo=1, routed)           0.000    33.896    VALUES/MEM/bit_reg_reg_i_1030_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  VALUES/MEM/bit_reg_reg_i_1044/CO[3]
                         net (fo=1, routed)           0.000    34.010    VALUES/MEM/bit_reg_reg_i_1044_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  VALUES/MEM/bit_reg_reg_i_1023/CO[3]
                         net (fo=24, routed)          1.121    35.245    VALUES/MEM/bit_reg_i_1048_0[0]
    SLICE_X4Y96          LUT3 (Prop_lut3_I1_O)        0.124    35.369 r  VALUES/MEM/bit_reg_i_1033/O
                         net (fo=1, routed)           0.000    35.369    VALUES/MEM/bit_reg_i_1033_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.919 r  VALUES/MEM/bit_reg_reg_i_1008/CO[3]
                         net (fo=1, routed)           0.000    35.919    VALUES/MEM/bit_reg_reg_i_1008_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.033 r  VALUES/MEM/bit_reg_reg_i_1039/CO[3]
                         net (fo=1, routed)           0.000    36.033    VALUES/MEM/bit_reg_reg_i_1039_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.147 r  VALUES/MEM/bit_reg_reg_i_1022/CO[3]
                         net (fo=1, routed)           0.000    36.147    VALUES/MEM/bit_reg_reg_i_1022_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.418 r  VALUES/MEM/bit_reg_reg_i_1001/CO[0]
                         net (fo=26, routed)          1.070    37.488    VALUES/ERROR_CHECK/bit_reg_reg_i_977[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I1_O)        0.373    37.861 r  VALUES/ERROR_CHECK/bit_reg_i_1007/O
                         net (fo=1, routed)           0.000    37.861    VALUES/MEM/bit_reg_reg_i_945_0[0]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.411 r  VALUES/MEM/bit_reg_reg_i_977/CO[3]
                         net (fo=1, routed)           0.000    38.411    VALUES/MEM/bit_reg_reg_i_977_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.525 r  VALUES/MEM/bit_reg_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    38.525    VALUES/MEM/bit_reg_reg_i_982_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.639 r  VALUES/MEM/bit_reg_reg_i_1017/CO[3]
                         net (fo=1, routed)           0.000    38.639    VALUES/MEM/bit_reg_reg_i_1017_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.753 r  VALUES/MEM/bit_reg_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    38.753    VALUES/MEM/bit_reg_reg_i_1000_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.910 r  VALUES/MEM/bit_reg_reg_i_974/CO[1]
                         net (fo=28, routed)          1.205    40.115    VALUES/ERROR_CHECK/bit_reg_reg_i_945[0]
    SLICE_X6Y89          LUT5 (Prop_lut5_I1_O)        0.329    40.444 r  VALUES/ERROR_CHECK/bit_reg_i_981/O
                         net (fo=1, routed)           0.000    40.444    VALUES/MEM/bit_reg_reg_i_915_0[0]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.977 r  VALUES/MEM/bit_reg_reg_i_945/CO[3]
                         net (fo=1, routed)           0.000    40.977    VALUES/MEM/bit_reg_reg_i_945_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.094 r  VALUES/MEM/bit_reg_reg_i_954/CO[3]
                         net (fo=1, routed)           0.000    41.094    VALUES/MEM/bit_reg_reg_i_954_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.211 r  VALUES/MEM/bit_reg_reg_i_995/CO[3]
                         net (fo=1, routed)           0.000    41.211    VALUES/MEM/bit_reg_reg_i_995_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.328 r  VALUES/MEM/bit_reg_reg_i_973/CO[3]
                         net (fo=1, routed)           0.000    41.328    VALUES/MEM/bit_reg_reg_i_973_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.557 r  VALUES/MEM/bit_reg_reg_i_941/CO[2]
                         net (fo=30, routed)          0.902    42.459    VALUES/MEM/bit_reg_i_976_0[0]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.310    42.769 r  VALUES/MEM/bit_reg_i_956/O
                         net (fo=1, routed)           0.000    42.769    VALUES/MEM/bit_reg_i_956_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.167 r  VALUES/MEM/bit_reg_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    43.167    VALUES/MEM/bit_reg_reg_i_921_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.281 r  VALUES/MEM/bit_reg_reg_i_968/CO[3]
                         net (fo=1, routed)           0.000    43.281    VALUES/MEM/bit_reg_reg_i_968_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.395 r  VALUES/MEM/bit_reg_reg_i_940/CO[3]
                         net (fo=1, routed)           0.000    43.395    VALUES/MEM/bit_reg_reg_i_940_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.509 r  VALUES/MEM/bit_reg_reg_i_914/CO[3]
                         net (fo=32, routed)          1.182    44.691    VALUES/ERROR_CHECK/bit_reg_reg_i_885[0]
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.124    44.815 r  VALUES/ERROR_CHECK/bit_reg_i_919/O
                         net (fo=1, routed)           0.000    44.815    VALUES/MEM/bit_reg_reg_i_853_0[0]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.348 r  VALUES/MEM/bit_reg_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    45.348    VALUES/MEM/bit_reg_reg_i_885_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.465 r  VALUES/MEM/bit_reg_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    45.465    VALUES/MEM/bit_reg_reg_i_890_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.582 r  VALUES/MEM/bit_reg_reg_i_963/CO[3]
                         net (fo=1, routed)           0.000    45.582    VALUES/MEM/bit_reg_reg_i_963_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.699 r  VALUES/MEM/bit_reg_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    45.699    VALUES/MEM/bit_reg_reg_i_935_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.816 r  VALUES/MEM/bit_reg_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    45.816    VALUES/MEM/bit_reg_reg_i_913_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.070 r  VALUES/MEM/bit_reg_reg_i_883/CO[0]
                         net (fo=34, routed)          1.122    47.192    VALUES/ERROR_CHECK/bit_reg_reg_i_853[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I1_O)        0.367    47.559 r  VALUES/ERROR_CHECK/bit_reg_i_889/O
                         net (fo=1, routed)           0.000    47.559    VALUES/MEM/bit_reg_reg_i_816_0[0]
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.109 r  VALUES/MEM/bit_reg_reg_i_853/CO[3]
                         net (fo=1, routed)           0.000    48.109    VALUES/MEM/bit_reg_reg_i_853_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.223 r  VALUES/MEM/bit_reg_reg_i_858/CO[3]
                         net (fo=1, routed)           0.000    48.223    VALUES/MEM/bit_reg_reg_i_858_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.337 r  VALUES/MEM/bit_reg_reg_i_930/CO[3]
                         net (fo=1, routed)           0.000    48.337    VALUES/MEM/bit_reg_reg_i_930_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.451 r  VALUES/MEM/bit_reg_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    48.451    VALUES/MEM/bit_reg_reg_i_908_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.565 r  VALUES/MEM/bit_reg_reg_i_882/CO[3]
                         net (fo=1, routed)           0.000    48.565    VALUES/MEM/bit_reg_reg_i_882_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.722 r  VALUES/MEM/bit_reg_reg_i_850/CO[1]
                         net (fo=36, routed)          0.996    49.717    VALUES/ERROR_CHECK/bit_reg_reg_i_816[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.329    50.046 r  VALUES/ERROR_CHECK/bit_reg_i_857/O
                         net (fo=1, routed)           0.000    50.046    VALUES/MEM/bit_reg_reg_i_777_0[0]
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.579 r  VALUES/MEM/bit_reg_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    50.579    VALUES/MEM/bit_reg_reg_i_816_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.696 r  VALUES/MEM/bit_reg_reg_i_825/CO[3]
                         net (fo=1, routed)           0.000    50.696    VALUES/MEM/bit_reg_reg_i_825_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.813 r  VALUES/MEM/bit_reg_reg_i_903/CO[3]
                         net (fo=1, routed)           0.000    50.813    VALUES/MEM/bit_reg_reg_i_903_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.930 r  VALUES/MEM/bit_reg_reg_i_877/CO[3]
                         net (fo=1, routed)           0.001    50.931    VALUES/MEM/bit_reg_reg_i_877_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.048 r  VALUES/MEM/bit_reg_reg_i_849/CO[3]
                         net (fo=1, routed)           0.000    51.048    VALUES/MEM/bit_reg_reg_i_849_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    51.277 r  VALUES/MEM/bit_reg_reg_i_812/CO[2]
                         net (fo=38, routed)          0.658    51.935    VALUES/MEM/bit_reg_i_852_0[0]
    SLICE_X11Y100        LUT3 (Prop_lut3_I1_O)        0.310    52.245 r  VALUES/MEM/bit_reg_i_828/O
                         net (fo=1, routed)           0.000    52.245    VALUES/MEM/bit_reg_i_828_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.795 r  VALUES/MEM/bit_reg_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    52.795    VALUES/MEM/bit_reg_reg_i_783_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.909 r  VALUES/MEM/bit_reg_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    52.909    VALUES/MEM/bit_reg_reg_i_872_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.023 r  VALUES/MEM/bit_reg_reg_i_844/CO[3]
                         net (fo=1, routed)           0.000    53.023    VALUES/MEM/bit_reg_reg_i_844_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.137 r  VALUES/MEM/bit_reg_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    53.137    VALUES/MEM/bit_reg_reg_i_811_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.251 r  VALUES/MEM/bit_reg_reg_i_776/CO[3]
                         net (fo=40, routed)          1.035    54.286    VALUES/ERROR_CHECK/bit_reg_reg_i_741[0]
    SLICE_X10Y102        LUT5 (Prop_lut5_I1_O)        0.124    54.410 r  VALUES/ERROR_CHECK/bit_reg_i_781/O
                         net (fo=1, routed)           0.000    54.410    VALUES/MEM/bit_reg_reg_i_704_0[0]
    SLICE_X10Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.943 r  VALUES/MEM/bit_reg_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    54.943    VALUES/MEM/bit_reg_reg_i_741_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.060 r  VALUES/MEM/bit_reg_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    55.060    VALUES/MEM/bit_reg_reg_i_746_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.177 r  VALUES/MEM/bit_reg_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    55.177    VALUES/MEM/bit_reg_reg_i_867_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.294 r  VALUES/MEM/bit_reg_reg_i_839/CO[3]
                         net (fo=1, routed)           0.000    55.294    VALUES/MEM/bit_reg_reg_i_839_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.411 r  VALUES/MEM/bit_reg_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    55.411    VALUES/MEM/bit_reg_reg_i_806_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.528 r  VALUES/MEM/bit_reg_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    55.528    VALUES/MEM/bit_reg_reg_i_775_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.782 r  VALUES/MEM/bit_reg_reg_i_739/CO[0]
                         net (fo=42, routed)          1.092    56.874    VALUES/ERROR_CHECK/bit_reg_reg_i_704[0]
    SLICE_X14Y101        LUT5 (Prop_lut5_I1_O)        0.367    57.241 r  VALUES/ERROR_CHECK/bit_reg_i_745/O
                         net (fo=1, routed)           0.000    57.241    VALUES/MEM/bit_reg_reg_i_658_0[0]
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.774 r  VALUES/MEM/bit_reg_reg_i_704/CO[3]
                         net (fo=1, routed)           0.000    57.774    VALUES/MEM/bit_reg_reg_i_704_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.891 r  VALUES/MEM/bit_reg_reg_i_709/CO[3]
                         net (fo=1, routed)           0.000    57.891    VALUES/MEM/bit_reg_reg_i_709_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.008 r  VALUES/MEM/bit_reg_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    58.008    VALUES/MEM/bit_reg_reg_i_834_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.125 r  VALUES/MEM/bit_reg_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    58.125    VALUES/MEM/bit_reg_reg_i_801_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.242 r  VALUES/MEM/bit_reg_reg_i_770/CO[3]
                         net (fo=1, routed)           0.000    58.242    VALUES/MEM/bit_reg_reg_i_770_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.359 r  VALUES/MEM/bit_reg_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    58.359    VALUES/MEM/bit_reg_reg_i_738_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.516 r  VALUES/MEM/bit_reg_reg_i_701/CO[1]
                         net (fo=44, routed)          1.305    59.821    VALUES/ERROR_CHECK/bit_reg_reg_i_658[0]
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.332    60.153 r  VALUES/ERROR_CHECK/bit_reg_i_708/O
                         net (fo=1, routed)           0.000    60.153    VALUES/MEM/bit_reg_reg_i_617_0[0]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.686 r  VALUES/MEM/bit_reg_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    60.686    VALUES/MEM/bit_reg_reg_i_658_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.803 r  VALUES/MEM/bit_reg_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.803    VALUES/MEM/bit_reg_reg_i_667_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.920 r  VALUES/MEM/bit_reg_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    60.920    VALUES/MEM/bit_reg_reg_i_796_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.037 r  VALUES/MEM/bit_reg_reg_i_765/CO[3]
                         net (fo=1, routed)           0.000    61.037    VALUES/MEM/bit_reg_reg_i_765_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.154 r  VALUES/MEM/bit_reg_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    61.154    VALUES/MEM/bit_reg_reg_i_733_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.271 r  VALUES/MEM/bit_reg_reg_i_700/CO[3]
                         net (fo=1, routed)           0.000    61.271    VALUES/MEM/bit_reg_reg_i_700_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.500 r  VALUES/MEM/bit_reg_reg_i_654/CO[2]
                         net (fo=46, routed)          0.861    62.361    VALUES/ERROR_CHECK/bit_reg_reg_i_617[0]
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.310    62.671 r  VALUES/ERROR_CHECK/bit_reg_i_662/O
                         net (fo=1, routed)           0.000    62.671    VALUES/MEM/bit_reg_reg_i_577_0[0]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.221 r  VALUES/MEM/bit_reg_reg_i_617/CO[3]
                         net (fo=1, routed)           0.000    63.221    VALUES/MEM/bit_reg_reg_i_617_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.335 r  VALUES/MEM/bit_reg_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    63.335    VALUES/MEM/bit_reg_reg_i_623_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.449 r  VALUES/MEM/bit_reg_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    63.449    VALUES/MEM/bit_reg_reg_i_760_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.563 r  VALUES/MEM/bit_reg_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    63.563    VALUES/MEM/bit_reg_reg_i_728_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.677 r  VALUES/MEM/bit_reg_reg_i_695/CO[3]
                         net (fo=1, routed)           0.000    63.677    VALUES/MEM/bit_reg_reg_i_695_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.791 r  VALUES/MEM/bit_reg_reg_i_653/CO[3]
                         net (fo=1, routed)           0.000    63.791    VALUES/MEM/bit_reg_reg_i_653_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.905 r  VALUES/MEM/bit_reg_reg_i_616/CO[3]
                         net (fo=48, routed)          1.360    65.265    VALUES/ERROR_CHECK/bit_reg_reg_i_577[0]
    SLICE_X5Y101         LUT5 (Prop_lut5_I1_O)        0.124    65.389 r  VALUES/ERROR_CHECK/bit_reg_i_621/O
                         net (fo=1, routed)           0.000    65.389    VALUES/MEM/bit_reg_reg_i_543_0[0]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.939 r  VALUES/MEM/bit_reg_reg_i_577/CO[3]
                         net (fo=1, routed)           0.000    65.939    VALUES/MEM/bit_reg_reg_i_577_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.053 r  VALUES/MEM/bit_reg_reg_i_582/CO[3]
                         net (fo=1, routed)           0.000    66.053    VALUES/MEM/bit_reg_reg_i_582_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.167 r  VALUES/MEM/bit_reg_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    66.167    VALUES/MEM/bit_reg_reg_i_755_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.281 r  VALUES/MEM/bit_reg_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    66.281    VALUES/MEM/bit_reg_reg_i_723_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.395 r  VALUES/MEM/bit_reg_reg_i_690/CO[3]
                         net (fo=1, routed)           0.000    66.395    VALUES/MEM/bit_reg_reg_i_690_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.509 r  VALUES/MEM/bit_reg_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    66.509    VALUES/MEM/bit_reg_reg_i_648_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.623 r  VALUES/MEM/bit_reg_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    66.623    VALUES/MEM/bit_reg_reg_i_615_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.894 r  VALUES/MEM/bit_reg_reg_i_575/CO[0]
                         net (fo=50, routed)          1.057    67.951    VALUES/ERROR_CHECK/bit_reg_reg_i_543[0]
    SLICE_X9Y100         LUT5 (Prop_lut5_I1_O)        0.373    68.324 r  VALUES/ERROR_CHECK/bit_reg_i_581/O
                         net (fo=1, routed)           0.000    68.324    VALUES/MEM/bit_reg_reg_i_498_0[0]
    SLICE_X9Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.874 r  VALUES/MEM/bit_reg_reg_i_543/CO[3]
                         net (fo=1, routed)           0.000    68.874    VALUES/MEM/bit_reg_reg_i_543_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.988 r  VALUES/MEM/bit_reg_reg_i_548/CO[3]
                         net (fo=1, routed)           0.000    68.988    VALUES/MEM/bit_reg_reg_i_548_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.102 r  VALUES/MEM/bit_reg_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    69.102    VALUES/MEM/bit_reg_reg_i_718_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.216 r  VALUES/MEM/bit_reg_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    69.216    VALUES/MEM/bit_reg_reg_i_685_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.330 r  VALUES/MEM/bit_reg_reg_i_643/CO[3]
                         net (fo=1, routed)           0.000    69.330    VALUES/MEM/bit_reg_reg_i_643_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.444 r  VALUES/MEM/bit_reg_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    69.444    VALUES/MEM/bit_reg_reg_i_610_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.558 r  VALUES/MEM/bit_reg_reg_i_574/CO[3]
                         net (fo=1, routed)           0.000    69.558    VALUES/MEM/bit_reg_reg_i_574_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.715 r  VALUES/MEM/bit_reg_reg_i_540/CO[1]
                         net (fo=52, routed)          1.063    70.779    VALUES/ERROR_CHECK/bit_reg_reg_i_498[0]
    SLICE_X8Y98          LUT5 (Prop_lut5_I1_O)        0.329    71.108 r  VALUES/ERROR_CHECK/bit_reg_i_547/O
                         net (fo=1, routed)           0.000    71.108    VALUES/MEM/bit_reg_reg_i_465_0[0]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.641 r  VALUES/MEM/bit_reg_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    71.641    VALUES/MEM/bit_reg_reg_i_498_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.758 r  VALUES/MEM/bit_reg_reg_i_507/CO[3]
                         net (fo=1, routed)           0.001    71.758    VALUES/MEM/bit_reg_reg_i_507_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.875 r  VALUES/MEM/bit_reg_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    71.875    VALUES/MEM/bit_reg_reg_i_680_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.992 r  VALUES/MEM/bit_reg_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    71.992    VALUES/MEM/bit_reg_reg_i_638_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.109 r  VALUES/MEM/bit_reg_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    72.109    VALUES/MEM/bit_reg_reg_i_605_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.226 r  VALUES/MEM/bit_reg_reg_i_569/CO[3]
                         net (fo=1, routed)           0.000    72.226    VALUES/MEM/bit_reg_reg_i_569_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.343 r  VALUES/MEM/bit_reg_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    72.343    VALUES/MEM/bit_reg_reg_i_539_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.572 r  VALUES/MEM/bit_reg_reg_i_494/CO[2]
                         net (fo=54, routed)          1.000    73.572    VALUES/ERROR_CHECK/bit_reg_reg_i_465[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.310    73.882 r  VALUES/ERROR_CHECK/bit_reg_i_502__0/O
                         net (fo=1, routed)           0.000    73.882    VALUES/MEM/bit_reg_reg_i_427_0[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.432 r  VALUES/MEM/bit_reg_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    74.432    VALUES/MEM/bit_reg_reg_i_465_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.546 r  VALUES/MEM/bit_reg_reg_i_471__0/CO[3]
                         net (fo=1, routed)           0.001    74.547    VALUES/MEM/bit_reg_reg_i_471__0_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.661 r  VALUES/MEM/bit_reg_reg_i_633/CO[3]
                         net (fo=1, routed)           0.000    74.661    VALUES/MEM/bit_reg_reg_i_633_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.775 r  VALUES/MEM/bit_reg_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    74.775    VALUES/MEM/bit_reg_reg_i_600_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.889 r  VALUES/MEM/bit_reg_reg_i_564/CO[3]
                         net (fo=1, routed)           0.000    74.889    VALUES/MEM/bit_reg_reg_i_564_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.003 r  VALUES/MEM/bit_reg_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    75.003    VALUES/MEM/bit_reg_reg_i_534_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.117 r  VALUES/MEM/bit_reg_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    75.117    VALUES/MEM/bit_reg_reg_i_493_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.231 r  VALUES/MEM/bit_reg_reg_i_464/CO[3]
                         net (fo=56, routed)          1.116    76.346    VALUES/ERROR_CHECK/bit_reg_reg_i_427[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.124    76.470 r  VALUES/ERROR_CHECK/bit_reg_i_469/O
                         net (fo=1, routed)           0.000    76.470    VALUES/MEM/bit_reg_reg_i_397_0[0]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.020 r  VALUES/MEM/bit_reg_reg_i_427/CO[3]
                         net (fo=1, routed)           0.000    77.020    VALUES/MEM/bit_reg_reg_i_427_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.134 r  VALUES/MEM/bit_reg_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    77.134    VALUES/MEM/bit_reg_reg_i_432_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.248 r  VALUES/MEM/bit_reg_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    77.248    VALUES/MEM/bit_reg_reg_i_628_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.362 r  VALUES/MEM/bit_reg_reg_i_591/CO[3]
                         net (fo=1, routed)           0.000    77.362    VALUES/MEM/bit_reg_reg_i_591_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.476 r  VALUES/MEM/bit_reg_reg_i_558/CO[3]
                         net (fo=1, routed)           0.000    77.476    VALUES/MEM/bit_reg_reg_i_558_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.590 r  VALUES/MEM/bit_reg_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    77.590    VALUES/MEM/bit_reg_reg_i_521_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.704 r  VALUES/MEM/bit_reg_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    77.704    VALUES/MEM/bit_reg_reg_i_486_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.818 r  VALUES/MEM/bit_reg_reg_i_451/CO[3]
                         net (fo=1, routed)           0.000    77.818    VALUES/MEM/bit_reg_reg_i_451_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.089 r  VALUES/MEM/bit_reg_reg_i_422/CO[0]
                         net (fo=58, routed)          1.088    79.177    VALUES/ERROR_CHECK/bit_reg_reg_i_397[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.373    79.550 r  VALUES/ERROR_CHECK/bit_reg_i_431/O
                         net (fo=1, routed)           0.000    79.550    VALUES/MEM/bit_reg_reg_i_326_0[0]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.100 r  VALUES/MEM/bit_reg_reg_i_397/CO[3]
                         net (fo=1, routed)           0.000    80.100    VALUES/MEM/bit_reg_reg_i_397_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.214 r  VALUES/MEM/bit_reg_reg_i_406/CO[3]
                         net (fo=1, routed)           0.000    80.214    VALUES/MEM/bit_reg_reg_i_406_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.328 r  VALUES/MEM/bit_reg_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    80.328    VALUES/MEM/bit_reg_reg_i_563_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.442 r  VALUES/MEM/bit_reg_reg_i_553/CO[3]
                         net (fo=1, routed)           0.000    80.442    VALUES/MEM/bit_reg_reg_i_553_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.556 r  VALUES/MEM/bit_reg_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    80.556    VALUES/MEM/bit_reg_reg_i_516_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.670 r  VALUES/MEM/bit_reg_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    80.670    VALUES/MEM/bit_reg_reg_i_481_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.784 r  VALUES/MEM/bit_reg_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    80.784    VALUES/MEM/bit_reg_reg_i_446_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.898 r  VALUES/MEM/bit_reg_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    80.898    VALUES/MEM/bit_reg_reg_i_421_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.169 r  VALUES/MEM/bit_reg_reg_i_372/CO[0]
                         net (fo=58, routed)          1.014    82.183    VALUES/ERROR_CHECK/bit_reg_reg_i_326[0]
    SLICE_X6Y107         LUT5 (Prop_lut5_I1_O)        0.373    82.556 r  VALUES/ERROR_CHECK/bit_reg_i_401/O
                         net (fo=1, routed)           0.000    82.556    VALUES/MEM/bit_reg_reg_i_246_0[0]
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.089 r  VALUES/MEM/bit_reg_reg_i_326/CO[3]
                         net (fo=1, routed)           0.000    83.089    VALUES/MEM/bit_reg_reg_i_326_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.206 r  VALUES/MEM/bit_reg_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    83.206    VALUES/MEM/bit_reg_reg_i_353_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.323 r  VALUES/MEM/bit_reg_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    83.323    VALUES/MEM/bit_reg_reg_i_492_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.440 r  VALUES/MEM/bit_reg_reg_i_491/CO[3]
                         net (fo=1, routed)           0.000    83.440    VALUES/MEM/bit_reg_reg_i_491_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.557 r  VALUES/MEM/bit_reg_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    83.557    VALUES/MEM/bit_reg_reg_i_476_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.674 r  VALUES/MEM/bit_reg_reg_i_441/CO[3]
                         net (fo=1, routed)           0.000    83.674    VALUES/MEM/bit_reg_reg_i_441_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.791 r  VALUES/MEM/bit_reg_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    83.791    VALUES/MEM/bit_reg_reg_i_416_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.908 r  VALUES/MEM/bit_reg_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    83.908    VALUES/MEM/bit_reg_reg_i_371_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    84.162 r  VALUES/MEM/bit_reg_reg_i_315/CO[0]
                         net (fo=58, routed)          1.063    85.225    VALUES/ERROR_CHECK/bit_reg_reg_i_246[0]
    SLICE_X7Y107         LUT5 (Prop_lut5_I1_O)        0.367    85.592 r  VALUES/ERROR_CHECK/bit_reg_i_330/O
                         net (fo=1, routed)           0.000    85.592    VALUES/MEM/bit_reg_reg_i_154_0[0]
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.142 r  VALUES/MEM/bit_reg_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    86.142    VALUES/MEM/bit_reg_reg_i_246_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.256 r  VALUES/MEM/bit_reg_reg_i_293/CO[3]
                         net (fo=1, routed)           0.000    86.256    VALUES/MEM/bit_reg_reg_i_293_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.370 r  VALUES/MEM/bit_reg_reg_i_425/CO[3]
                         net (fo=1, routed)           0.000    86.370    VALUES/MEM/bit_reg_reg_i_425_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.484 r  VALUES/MEM/bit_reg_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    86.484    VALUES/MEM/bit_reg_reg_i_424_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.598 r  VALUES/MEM/bit_reg_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    86.598    VALUES/MEM/bit_reg_reg_i_426_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.712 r  VALUES/MEM/bit_reg_reg_i_411/CO[3]
                         net (fo=1, routed)           0.000    86.712    VALUES/MEM/bit_reg_reg_i_411_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.826 r  VALUES/MEM/bit_reg_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    86.826    VALUES/MEM/bit_reg_reg_i_366_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.940 r  VALUES/MEM/bit_reg_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    86.940    VALUES/MEM/bit_reg_reg_i_314_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.211 r  VALUES/MEM/bit_reg_reg_i_219__0/CO[0]
                         net (fo=58, routed)          1.274    88.485    VALUES/ERROR_CHECK/bit_reg_reg_i_154[0]
    SLICE_X8Y107         LUT5 (Prop_lut5_I1_O)        0.373    88.858 r  VALUES/ERROR_CHECK/bit_reg_i_250/O
                         net (fo=1, routed)           0.000    88.858    VALUES/MEM/bit_reg_reg_i_99_0[0]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.391 r  VALUES/MEM/bit_reg_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    89.391    VALUES/MEM/bit_reg_reg_i_154_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.508 r  VALUES/MEM/bit_reg_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    89.508    VALUES/MEM/bit_reg_reg_i_198_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.625 r  VALUES/MEM/bit_reg_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    89.625    VALUES/MEM/bit_reg_reg_i_318_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.742 r  VALUES/MEM/bit_reg_reg_i_317/CO[3]
                         net (fo=1, routed)           0.000    89.742    VALUES/MEM/bit_reg_reg_i_317_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.859 r  VALUES/MEM/bit_reg_reg_i_320/CO[3]
                         net (fo=1, routed)           0.000    89.859    VALUES/MEM/bit_reg_reg_i_320_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.976 r  VALUES/MEM/bit_reg_reg_i_319/CO[3]
                         net (fo=1, routed)           0.000    89.976    VALUES/MEM/bit_reg_reg_i_319_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.093 r  VALUES/MEM/bit_reg_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    90.093    VALUES/MEM/bit_reg_reg_i_309_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.210 r  VALUES/MEM/bit_reg_reg_i_218__0/CO[3]
                         net (fo=1, routed)           0.000    90.210    VALUES/MEM/bit_reg_reg_i_218__0_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    90.464 r  VALUES/MEM/bit_reg_reg_i_135/CO[0]
                         net (fo=58, routed)          1.044    91.508    VALUES/ERROR_CHECK/bit_reg_reg_i_99[0]
    SLICE_X11Y107        LUT5 (Prop_lut5_I1_O)        0.367    91.875 r  VALUES/ERROR_CHECK/bit_reg_i_158__0/O
                         net (fo=1, routed)           0.000    91.875    VALUES/MEM/bit_reg_reg_i_42_0[0]
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.425 r  VALUES/MEM/bit_reg_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    92.425    VALUES/MEM/bit_reg_reg_i_99_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.539 r  VALUES/MEM/bit_reg_reg_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.539    VALUES/MEM/bit_reg_reg_i_121_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.653 r  VALUES/MEM/bit_reg_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    92.653    VALUES/MEM/bit_reg_reg_i_138_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.767 r  VALUES/MEM/bit_reg_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000    92.767    VALUES/MEM/bit_reg_reg_i_137_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.881 r  VALUES/MEM/bit_reg_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    92.881    VALUES/MEM/bit_reg_reg_i_146_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.995 r  VALUES/MEM/bit_reg_reg_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.995    VALUES/MEM/bit_reg_reg_i_145_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.109 r  VALUES/MEM/bit_reg_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    93.109    VALUES/MEM/bit_reg_reg_i_148_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.223 r  VALUES/MEM/bit_reg_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    93.223    VALUES/MEM/bit_reg_reg_i_134_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.494 r  VALUES/MEM/bit_reg_reg_i_63/CO[0]
                         net (fo=58, routed)          1.087    94.581    VALUES/MEM/bit_reg_reg_i_63_n_3
    SLICE_X12Y103        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.879    95.460 r  VALUES/MEM/bit_reg_reg_i_42/O[1]
                         net (fo=5, routed)           1.131    96.592    VALUES/MEM/bit_reg_reg_i_42_n_6
    SLICE_X12Y101        LUT4 (Prop_lut4_I3_O)        0.306    96.898 f  VALUES/MEM/bit_reg_i_126/O
                         net (fo=5, routed)           0.789    97.687    VALUES/MEM/bit_reg_i_126_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I0_O)        0.124    97.811 r  VALUES/MEM/bit_reg_i_60/O
                         net (fo=6, routed)           0.857    98.667    VALUES/MEM/bit_reg_i_60_n_0
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.124    98.791 r  VALUES/MEM/bit_reg_i_140__0/O
                         net (fo=7, routed)           1.430   100.221    VALUES/MEM/bit_reg_i_140__0_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I3_O)        0.124   100.345 r  VALUES/MEM/bit_reg_i_68/O
                         net (fo=27, routed)          0.897   101.242    VALUES/MEM/bit_reg_i_68_n_0
    SLICE_X12Y102        LUT6 (Prop_lut6_I3_O)        0.124   101.366 r  VALUES/MEM/bit_reg_i_26/O
                         net (fo=10, routed)          0.661   102.027    VALUES/MEM/bit_reg_i_26_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I4_O)        0.124   102.151 r  VALUES/MEM/bit_reg_i_271__0_comp/O
                         net (fo=1, routed)           0.000   102.151    VALUES/MEM/bit_reg_i_271__0_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.552 r  VALUES/MEM/bit_reg_reg_i_180/CO[3]
                         net (fo=1, routed)           0.000   102.552    VALUES/MEM/bit_reg_reg_i_180_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   102.886 f  VALUES/MEM/bit_reg_reg_i_181/O[1]
                         net (fo=1, routed)           1.427   104.313    VALUES/MEM/ERROR_CHECK/bit_next5[30]
    SLICE_X14Y99         LUT6 (Prop_lut6_I0_O)        0.303   104.616 r  VALUES/MEM/bit_reg_i_109_comp/O
                         net (fo=1, routed)           1.034   105.649    VALUES/MEM/bit_reg_i_109_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I3_O)        0.124   105.773 r  VALUES/MEM/bit_reg_i_10__0_comp_1/O
                         net (fo=2, routed)           1.118   106.891    VALUES/MEM/bit_reg_i_10__0_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124   107.015 r  VALUES/MEM/bit_reg_i_4__0/O
                         net (fo=1, routed)           0.577   107.593    VALUES/ERROR_CHECK/bit_reg_reg_1
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124   107.717 r  VALUES/ERROR_CHECK/bit_reg_i_1__0/O
                         net (fo=1, routed)           0.000   107.717    VALUES/ERROR_CHECK/bit_reg_i_1__0_n_0
    SLICE_X13Y97         FDRE                                         r  VALUES/ERROR_CHECK/bit_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.525    14.948    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X13Y97         FDRE                                         r  VALUES/ERROR_CHECK/bit_reg_reg/C
                         clock pessimism              0.000    14.948    
                         clock uncertainty           -0.665    14.283    
    SLICE_X13Y97         FDRE (Setup_fdre_C_D)        0.029    14.312    VALUES/ERROR_CHECK/bit_reg_reg
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                        -107.717    
  -------------------------------------------------------------------
                         slack                                -93.405    

Slack (VIOLATED) :        -89.916ns  (required time - arrival time)
  Source:                 VALUES/MEM/ch_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/TEST_GENERATOR/bit_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        102.647ns  (logic 54.516ns (53.110%)  route 48.131ns (46.890%))
  Logic Levels:           246  (CARRY4=199 LUT2=3 LUT3=3 LUT4=4 LUT5=28 LUT6=9)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.643     1.645    VALUES/MEM/clk_out1
    SLICE_X11Y89         FDCE                                         r  VALUES/MEM/ch_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456     2.101 r  VALUES/MEM/ch_out_reg[1]/Q
                         net (fo=70, routed)          1.466     3.568    VALUES/MEM/ch_s2[1]
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.124     3.692 r  VALUES/MEM/bit_reg_i_238__0/O
                         net (fo=7, routed)           1.511     5.203    VALUES/MEM/bit_reg_i_238__0_n_0
    SLICE_X12Y89         LUT4 (Prop_lut4_I3_O)        0.124     5.327 r  VALUES/MEM/bit_reg_i_193__0/O
                         net (fo=8, routed)           0.931     6.257    VALUES/MEM/bit_reg_i_193__0_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.124     6.381 r  VALUES/MEM/bit_reg_i_289/O
                         net (fo=1, routed)           0.993     7.374    VALUES/MEM/bit_reg_i_289_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.924 r  VALUES/MEM/bit_reg_reg_i_227/CO[3]
                         net (fo=12, routed)          1.176     9.100    VALUES/MEM/bit_reg_reg_i_227_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.224 r  VALUES/MEM/bit_reg_i_402/O
                         net (fo=1, routed)           0.000     9.224    VALUES/MEM/bit_reg_i_402_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.600 r  VALUES/MEM/bit_reg_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     9.600    VALUES/MEM/bit_reg_reg_i_342_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.717 r  VALUES/MEM/bit_reg_reg_i_294/CO[3]
                         net (fo=1, routed)           0.000     9.717    VALUES/MEM/bit_reg_reg_i_294_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.971 r  VALUES/MEM/bit_reg_reg_i_228/CO[0]
                         net (fo=12, routed)          0.951    10.922    VALUES/MEM/bit_reg_reg_i_228_n_3
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.367    11.289 r  VALUES/MEM/bit_reg_i_400__0/O
                         net (fo=1, routed)           0.000    11.289    VALUES/MEM/bit_reg_i_400__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.839 r  VALUES/MEM/bit_reg_reg_i_334/CO[3]
                         net (fo=1, routed)           0.000    11.839    VALUES/MEM/bit_reg_reg_i_334_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.953 r  VALUES/MEM/bit_reg_reg_i_283/CO[3]
                         net (fo=1, routed)           0.000    11.953    VALUES/MEM/bit_reg_reg_i_283_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.224 r  VALUES/MEM/bit_reg_reg_i_226/CO[0]
                         net (fo=11, routed)          0.946    13.170    VALUES/MEM/bit_reg_reg_i_226_n_3
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.373    13.543 r  VALUES/MEM/bit_reg_i_337/O
                         net (fo=1, routed)           0.000    13.543    VALUES/MEM/bit_reg_i_337_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.093 r  VALUES/MEM/bit_reg_reg_i_274/CO[3]
                         net (fo=1, routed)           0.000    14.093    VALUES/MEM/bit_reg_reg_i_274_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.364 r  VALUES/MEM/bit_reg_reg_i_225/CO[0]
                         net (fo=12, routed)          0.931    15.295    VALUES/MEM/bit_reg_reg_i_225_n_3
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.373    15.668 r  VALUES/MEM/bit_reg_i_333__0/O
                         net (fo=1, routed)           0.000    15.668    VALUES/MEM/bit_reg_i_333__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  VALUES/MEM/bit_reg_reg_i_267/CO[3]
                         net (fo=1, routed)           0.000    16.218    VALUES/MEM/bit_reg_reg_i_267_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  VALUES/MEM/bit_reg_reg_i_220/CO[3]
                         net (fo=1, routed)           0.000    16.332    VALUES/MEM/bit_reg_reg_i_220_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.603 r  VALUES/MEM/bit_reg_reg_i_219/CO[0]
                         net (fo=12, routed)          0.930    17.534    VALUES/MEM/bit_reg_reg_i_219_n_3
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.373    17.907 r  VALUES/MEM/bit_reg_i_271/O
                         net (fo=1, routed)           0.000    17.907    VALUES/MEM/bit_reg_i_271_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.440 r  VALUES/MEM/bit_reg_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    18.440    VALUES/MEM/bit_reg_reg_i_218_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.557 f  VALUES/MEM/bit_reg_reg_i_182/CO[3]
                         net (fo=1, routed)           0.711    19.267    VALUES/MEM/bit_reg_reg_i_182_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124    19.391 f  VALUES/MEM/bit_reg_i_104/O
                         net (fo=40, routed)          0.471    19.862    VALUES/MEM/step[0]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.124    19.986 r  VALUES/MEM/bit_reg_i_1156/O
                         net (fo=12, routed)          0.421    20.407    VALUES/MEM/count_100_reg_reg[31]
    SLICE_X9Y86          LUT5 (Prop_lut5_I2_O)        0.124    20.531 r  VALUES/MEM/bit_reg_i_1139/O
                         net (fo=3, routed)           1.187    21.718    VALUES/TEST_GENERATOR/bit_reg_reg_i_1129_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.124    21.842 r  VALUES/TEST_GENERATOR/bit_reg_i_1146/O
                         net (fo=1, routed)           0.000    21.842    VALUES/TEST_GENERATOR/bit_reg_i_1146_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.375 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1129/CO[3]
                         net (fo=1, routed)           0.000    22.375    VALUES/TEST_GENERATOR/bit_reg_reg_i_1129_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.492 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1134/CO[3]
                         net (fo=1, routed)           0.000    22.492    VALUES/TEST_GENERATOR/bit_reg_reg_i_1134_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.746 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1126/CO[0]
                         net (fo=12, routed)          0.827    23.573    VALUES/TEST_GENERATOR/bit_reg_reg_i_1126_n_3
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.367    23.940 r  VALUES/TEST_GENERATOR/bit_reg_i_1133/O
                         net (fo=1, routed)           0.000    23.940    VALUES/TEST_GENERATOR/bit_reg_i_1133_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.490 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1112/CO[3]
                         net (fo=1, routed)           0.000    24.490    VALUES/TEST_GENERATOR/bit_reg_reg_i_1112_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.604 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1121/CO[3]
                         net (fo=1, routed)           0.000    24.604    VALUES/TEST_GENERATOR/bit_reg_reg_i_1121_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.832 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1108/CO[2]
                         net (fo=14, routed)          0.648    25.479    VALUES/TEST_GENERATOR/bit_reg_reg_i_1108_n_1
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.313    25.792 r  VALUES/TEST_GENERATOR/bit_reg_i_1116/O
                         net (fo=1, routed)           0.000    25.792    VALUES/TEST_GENERATOR/bit_reg_i_1116_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.325 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1093/CO[3]
                         net (fo=1, routed)           0.000    26.325    VALUES/TEST_GENERATOR/bit_reg_reg_i_1093_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.442 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1099/CO[3]
                         net (fo=1, routed)           0.000    26.442    VALUES/TEST_GENERATOR/bit_reg_reg_i_1099_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.559 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1092/CO[3]
                         net (fo=16, routed)          1.076    27.635    VALUES/TEST_GENERATOR/bit_reg_reg_i_1092_n_0
    SLICE_X12Y74         LUT5 (Prop_lut5_I0_O)        0.124    27.759 r  VALUES/TEST_GENERATOR/bit_reg_i_1097/O
                         net (fo=1, routed)           0.000    27.759    VALUES/TEST_GENERATOR/bit_reg_i_1097_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.292 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1077/CO[3]
                         net (fo=1, routed)           0.009    28.301    VALUES/TEST_GENERATOR/bit_reg_reg_i_1077_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.418 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1082/CO[3]
                         net (fo=1, routed)           0.000    28.418    VALUES/TEST_GENERATOR/bit_reg_reg_i_1082_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.535 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1091/CO[3]
                         net (fo=1, routed)           0.000    28.535    VALUES/TEST_GENERATOR/bit_reg_reg_i_1091_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.789 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1075/CO[0]
                         net (fo=18, routed)          0.943    29.732    VALUES/TEST_GENERATOR/bit_reg_reg_i_1075_n_3
    SLICE_X13Y73         LUT5 (Prop_lut5_I0_O)        0.367    30.099 r  VALUES/TEST_GENERATOR/bit_reg_i_1081/O
                         net (fo=1, routed)           0.000    30.099    VALUES/TEST_GENERATOR/bit_reg_i_1081_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.649 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1060/CO[3]
                         net (fo=1, routed)           0.000    30.649    VALUES/TEST_GENERATOR/bit_reg_reg_i_1060_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.763 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1065/CO[3]
                         net (fo=1, routed)           0.009    30.772    VALUES/TEST_GENERATOR/bit_reg_reg_i_1065_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.886 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1074/CO[3]
                         net (fo=1, routed)           0.000    30.886    VALUES/TEST_GENERATOR/bit_reg_reg_i_1074_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.043 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1057/CO[1]
                         net (fo=20, routed)          0.957    32.000    VALUES/TEST_GENERATOR/bit_reg_reg_i_1057_n_2
    SLICE_X12Y70         LUT5 (Prop_lut5_I0_O)        0.329    32.329 r  VALUES/TEST_GENERATOR/bit_reg_i_1064/O
                         net (fo=1, routed)           0.000    32.329    VALUES/TEST_GENERATOR/bit_reg_i_1064_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.862 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1034/CO[3]
                         net (fo=1, routed)           0.000    32.862    VALUES/TEST_GENERATOR/bit_reg_reg_i_1034_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.979 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1043/CO[3]
                         net (fo=1, routed)           0.000    32.979    VALUES/TEST_GENERATOR/bit_reg_reg_i_1043_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.096 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1056/CO[3]
                         net (fo=1, routed)           0.000    33.096    VALUES/TEST_GENERATOR/bit_reg_reg_i_1056_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.325 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1030/CO[2]
                         net (fo=22, routed)          0.828    34.153    VALUES/TEST_GENERATOR/bit_reg_reg_i_1030_n_1
    SLICE_X11Y69         LUT5 (Prop_lut5_I0_O)        0.310    34.463 r  VALUES/TEST_GENERATOR/bit_reg_i_1038/O
                         net (fo=1, routed)           0.000    34.463    VALUES/TEST_GENERATOR/bit_reg_i_1038_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.013 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1009/CO[3]
                         net (fo=1, routed)           0.000    35.013    VALUES/TEST_GENERATOR/bit_reg_reg_i_1009_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.127 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1015/CO[3]
                         net (fo=1, routed)           0.000    35.127    VALUES/TEST_GENERATOR/bit_reg_reg_i_1015_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.241 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1029/CO[3]
                         net (fo=1, routed)           0.000    35.241    VALUES/TEST_GENERATOR/bit_reg_reg_i_1029_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.355 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1008/CO[3]
                         net (fo=24, routed)          1.156    36.511    VALUES/TEST_GENERATOR/bit_reg_reg_i_1008_n_0
    SLICE_X10Y69         LUT5 (Prop_lut5_I0_O)        0.124    36.635 r  VALUES/TEST_GENERATOR/bit_reg_i_1013/O
                         net (fo=1, routed)           0.000    36.635    VALUES/TEST_GENERATOR/bit_reg_i_1013_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.168 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_988/CO[3]
                         net (fo=1, routed)           0.000    37.168    VALUES/TEST_GENERATOR/bit_reg_reg_i_988_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.285 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_993/CO[3]
                         net (fo=1, routed)           0.000    37.285    VALUES/TEST_GENERATOR/bit_reg_reg_i_993_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.402 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1024/CO[3]
                         net (fo=1, routed)           0.000    37.402    VALUES/TEST_GENERATOR/bit_reg_reg_i_1024_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.519 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1007/CO[3]
                         net (fo=1, routed)           0.000    37.519    VALUES/TEST_GENERATOR/bit_reg_reg_i_1007_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.773 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_986/CO[0]
                         net (fo=26, routed)          0.837    38.610    VALUES/TEST_GENERATOR/bit_reg_reg_i_986_n_3
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.367    38.977 r  VALUES/TEST_GENERATOR/bit_reg_i_992/O
                         net (fo=1, routed)           0.000    38.977    VALUES/TEST_GENERATOR/bit_reg_i_992_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.527 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_962/CO[3]
                         net (fo=1, routed)           0.000    39.527    VALUES/TEST_GENERATOR/bit_reg_reg_i_962_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.641 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_967/CO[3]
                         net (fo=1, routed)           0.000    39.641    VALUES/TEST_GENERATOR/bit_reg_reg_i_967_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.755 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_1002/CO[3]
                         net (fo=1, routed)           0.000    39.755    VALUES/TEST_GENERATOR/bit_reg_reg_i_1002_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.869 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_985/CO[3]
                         net (fo=1, routed)           0.000    39.869    VALUES/TEST_GENERATOR/bit_reg_reg_i_985_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.026 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_959/CO[1]
                         net (fo=28, routed)          1.015    41.041    VALUES/TEST_GENERATOR/bit_reg_reg_i_959_n_2
    SLICE_X10Y64         LUT5 (Prop_lut5_I0_O)        0.329    41.370 r  VALUES/TEST_GENERATOR/bit_reg_i_966/O
                         net (fo=1, routed)           0.000    41.370    VALUES/TEST_GENERATOR/bit_reg_i_966_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.903 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_930/CO[3]
                         net (fo=1, routed)           0.000    41.903    VALUES/TEST_GENERATOR/bit_reg_reg_i_930_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.020 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_939/CO[3]
                         net (fo=1, routed)           0.000    42.020    VALUES/TEST_GENERATOR/bit_reg_reg_i_939_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.137 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_980/CO[3]
                         net (fo=1, routed)           0.000    42.137    VALUES/TEST_GENERATOR/bit_reg_reg_i_980_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.254 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_958/CO[3]
                         net (fo=1, routed)           0.000    42.254    VALUES/TEST_GENERATOR/bit_reg_reg_i_958_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.483 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_926/CO[2]
                         net (fo=30, routed)          0.892    43.374    VALUES/TEST_GENERATOR/bit_reg_reg_i_926_n_1
    SLICE_X8Y64          LUT5 (Prop_lut5_I0_O)        0.310    43.684 r  VALUES/TEST_GENERATOR/bit_reg_i_934/O
                         net (fo=1, routed)           0.000    43.684    VALUES/TEST_GENERATOR/bit_reg_i_934_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.217 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    44.217    VALUES/TEST_GENERATOR/bit_reg_reg_i_900_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.334 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    44.334    VALUES/TEST_GENERATOR/bit_reg_reg_i_906_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.451 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_953/CO[3]
                         net (fo=1, routed)           0.000    44.451    VALUES/TEST_GENERATOR/bit_reg_reg_i_953_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.568 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_925/CO[3]
                         net (fo=1, routed)           0.000    44.568    VALUES/TEST_GENERATOR/bit_reg_reg_i_925_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.685 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_899/CO[3]
                         net (fo=32, routed)          1.325    46.010    VALUES/TEST_GENERATOR/bit_reg_reg_i_899_n_0
    SLICE_X7Y63          LUT5 (Prop_lut5_I0_O)        0.124    46.134 r  VALUES/TEST_GENERATOR/bit_reg_i_904/O
                         net (fo=1, routed)           0.000    46.134    VALUES/TEST_GENERATOR/bit_reg_i_904_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.684 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    46.684    VALUES/TEST_GENERATOR/bit_reg_reg_i_870_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.798 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    46.798    VALUES/TEST_GENERATOR/bit_reg_reg_i_875_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.912 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_948/CO[3]
                         net (fo=1, routed)           0.000    46.912    VALUES/TEST_GENERATOR/bit_reg_reg_i_948_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.026 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_920/CO[3]
                         net (fo=1, routed)           0.000    47.026    VALUES/TEST_GENERATOR/bit_reg_reg_i_920_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.140 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_898/CO[3]
                         net (fo=1, routed)           0.000    47.140    VALUES/TEST_GENERATOR/bit_reg_reg_i_898_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.411 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_868/CO[0]
                         net (fo=34, routed)          0.999    48.410    VALUES/TEST_GENERATOR/bit_reg_reg_i_868_n_3
    SLICE_X6Y63          LUT5 (Prop_lut5_I0_O)        0.373    48.783 r  VALUES/TEST_GENERATOR/bit_reg_i_874/O
                         net (fo=1, routed)           0.000    48.783    VALUES/TEST_GENERATOR/bit_reg_i_874_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.316 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_838/CO[3]
                         net (fo=1, routed)           0.000    49.316    VALUES/TEST_GENERATOR/bit_reg_reg_i_838_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.433 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_843/CO[3]
                         net (fo=1, routed)           0.000    49.433    VALUES/TEST_GENERATOR/bit_reg_reg_i_843_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.550 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_915/CO[3]
                         net (fo=1, routed)           0.000    49.550    VALUES/TEST_GENERATOR/bit_reg_reg_i_915_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.667 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    49.667    VALUES/TEST_GENERATOR/bit_reg_reg_i_893_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.784 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    49.784    VALUES/TEST_GENERATOR/bit_reg_reg_i_867_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.941 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_835/CO[1]
                         net (fo=36, routed)          0.900    50.842    VALUES/TEST_GENERATOR/bit_reg_reg_i_835_n_2
    SLICE_X5Y62          LUT5 (Prop_lut5_I0_O)        0.332    51.174 r  VALUES/TEST_GENERATOR/bit_reg_i_842/O
                         net (fo=1, routed)           0.000    51.174    VALUES/TEST_GENERATOR/bit_reg_i_842_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.724 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    51.724    VALUES/TEST_GENERATOR/bit_reg_reg_i_801_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.838 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_810/CO[3]
                         net (fo=1, routed)           0.000    51.838    VALUES/TEST_GENERATOR/bit_reg_reg_i_810_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.952 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    51.952    VALUES/TEST_GENERATOR/bit_reg_reg_i_888_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.066 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    52.066    VALUES/TEST_GENERATOR/bit_reg_reg_i_862_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.180 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_834/CO[3]
                         net (fo=1, routed)           0.000    52.180    VALUES/TEST_GENERATOR/bit_reg_reg_i_834_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.408 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_797/CO[2]
                         net (fo=38, routed)          0.859    53.267    VALUES/TEST_GENERATOR/bit_reg_reg_i_797_n_1
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.313    53.580 r  VALUES/TEST_GENERATOR/bit_reg_i_805/O
                         net (fo=1, routed)           0.000    53.580    VALUES/TEST_GENERATOR/bit_reg_i_805_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.130 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    54.130    VALUES/TEST_GENERATOR/bit_reg_reg_i_762_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.244 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    54.244    VALUES/TEST_GENERATOR/bit_reg_reg_i_768_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.358 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    54.358    VALUES/TEST_GENERATOR/bit_reg_reg_i_857_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.472 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.472    VALUES/TEST_GENERATOR/bit_reg_reg_i_829_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.586 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_796/CO[3]
                         net (fo=1, routed)           0.000    54.586    VALUES/TEST_GENERATOR/bit_reg_reg_i_796_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.700 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_761/CO[3]
                         net (fo=40, routed)          1.004    55.704    VALUES/TEST_GENERATOR/bit_reg_reg_i_761_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I0_O)        0.124    55.828 r  VALUES/TEST_GENERATOR/bit_reg_i_766/O
                         net (fo=1, routed)           0.000    55.828    VALUES/TEST_GENERATOR/bit_reg_i_766_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.378 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    56.378    VALUES/TEST_GENERATOR/bit_reg_reg_i_726_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.492 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000    56.492    VALUES/TEST_GENERATOR/bit_reg_reg_i_731_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.606 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    56.606    VALUES/TEST_GENERATOR/bit_reg_reg_i_852_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.720 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_824/CO[3]
                         net (fo=1, routed)           0.000    56.720    VALUES/TEST_GENERATOR/bit_reg_reg_i_824_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.834 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_791/CO[3]
                         net (fo=1, routed)           0.000    56.834    VALUES/TEST_GENERATOR/bit_reg_reg_i_791_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.948 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_760/CO[3]
                         net (fo=1, routed)           0.000    56.948    VALUES/TEST_GENERATOR/bit_reg_reg_i_760_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.219 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_724/CO[0]
                         net (fo=42, routed)          0.883    58.102    VALUES/TEST_GENERATOR/bit_reg_reg_i_724_n_3
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.373    58.475 r  VALUES/TEST_GENERATOR/bit_reg_i_730/O
                         net (fo=1, routed)           0.000    58.475    VALUES/TEST_GENERATOR/bit_reg_i_730_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.008 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    59.008    VALUES/TEST_GENERATOR/bit_reg_reg_i_689_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.125 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_694/CO[3]
                         net (fo=1, routed)           0.000    59.125    VALUES/TEST_GENERATOR/bit_reg_reg_i_694_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.242 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_819/CO[3]
                         net (fo=1, routed)           0.000    59.242    VALUES/TEST_GENERATOR/bit_reg_reg_i_819_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.359 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_786/CO[3]
                         net (fo=1, routed)           0.000    59.359    VALUES/TEST_GENERATOR/bit_reg_reg_i_786_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.476 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    59.476    VALUES/TEST_GENERATOR/bit_reg_reg_i_755_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.593 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    59.593    VALUES/TEST_GENERATOR/bit_reg_reg_i_723_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.750 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_686/CO[1]
                         net (fo=44, routed)          0.915    60.666    VALUES/TEST_GENERATOR/bit_reg_reg_i_686_n_2
    SLICE_X3Y69          LUT5 (Prop_lut5_I0_O)        0.332    60.998 r  VALUES/TEST_GENERATOR/bit_reg_i_693/O
                         net (fo=1, routed)           0.000    60.998    VALUES/TEST_GENERATOR/bit_reg_i_693_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.548 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_647/CO[3]
                         net (fo=1, routed)           0.000    61.548    VALUES/TEST_GENERATOR/bit_reg_reg_i_647_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    61.662    VALUES/TEST_GENERATOR/bit_reg_reg_i_656_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_781/CO[3]
                         net (fo=1, routed)           0.000    61.776    VALUES/TEST_GENERATOR/bit_reg_reg_i_781_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_750/CO[3]
                         net (fo=1, routed)           0.000    61.890    VALUES/TEST_GENERATOR/bit_reg_reg_i_750_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    62.004    VALUES/TEST_GENERATOR/bit_reg_reg_i_718_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_685/CO[3]
                         net (fo=1, routed)           0.009    62.127    VALUES/TEST_GENERATOR/bit_reg_reg_i_685_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.355 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_643/CO[2]
                         net (fo=46, routed)          0.933    63.288    VALUES/TEST_GENERATOR/bit_reg_reg_i_643_n_1
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.313    63.601 r  VALUES/TEST_GENERATOR/bit_reg_i_651/O
                         net (fo=1, routed)           0.000    63.601    VALUES/TEST_GENERATOR/bit_reg_i_651_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.151 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_607/CO[3]
                         net (fo=1, routed)           0.000    64.151    VALUES/TEST_GENERATOR/bit_reg_reg_i_607_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.265 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    64.265    VALUES/TEST_GENERATOR/bit_reg_reg_i_613_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.379 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    64.379    VALUES/TEST_GENERATOR/bit_reg_reg_i_745_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.493 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_713/CO[3]
                         net (fo=1, routed)           0.009    64.502    VALUES/TEST_GENERATOR/bit_reg_reg_i_713_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.616 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    64.616    VALUES/TEST_GENERATOR/bit_reg_reg_i_680_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.730 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_642/CO[3]
                         net (fo=1, routed)           0.000    64.730    VALUES/TEST_GENERATOR/bit_reg_reg_i_642_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.844 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_606/CO[3]
                         net (fo=48, routed)          1.257    66.101    VALUES/TEST_GENERATOR/bit_reg_reg_i_606_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124    66.225 r  VALUES/TEST_GENERATOR/bit_reg_i_611/O
                         net (fo=1, routed)           0.000    66.225    VALUES/TEST_GENERATOR/bit_reg_i_611_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.775 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    66.775    VALUES/TEST_GENERATOR/bit_reg_reg_i_575_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.889 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_580/CO[3]
                         net (fo=1, routed)           0.009    66.898    VALUES/TEST_GENERATOR/bit_reg_reg_i_580_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.012 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    67.012    VALUES/TEST_GENERATOR/bit_reg_reg_i_740_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.126 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    67.126    VALUES/TEST_GENERATOR/bit_reg_reg_i_708_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.240 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_675/CO[3]
                         net (fo=1, routed)           0.000    67.240    VALUES/TEST_GENERATOR/bit_reg_reg_i_675_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.354 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    67.354    VALUES/TEST_GENERATOR/bit_reg_reg_i_637_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.468 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    67.468    VALUES/TEST_GENERATOR/bit_reg_reg_i_605_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.739 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_569/CO[0]
                         net (fo=50, routed)          0.896    68.636    VALUES/TEST_GENERATOR/bit_reg_reg_i_569_n_3
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.373    69.009 r  VALUES/TEST_GENERATOR/bit_reg_i_579/O
                         net (fo=1, routed)           0.000    69.009    VALUES/TEST_GENERATOR/bit_reg_i_579_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.542 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    69.542    VALUES/TEST_GENERATOR/bit_reg_reg_i_539_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.659 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    69.659    VALUES/TEST_GENERATOR/bit_reg_reg_i_544_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.776 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    69.776    VALUES/TEST_GENERATOR/bit_reg_reg_i_703_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.893 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    69.893    VALUES/TEST_GENERATOR/bit_reg_reg_i_670_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.010 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_632/CO[3]
                         net (fo=1, routed)           0.000    70.010    VALUES/TEST_GENERATOR/bit_reg_reg_i_632_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.127 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    70.127    VALUES/TEST_GENERATOR/bit_reg_reg_i_600_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.244 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_568/CO[3]
                         net (fo=1, routed)           0.000    70.244    VALUES/TEST_GENERATOR/bit_reg_reg_i_568_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.401 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_535/CO[1]
                         net (fo=52, routed)          1.130    71.530    VALUES/TEST_GENERATOR/bit_reg_reg_i_535_n_2
    SLICE_X1Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.318 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    72.318    VALUES/TEST_GENERATOR/bit_reg_reg_i_501_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.432 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    72.432    VALUES/TEST_GENERATOR/bit_reg_reg_i_514_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.546 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    72.546    VALUES/TEST_GENERATOR/bit_reg_reg_i_665_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.660 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_627/CO[3]
                         net (fo=1, routed)           0.000    72.660    VALUES/TEST_GENERATOR/bit_reg_reg_i_627_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.774 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_595/CO[3]
                         net (fo=1, routed)           0.000    72.774    VALUES/TEST_GENERATOR/bit_reg_reg_i_595_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.888 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    72.888    VALUES/TEST_GENERATOR/bit_reg_reg_i_563_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.002 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    73.002    VALUES/TEST_GENERATOR/bit_reg_reg_i_534_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.230 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_493/CO[2]
                         net (fo=54, routed)          0.743    73.973    VALUES/TEST_GENERATOR/bit_reg_reg_i_493_n_1
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.313    74.286 r  VALUES/TEST_GENERATOR/bit_reg_i_505/O
                         net (fo=1, routed)           0.000    74.286    VALUES/TEST_GENERATOR/bit_reg_i_505_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.836 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    74.836    VALUES/TEST_GENERATOR/bit_reg_reg_i_466_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.950 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    74.950    VALUES/TEST_GENERATOR/bit_reg_reg_i_473_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.064 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_622/CO[3]
                         net (fo=1, routed)           0.000    75.064    VALUES/TEST_GENERATOR/bit_reg_reg_i_622_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.178 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    75.178    VALUES/TEST_GENERATOR/bit_reg_reg_i_590_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.292 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_558/CO[3]
                         net (fo=1, routed)           0.000    75.292    VALUES/TEST_GENERATOR/bit_reg_reg_i_558_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.406 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_529/CO[3]
                         net (fo=1, routed)           0.000    75.406    VALUES/TEST_GENERATOR/bit_reg_reg_i_529_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.520 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    75.520    VALUES/TEST_GENERATOR/bit_reg_reg_i_492_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.634 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_460/CO[3]
                         net (fo=56, routed)          0.938    76.573    VALUES/TEST_GENERATOR/bit_reg_reg_i_460_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    77.153 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    77.153    VALUES/TEST_GENERATOR/bit_reg_reg_i_431_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.267 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    77.267    VALUES/TEST_GENERATOR/bit_reg_reg_i_444_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.381 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_585/CO[3]
                         net (fo=1, routed)           0.000    77.381    VALUES/TEST_GENERATOR/bit_reg_reg_i_585_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.495 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_553/CO[3]
                         net (fo=1, routed)           0.000    77.495    VALUES/TEST_GENERATOR/bit_reg_reg_i_553_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.609 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    77.609    VALUES/TEST_GENERATOR/bit_reg_reg_i_524_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.723 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    77.723    VALUES/TEST_GENERATOR/bit_reg_reg_i_487_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.837 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_459/CO[3]
                         net (fo=1, routed)           0.000    77.837    VALUES/TEST_GENERATOR/bit_reg_reg_i_459_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.951 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    77.951    VALUES/TEST_GENERATOR/bit_reg_reg_i_426_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.222 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_389/CO[0]
                         net (fo=58, routed)          0.681    78.902    VALUES/TEST_GENERATOR/bit_reg_reg_i_389_n_3
    SLICE_X1Y98          LUT3 (Prop_lut3_I0_O)        0.373    79.275 r  VALUES/TEST_GENERATOR/bit_reg_i_433/O
                         net (fo=1, routed)           0.000    79.275    VALUES/TEST_GENERATOR/bit_reg_i_433_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.676 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    79.676    VALUES/TEST_GENERATOR/bit_reg_reg_i_392_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.790 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_407/CO[3]
                         net (fo=1, routed)           0.001    79.791    VALUES/TEST_GENERATOR/bit_reg_reg_i_407_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.905 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    79.905    VALUES/TEST_GENERATOR/bit_reg_reg_i_538_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.019 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    80.019    VALUES/TEST_GENERATOR/bit_reg_reg_i_519_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.133 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    80.133    VALUES/TEST_GENERATOR/bit_reg_reg_i_482_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.247 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_454/CO[3]
                         net (fo=1, routed)           0.000    80.247    VALUES/TEST_GENERATOR/bit_reg_reg_i_454_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.361 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    80.361    VALUES/TEST_GENERATOR/bit_reg_reg_i_421_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.475 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_388/CO[3]
                         net (fo=1, routed)           0.000    80.475    VALUES/TEST_GENERATOR/bit_reg_reg_i_388_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    80.746 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_314/CO[0]
                         net (fo=58, routed)          0.674    81.420    VALUES/TEST_GENERATOR/bit_reg_reg_i_314_n_3
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.373    81.793 r  VALUES/TEST_GENERATOR/bit_reg_i_410/O
                         net (fo=1, routed)           0.000    81.793    VALUES/TEST_GENERATOR/bit_reg_i_410_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.343 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    82.343    VALUES/TEST_GENERATOR/bit_reg_reg_i_373_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.457 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_472/CO[3]
                         net (fo=1, routed)           0.000    82.457    VALUES/TEST_GENERATOR/bit_reg_reg_i_472_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.571 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    82.571    VALUES/TEST_GENERATOR/bit_reg_reg_i_465_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.685 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    82.685    VALUES/TEST_GENERATOR/bit_reg_reg_i_449_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.799 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    82.799    VALUES/TEST_GENERATOR/bit_reg_reg_i_416_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.913 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    82.913    VALUES/TEST_GENERATOR/bit_reg_reg_i_383_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.027 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_313/CO[3]
                         net (fo=1, routed)           0.000    83.027    VALUES/TEST_GENERATOR/bit_reg_reg_i_313_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    83.298 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_258/CO[0]
                         net (fo=58, routed)          0.840    84.138    VALUES/TEST_GENERATOR/bit_reg_reg_i_258_n_3
    SLICE_X4Y109         LUT5 (Prop_lut5_I0_O)        0.373    84.511 r  VALUES/TEST_GENERATOR/bit_reg_i_324/O
                         net (fo=1, routed)           0.000    84.511    VALUES/TEST_GENERATOR/bit_reg_i_324_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.061 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    85.061    VALUES/TEST_GENERATOR/bit_reg_reg_i_261_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.175 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    85.175    VALUES/TEST_GENERATOR/bit_reg_reg_i_299_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.289 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_406/CO[3]
                         net (fo=1, routed)           0.000    85.289    VALUES/TEST_GENERATOR/bit_reg_reg_i_406_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.403 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_405/CO[3]
                         net (fo=1, routed)           0.000    85.403    VALUES/TEST_GENERATOR/bit_reg_reg_i_405_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.517 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_391/CO[3]
                         net (fo=1, routed)           0.000    85.517    VALUES/TEST_GENERATOR/bit_reg_reg_i_391_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.631 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_378/CO[3]
                         net (fo=1, routed)           0.000    85.631    VALUES/TEST_GENERATOR/bit_reg_reg_i_378_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.745 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    85.745    VALUES/TEST_GENERATOR/bit_reg_reg_i_308_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.859 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_257/CO[3]
                         net (fo=1, routed)           0.000    85.859    VALUES/TEST_GENERATOR/bit_reg_reg_i_257_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.130 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_206/CO[0]
                         net (fo=58, routed)          1.002    87.132    VALUES/TEST_GENERATOR/bit_reg_reg_i_206_n_3
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.373    87.505 r  VALUES/TEST_GENERATOR/bit_reg_i_265/O
                         net (fo=1, routed)           0.000    87.505    VALUES/TEST_GENERATOR/bit_reg_i_265_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.055 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000    88.055    VALUES/TEST_GENERATOR/bit_reg_reg_i_213_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.169 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    88.169    VALUES/TEST_GENERATOR/bit_reg_reg_i_239_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.283 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    88.283    VALUES/TEST_GENERATOR/bit_reg_reg_i_298_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.397 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_297/CO[3]
                         net (fo=1, routed)           0.000    88.397    VALUES/TEST_GENERATOR/bit_reg_reg_i_297_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.511 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    88.511    VALUES/TEST_GENERATOR/bit_reg_reg_i_296_n_0
    SLICE_X5Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.625 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_260/CO[3]
                         net (fo=1, routed)           0.000    88.625    VALUES/TEST_GENERATOR/bit_reg_reg_i_260_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.739 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_252/CO[3]
                         net (fo=1, routed)           0.000    88.739    VALUES/TEST_GENERATOR/bit_reg_reg_i_252_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.853 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_205/CO[3]
                         net (fo=1, routed)           0.000    88.853    VALUES/TEST_GENERATOR/bit_reg_reg_i_205_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.124 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_135/CO[0]
                         net (fo=58, routed)          0.887    90.011    VALUES/TEST_GENERATOR/bit_reg_reg_i_135_n_3
    SLICE_X2Y115         LUT5 (Prop_lut5_I0_O)        0.373    90.384 r  VALUES/TEST_GENERATOR/bit_reg_i_217/O
                         net (fo=1, routed)           0.000    90.384    VALUES/TEST_GENERATOR/bit_reg_i_217_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.917 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    90.917    VALUES/TEST_GENERATOR/bit_reg_reg_i_177_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.034 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    91.034    VALUES/TEST_GENERATOR/bit_reg_reg_i_194_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.151 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000    91.151    VALUES/TEST_GENERATOR/bit_reg_reg_i_199_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.268 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_192/CO[3]
                         net (fo=1, routed)           0.000    91.268    VALUES/TEST_GENERATOR/bit_reg_reg_i_192_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.385 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000    91.385    VALUES/TEST_GENERATOR/bit_reg_reg_i_191_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.502 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_200/CO[3]
                         net (fo=1, routed)           0.000    91.502    VALUES/TEST_GENERATOR/bit_reg_reg_i_200_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.619 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000    91.619    VALUES/TEST_GENERATOR/bit_reg_reg_i_137_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.736 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    91.736    VALUES/TEST_GENERATOR/bit_reg_reg_i_134_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    91.990 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_77/CO[0]
                         net (fo=58, routed)          1.174    93.165    VALUES/TEST_GENERATOR/bit_reg_reg_i_77_n_3
    SLICE_X3Y112         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    93.992 f  VALUES/TEST_GENERATOR/bit_reg_reg_i_103/O[2]
                         net (fo=3, routed)           0.790    94.781    VALUES/MEM/bit_reg_i_107_0[1]
    SLICE_X7Y106         LUT4 (Prop_lut4_I1_O)        0.302    95.083 r  VALUES/MEM/bit_reg_i_186/O
                         net (fo=4, routed)           0.881    95.964    VALUES/MEM/ch_out_reg[5]_12
    SLICE_X7Y106         LUT5 (Prop_lut5_I4_O)        0.124    96.088 f  VALUES/MEM/bit_reg_i_189/O
                         net (fo=4, routed)           0.505    96.593    VALUES/MEM/bit_reg_i_189_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.124    96.717 f  VALUES/MEM/bit_reg_i_112/O
                         net (fo=6, routed)           0.826    97.543    VALUES/MEM/bit_reg_i_112_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.124    97.667 r  VALUES/MEM/bit_reg_i_73/O
                         net (fo=7, routed)           0.981    98.648    VALUES/TEST_GENERATOR/bit_reg_reg_i_85_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.124    98.772 r  VALUES/TEST_GENERATOR/bit_reg_i_66/O
                         net (fo=5, routed)           0.851    99.623    VALUES/TEST_GENERATOR/bit_reg_i_66_n_0
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124    99.747 r  VALUES/TEST_GENERATOR/bit_reg_i_160/O
                         net (fo=1, routed)           0.000    99.747    VALUES/TEST_GENERATOR/bit_reg_i_160_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   100.123 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000   100.123    VALUES/TEST_GENERATOR/bit_reg_reg_i_88_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   100.342 r  VALUES/TEST_GENERATOR/bit_reg_reg_i_87/O[0]
                         net (fo=1, routed)           0.831   101.173    VALUES/TEST_GENERATOR/bit_next4[17]
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.295   101.468 r  VALUES/TEST_GENERATOR/bit_reg_i_45/O
                         net (fo=1, routed)           1.264   102.733    VALUES/TEST_GENERATOR/bit_reg_i_45_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I5_O)        0.124   102.857 r  VALUES/TEST_GENERATOR/bit_reg_i_19_comp/O
                         net (fo=1, routed)           1.311   104.168    VALUES/TEST_GENERATOR/bit_reg_i_19_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124   104.292 r  VALUES/TEST_GENERATOR/bit_reg_i_1_comp_2/O
                         net (fo=1, routed)           0.000   104.292    VALUES/TEST_GENERATOR/bit_reg_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  VALUES/TEST_GENERATOR/bit_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.590    15.012    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X3Y101         FDRE                                         r  VALUES/TEST_GENERATOR/bit_reg_reg/C
                         clock pessimism              0.000    15.012    
                         clock uncertainty           -0.665    14.347    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)        0.029    14.376    VALUES/TEST_GENERATOR/bit_reg_reg
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                        -104.292    
  -------------------------------------------------------------------
                         slack                                -89.916    

Slack (VIOLATED) :        -64.820ns  (required time - arrival time)
  Source:                 VALUES/MEM/n_chains_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        77.503ns  (logic 35.565ns (45.889%)  route 41.938ns (54.111%))
  Logic Levels:           150  (CARRY4=125 LUT2=1 LUT3=23 LUT4=1)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.635     1.637    VALUES/MEM/clk_out1
    SLICE_X30Y87         FDCE                                         r  VALUES/MEM/n_chains_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  VALUES/MEM/n_chains_out_reg[5]/Q
                         net (fo=75, routed)          4.054     6.209    VALUES/ERROR_CHECK/n_chains_s2[5]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.333 r  VALUES/ERROR_CHECK/p_errors_reg[6]_i_134/O
                         net (fo=1, routed)           0.000     6.333    VALUES/MEM/p_errors_reg_reg[4]_i_16_0[1]
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.866 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.866    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.983    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.100    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.217    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.334    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.553 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     8.723    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.018 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.018    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.550 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000     9.550    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000     9.664    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000     9.778    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.892    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.049 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.362    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.147 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.147    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.261 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.261    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.375 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.375    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    12.489    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.717 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    13.970    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.283 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.283    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.659 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    14.659    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.776 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    14.776    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.893 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    14.893    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.010 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.010    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.239 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    16.602    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    16.912 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    16.912    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.313 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.313    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    17.427    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    17.541    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    17.655    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.883 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.265    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    19.578 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    19.578    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.979 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    19.979    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.093    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.207    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.321    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.549 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    21.877    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.190 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.190    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.588 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    22.588    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.702 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    22.702    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.816 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    22.816    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.930 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    22.930    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.158 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    24.880    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.193 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.193    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    25.569    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.686 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    25.686    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.803 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    25.803    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.920 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    25.920    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    27.514    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    27.824 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    27.824    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.374 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.374    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    28.488    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.602 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    28.602    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.716 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    28.716    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.944 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.307    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    30.620 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    30.620    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.153 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.153    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.270 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.270    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.387 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.387    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    31.504    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.733 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    32.780    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.090 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.090    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.640 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    33.640    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    33.754    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.868 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    33.868    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.982 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    33.982    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.210 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    35.549    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    35.862 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    35.862    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.395    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.512 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.512    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    36.629    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    36.746    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.197    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    38.507 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    38.507    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.057 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.057    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.171 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.171    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.285 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.285    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.399 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.399    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.627 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    40.912    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.225 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.225    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.775 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    41.775    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.889 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    41.889    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.003 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.003    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.117 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.117    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.345 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.053    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.366 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.366    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.767 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.767    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.881 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    44.881    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    44.995    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.109    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.337 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    46.741    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.054 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.054    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.604 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    47.604    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.718 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    47.718    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.832 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    47.832    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.946 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    47.946    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.174 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    49.488    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    49.801 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    49.801    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.333 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.333    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.447 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.447    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.561 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.561    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.789 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    51.980    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.293 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.293    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.694 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    52.694    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.808 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.808    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.922 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.922    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.036 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.036    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.264 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    54.881    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.194 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.194    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.744 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.744    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.858    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.972 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.972    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.086 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.086    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.314 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    58.613    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    58.926 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    58.926    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.459 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.459    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.576 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.576    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.693 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.693    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.810 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.810    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.062 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          2.110    62.172    VALUES/MEM/percentage[6]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.310    62.482 r  VALUES/MEM/p_errors_reg[5]_i_20/O
                         net (fo=1, routed)           0.000    62.482    VALUES/MEM/p_errors_reg[5]_i_20_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.014 r  VALUES/MEM/p_errors_reg_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.014    VALUES/MEM/p_errors_reg_reg[5]_i_11_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.128 r  VALUES/MEM/p_errors_reg_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.128    VALUES/MEM/p_errors_reg_reg[5]_i_6_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.242 r  VALUES/MEM/p_errors_reg_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.242    VALUES/MEM/p_errors_reg_reg[5]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.492 r  VALUES/MEM/p_errors_reg_reg[5]_i_1/CO[2]
                         net (fo=21, routed)          2.097    65.590    VALUES/MEM/percentage[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.313    65.903 r  VALUES/MEM/p_errors_reg[4]_i_15/O
                         net (fo=1, routed)           0.000    65.903    VALUES/MEM/p_errors_reg[4]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.435 r  VALUES/MEM/p_errors_reg_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.435    VALUES/MEM/p_errors_reg_reg[4]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.549 r  VALUES/MEM/p_errors_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.549    VALUES/MEM/p_errors_reg_reg[4]_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    66.799 r  VALUES/MEM/p_errors_reg_reg[4]_i_1/CO[2]
                         net (fo=21, routed)          1.689    68.487    VALUES/MEM/percentage[4]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.313    68.800 r  VALUES/MEM/p_errors_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    68.800    VALUES/MEM/p_errors_reg[3]_i_12_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.201 r  VALUES/MEM/p_errors_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    69.201    VALUES/MEM/p_errors_reg_reg[3]_i_6_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.315 r  VALUES/MEM/p_errors_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.315    VALUES/MEM/p_errors_reg_reg[3]_i_2_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    69.565 r  VALUES/MEM/p_errors_reg_reg[3]_i_1/CO[2]
                         net (fo=21, routed)          1.497    71.062    VALUES/MEM/percentage[3]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.313    71.375 r  VALUES/MEM/p_errors_reg[2]_i_23/O
                         net (fo=1, routed)           0.000    71.375    VALUES/MEM/p_errors_reg[2]_i_23_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.925 r  VALUES/MEM/p_errors_reg_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    71.925    VALUES/MEM/p_errors_reg_reg[2]_i_16_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.039 r  VALUES/MEM/p_errors_reg_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.039    VALUES/MEM/p_errors_reg_reg[2]_i_11_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.153 r  VALUES/MEM/p_errors_reg_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.153    VALUES/MEM/p_errors_reg_reg[2]_i_6_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.267 r  VALUES/MEM/p_errors_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.267    VALUES/MEM/p_errors_reg_reg[2]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    72.517 r  VALUES/MEM/p_errors_reg_reg[2]_i_1/CO[2]
                         net (fo=21, routed)          1.926    74.444    VALUES/MEM/percentage[2]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.313    74.757 r  VALUES/MEM/p_errors_reg[1]_i_23/O
                         net (fo=1, routed)           0.000    74.757    VALUES/MEM/p_errors_reg[1]_i_23_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.307 r  VALUES/MEM/p_errors_reg_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.307    VALUES/MEM/p_errors_reg_reg[1]_i_16_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.421 r  VALUES/MEM/p_errors_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.421    VALUES/MEM/p_errors_reg_reg[1]_i_11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.535 r  VALUES/MEM/p_errors_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.535    VALUES/MEM/p_errors_reg_reg[1]_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  VALUES/MEM/p_errors_reg_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.649    VALUES/MEM/p_errors_reg_reg[1]_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    75.899 r  VALUES/MEM/p_errors_reg_reg[1]_i_1/CO[2]
                         net (fo=21, routed)          1.879    77.778    VALUES/MEM/percentage[1]
    SLICE_X28Y81         LUT3 (Prop_lut3_I0_O)        0.313    78.091 r  VALUES/MEM/p_errors_reg[0]_i_22/O
                         net (fo=1, routed)           0.000    78.091    VALUES/MEM/p_errors_reg[0]_i_22_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.641 r  VALUES/MEM/p_errors_reg_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.641    VALUES/MEM/p_errors_reg_reg[0]_i_15_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.755 r  VALUES/MEM/p_errors_reg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.755    VALUES/MEM/p_errors_reg_reg[0]_i_10_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.869 r  VALUES/MEM/p_errors_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.869    VALUES/MEM/p_errors_reg_reg[0]_i_5_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.983 r  VALUES/MEM/p_errors_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.983    VALUES/MEM/p_errors_reg_reg[0]_i_2_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.140 r  VALUES/MEM/p_errors_reg_reg[0]_i_1/CO[1]
                         net (fo=1, routed)           0.000    79.140    VALUES/ERROR_CHECK/percentage[0]
    SLICE_X28Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.516    14.939    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X28Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[0]/C
                         clock pessimism              0.000    14.939    
                         clock uncertainty           -0.665    14.274    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)        0.046    14.320    VALUES/ERROR_CHECK/p_errors_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -79.140    
  -------------------------------------------------------------------
                         slack                                -64.820    

Slack (VIOLATED) :        -61.610ns  (required time - arrival time)
  Source:                 VALUES/MEM/n_chains_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        74.261ns  (logic 34.203ns (46.058%)  route 40.058ns (53.942%))
  Logic Levels:           144  (CARRY4=120 LUT2=1 LUT3=22 LUT4=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.635     1.637    VALUES/MEM/clk_out1
    SLICE_X30Y87         FDCE                                         r  VALUES/MEM/n_chains_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  VALUES/MEM/n_chains_out_reg[5]/Q
                         net (fo=75, routed)          4.054     6.209    VALUES/ERROR_CHECK/n_chains_s2[5]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.333 r  VALUES/ERROR_CHECK/p_errors_reg[6]_i_134/O
                         net (fo=1, routed)           0.000     6.333    VALUES/MEM/p_errors_reg_reg[4]_i_16_0[1]
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.866 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.866    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.983    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.100    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.217    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.334    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.553 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     8.723    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.018 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.018    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.550 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000     9.550    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000     9.664    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000     9.778    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.892    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.049 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.362    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.147 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.147    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.261 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.261    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.375 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.375    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    12.489    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.717 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    13.970    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.283 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.283    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.659 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    14.659    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.776 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    14.776    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.893 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    14.893    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.010 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.010    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.239 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    16.602    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    16.912 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    16.912    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.313 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.313    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    17.427    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    17.541    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    17.655    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.883 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.265    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    19.578 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    19.578    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.979 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    19.979    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.093    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.207    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.321    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.549 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    21.877    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.190 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.190    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.588 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    22.588    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.702 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    22.702    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.816 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    22.816    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.930 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    22.930    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.158 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    24.880    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.193 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.193    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    25.569    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.686 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    25.686    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.803 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    25.803    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.920 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    25.920    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    27.514    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    27.824 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    27.824    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.374 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.374    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    28.488    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.602 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    28.602    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.716 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    28.716    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.944 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.307    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    30.620 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    30.620    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.153 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.153    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.270 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.270    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.387 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.387    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    31.504    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.733 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    32.780    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.090 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.090    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.640 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    33.640    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    33.754    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.868 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    33.868    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.982 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    33.982    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.210 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    35.549    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    35.862 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    35.862    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.395    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.512 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.512    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    36.629    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    36.746    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.197    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    38.507 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    38.507    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.057 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.057    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.171 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.171    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.285 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.285    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.399 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.399    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.627 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    40.912    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.225 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.225    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.775 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    41.775    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.889 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    41.889    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.003 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.003    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.117 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.117    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.345 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.053    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.366 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.366    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.767 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.767    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.881 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    44.881    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    44.995    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.109    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.337 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    46.741    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.054 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.054    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.604 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    47.604    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.718 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    47.718    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.832 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    47.832    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.946 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    47.946    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.174 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    49.488    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    49.801 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    49.801    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.333 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.333    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.447 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.447    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.561 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.561    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.789 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    51.980    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.293 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.293    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.694 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    52.694    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.808 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.808    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.922 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.922    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.036 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.036    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.264 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    54.881    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.194 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.194    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.744 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.744    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.858    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.972 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.972    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.086 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.086    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.314 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    58.613    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    58.926 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    58.926    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.459 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.459    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.576 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.576    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.693 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.693    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.810 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.810    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.062 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          2.110    62.172    VALUES/MEM/percentage[6]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.310    62.482 r  VALUES/MEM/p_errors_reg[5]_i_20/O
                         net (fo=1, routed)           0.000    62.482    VALUES/MEM/p_errors_reg[5]_i_20_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.014 r  VALUES/MEM/p_errors_reg_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.014    VALUES/MEM/p_errors_reg_reg[5]_i_11_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.128 r  VALUES/MEM/p_errors_reg_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.128    VALUES/MEM/p_errors_reg_reg[5]_i_6_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.242 r  VALUES/MEM/p_errors_reg_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.242    VALUES/MEM/p_errors_reg_reg[5]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.492 r  VALUES/MEM/p_errors_reg_reg[5]_i_1/CO[2]
                         net (fo=21, routed)          2.097    65.590    VALUES/MEM/percentage[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.313    65.903 r  VALUES/MEM/p_errors_reg[4]_i_15/O
                         net (fo=1, routed)           0.000    65.903    VALUES/MEM/p_errors_reg[4]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.435 r  VALUES/MEM/p_errors_reg_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.435    VALUES/MEM/p_errors_reg_reg[4]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.549 r  VALUES/MEM/p_errors_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.549    VALUES/MEM/p_errors_reg_reg[4]_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    66.799 r  VALUES/MEM/p_errors_reg_reg[4]_i_1/CO[2]
                         net (fo=21, routed)          1.689    68.487    VALUES/MEM/percentage[4]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.313    68.800 r  VALUES/MEM/p_errors_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    68.800    VALUES/MEM/p_errors_reg[3]_i_12_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.201 r  VALUES/MEM/p_errors_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    69.201    VALUES/MEM/p_errors_reg_reg[3]_i_6_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.315 r  VALUES/MEM/p_errors_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.315    VALUES/MEM/p_errors_reg_reg[3]_i_2_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    69.565 r  VALUES/MEM/p_errors_reg_reg[3]_i_1/CO[2]
                         net (fo=21, routed)          1.497    71.062    VALUES/MEM/percentage[3]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.313    71.375 r  VALUES/MEM/p_errors_reg[2]_i_23/O
                         net (fo=1, routed)           0.000    71.375    VALUES/MEM/p_errors_reg[2]_i_23_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.925 r  VALUES/MEM/p_errors_reg_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    71.925    VALUES/MEM/p_errors_reg_reg[2]_i_16_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.039 r  VALUES/MEM/p_errors_reg_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.039    VALUES/MEM/p_errors_reg_reg[2]_i_11_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.153 r  VALUES/MEM/p_errors_reg_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.153    VALUES/MEM/p_errors_reg_reg[2]_i_6_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.267 r  VALUES/MEM/p_errors_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.267    VALUES/MEM/p_errors_reg_reg[2]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    72.517 r  VALUES/MEM/p_errors_reg_reg[2]_i_1/CO[2]
                         net (fo=21, routed)          1.926    74.444    VALUES/MEM/percentage[2]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.313    74.757 r  VALUES/MEM/p_errors_reg[1]_i_23/O
                         net (fo=1, routed)           0.000    74.757    VALUES/MEM/p_errors_reg[1]_i_23_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.307 r  VALUES/MEM/p_errors_reg_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.307    VALUES/MEM/p_errors_reg_reg[1]_i_16_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.421 r  VALUES/MEM/p_errors_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.421    VALUES/MEM/p_errors_reg_reg[1]_i_11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.535 r  VALUES/MEM/p_errors_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.535    VALUES/MEM/p_errors_reg_reg[1]_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  VALUES/MEM/p_errors_reg_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.649    VALUES/MEM/p_errors_reg_reg[1]_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    75.899 r  VALUES/MEM/p_errors_reg_reg[1]_i_1/CO[2]
                         net (fo=21, routed)          0.000    75.899    VALUES/ERROR_CHECK/percentage[1]
    SLICE_X35Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.514    14.937    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X35Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[1]/C
                         clock pessimism              0.000    14.937    
                         clock uncertainty           -0.665    14.272    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)        0.017    14.289    VALUES/ERROR_CHECK/p_errors_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -75.899    
  -------------------------------------------------------------------
                         slack                                -61.610    

Slack (VIOLATED) :        -58.227ns  (required time - arrival time)
  Source:                 VALUES/MEM/n_chains_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        70.880ns  (logic 32.748ns (46.202%)  route 38.132ns (53.798%))
  Logic Levels:           138  (CARRY4=115 LUT2=1 LUT3=21 LUT4=1)
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.635     1.637    VALUES/MEM/clk_out1
    SLICE_X30Y87         FDCE                                         r  VALUES/MEM/n_chains_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  VALUES/MEM/n_chains_out_reg[5]/Q
                         net (fo=75, routed)          4.054     6.209    VALUES/ERROR_CHECK/n_chains_s2[5]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.333 r  VALUES/ERROR_CHECK/p_errors_reg[6]_i_134/O
                         net (fo=1, routed)           0.000     6.333    VALUES/MEM/p_errors_reg_reg[4]_i_16_0[1]
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.866 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.866    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.983    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.100    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.217    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.334    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.553 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     8.723    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.018 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.018    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.550 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000     9.550    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000     9.664    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000     9.778    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.892    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.049 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.362    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.147 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.147    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.261 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.261    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.375 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.375    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    12.489    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.717 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    13.970    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.283 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.283    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.659 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    14.659    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.776 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    14.776    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.893 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    14.893    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.010 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.010    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.239 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    16.602    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    16.912 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    16.912    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.313 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.313    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    17.427    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    17.541    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    17.655    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.883 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.265    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    19.578 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    19.578    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.979 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    19.979    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.093    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.207    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.321    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.549 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    21.877    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.190 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.190    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.588 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    22.588    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.702 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    22.702    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.816 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    22.816    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.930 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    22.930    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.158 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    24.880    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.193 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.193    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    25.569    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.686 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    25.686    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.803 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    25.803    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.920 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    25.920    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    27.514    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    27.824 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    27.824    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.374 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.374    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    28.488    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.602 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    28.602    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.716 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    28.716    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.944 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.307    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    30.620 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    30.620    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.153 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.153    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.270 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.270    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.387 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.387    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    31.504    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.733 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    32.780    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.090 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.090    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.640 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    33.640    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    33.754    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.868 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    33.868    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.982 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    33.982    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.210 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    35.549    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    35.862 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    35.862    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.395    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.512 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.512    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    36.629    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    36.746    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.197    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    38.507 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    38.507    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.057 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.057    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.171 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.171    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.285 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.285    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.399 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.399    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.627 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    40.912    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.225 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.225    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.775 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    41.775    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.889 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    41.889    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.003 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.003    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.117 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.117    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.345 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.053    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.366 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.366    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.767 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.767    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.881 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    44.881    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    44.995    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.109    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.337 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    46.741    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.054 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.054    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.604 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    47.604    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.718 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    47.718    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.832 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    47.832    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.946 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    47.946    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.174 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    49.488    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    49.801 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    49.801    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.333 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.333    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.447 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.447    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.561 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.561    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.789 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    51.980    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.293 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.293    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.694 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    52.694    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.808 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.808    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.922 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.922    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.036 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.036    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.264 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    54.881    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.194 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.194    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.744 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.744    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.858    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.972 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.972    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.086 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.086    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.314 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    58.613    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    58.926 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    58.926    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.459 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.459    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.576 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.576    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.693 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.693    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.810 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.810    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.062 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          2.110    62.172    VALUES/MEM/percentage[6]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.310    62.482 r  VALUES/MEM/p_errors_reg[5]_i_20/O
                         net (fo=1, routed)           0.000    62.482    VALUES/MEM/p_errors_reg[5]_i_20_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.014 r  VALUES/MEM/p_errors_reg_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.014    VALUES/MEM/p_errors_reg_reg[5]_i_11_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.128 r  VALUES/MEM/p_errors_reg_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.128    VALUES/MEM/p_errors_reg_reg[5]_i_6_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.242 r  VALUES/MEM/p_errors_reg_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.242    VALUES/MEM/p_errors_reg_reg[5]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.492 r  VALUES/MEM/p_errors_reg_reg[5]_i_1/CO[2]
                         net (fo=21, routed)          2.097    65.590    VALUES/MEM/percentage[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.313    65.903 r  VALUES/MEM/p_errors_reg[4]_i_15/O
                         net (fo=1, routed)           0.000    65.903    VALUES/MEM/p_errors_reg[4]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.435 r  VALUES/MEM/p_errors_reg_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.435    VALUES/MEM/p_errors_reg_reg[4]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.549 r  VALUES/MEM/p_errors_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.549    VALUES/MEM/p_errors_reg_reg[4]_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    66.799 r  VALUES/MEM/p_errors_reg_reg[4]_i_1/CO[2]
                         net (fo=21, routed)          1.689    68.487    VALUES/MEM/percentage[4]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.313    68.800 r  VALUES/MEM/p_errors_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    68.800    VALUES/MEM/p_errors_reg[3]_i_12_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.201 r  VALUES/MEM/p_errors_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    69.201    VALUES/MEM/p_errors_reg_reg[3]_i_6_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.315 r  VALUES/MEM/p_errors_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.315    VALUES/MEM/p_errors_reg_reg[3]_i_2_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    69.565 r  VALUES/MEM/p_errors_reg_reg[3]_i_1/CO[2]
                         net (fo=21, routed)          1.497    71.062    VALUES/MEM/percentage[3]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.313    71.375 r  VALUES/MEM/p_errors_reg[2]_i_23/O
                         net (fo=1, routed)           0.000    71.375    VALUES/MEM/p_errors_reg[2]_i_23_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.925 r  VALUES/MEM/p_errors_reg_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    71.925    VALUES/MEM/p_errors_reg_reg[2]_i_16_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.039 r  VALUES/MEM/p_errors_reg_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.039    VALUES/MEM/p_errors_reg_reg[2]_i_11_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.153 r  VALUES/MEM/p_errors_reg_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.153    VALUES/MEM/p_errors_reg_reg[2]_i_6_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.267 r  VALUES/MEM/p_errors_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.267    VALUES/MEM/p_errors_reg_reg[2]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    72.517 r  VALUES/MEM/p_errors_reg_reg[2]_i_1/CO[2]
                         net (fo=21, routed)          0.000    72.517    VALUES/ERROR_CHECK/percentage[2]
    SLICE_X31Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.515    14.938    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X31Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[2]/C
                         clock pessimism              0.000    14.938    
                         clock uncertainty           -0.665    14.273    
    SLICE_X31Y85         FDRE (Setup_fdre_C_D)        0.017    14.290    VALUES/ERROR_CHECK/p_errors_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -72.517    
  -------------------------------------------------------------------
                         slack                                -58.227    

Slack (VIOLATED) :        -55.277ns  (required time - arrival time)
  Source:                 VALUES/MEM/n_chains_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        67.928ns  (logic 31.293ns (46.068%)  route 36.635ns (53.932%))
  Logic Levels:           132  (CARRY4=110 LUT2=1 LUT3=20 LUT4=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.635     1.637    VALUES/MEM/clk_out1
    SLICE_X30Y87         FDCE                                         r  VALUES/MEM/n_chains_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  VALUES/MEM/n_chains_out_reg[5]/Q
                         net (fo=75, routed)          4.054     6.209    VALUES/ERROR_CHECK/n_chains_s2[5]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.333 r  VALUES/ERROR_CHECK/p_errors_reg[6]_i_134/O
                         net (fo=1, routed)           0.000     6.333    VALUES/MEM/p_errors_reg_reg[4]_i_16_0[1]
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.866 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.866    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.983    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.100    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.217    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.334    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.553 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     8.723    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.018 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.018    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.550 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000     9.550    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000     9.664    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000     9.778    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.892    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.049 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.362    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.147 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.147    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.261 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.261    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.375 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.375    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    12.489    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.717 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    13.970    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.283 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.283    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.659 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    14.659    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.776 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    14.776    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.893 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    14.893    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.010 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.010    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.239 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    16.602    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    16.912 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    16.912    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.313 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.313    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    17.427    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    17.541    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    17.655    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.883 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.265    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    19.578 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    19.578    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.979 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    19.979    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.093    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.207    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.321    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.549 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    21.877    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.190 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.190    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.588 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    22.588    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.702 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    22.702    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.816 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    22.816    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.930 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    22.930    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.158 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    24.880    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.193 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.193    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    25.569    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.686 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    25.686    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.803 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    25.803    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.920 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    25.920    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    27.514    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    27.824 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    27.824    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.374 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.374    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    28.488    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.602 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    28.602    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.716 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    28.716    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.944 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.307    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    30.620 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    30.620    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.153 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.153    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.270 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.270    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.387 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.387    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    31.504    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.733 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    32.780    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.090 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.090    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.640 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    33.640    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    33.754    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.868 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    33.868    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.982 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    33.982    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.210 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    35.549    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    35.862 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    35.862    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.395    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.512 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.512    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    36.629    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    36.746    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.197    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    38.507 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    38.507    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.057 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.057    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.171 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.171    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.285 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.285    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.399 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.399    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.627 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    40.912    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.225 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.225    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.775 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    41.775    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.889 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    41.889    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.003 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.003    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.117 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.117    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.345 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.053    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.366 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.366    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.767 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.767    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.881 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    44.881    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    44.995    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.109    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.337 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    46.741    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.054 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.054    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.604 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    47.604    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.718 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    47.718    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.832 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    47.832    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.946 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    47.946    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.174 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    49.488    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    49.801 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    49.801    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.333 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.333    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.447 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.447    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.561 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.561    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.789 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    51.980    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.293 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.293    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.694 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    52.694    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.808 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.808    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.922 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.922    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.036 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.036    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.264 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    54.881    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.194 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.194    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.744 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.744    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.858    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.972 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.972    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.086 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.086    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.314 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    58.613    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    58.926 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    58.926    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.459 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.459    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.576 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.576    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.693 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.693    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.810 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.810    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.062 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          2.110    62.172    VALUES/MEM/percentage[6]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.310    62.482 r  VALUES/MEM/p_errors_reg[5]_i_20/O
                         net (fo=1, routed)           0.000    62.482    VALUES/MEM/p_errors_reg[5]_i_20_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.014 r  VALUES/MEM/p_errors_reg_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.014    VALUES/MEM/p_errors_reg_reg[5]_i_11_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.128 r  VALUES/MEM/p_errors_reg_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.128    VALUES/MEM/p_errors_reg_reg[5]_i_6_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.242 r  VALUES/MEM/p_errors_reg_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.242    VALUES/MEM/p_errors_reg_reg[5]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.492 r  VALUES/MEM/p_errors_reg_reg[5]_i_1/CO[2]
                         net (fo=21, routed)          2.097    65.590    VALUES/MEM/percentage[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.313    65.903 r  VALUES/MEM/p_errors_reg[4]_i_15/O
                         net (fo=1, routed)           0.000    65.903    VALUES/MEM/p_errors_reg[4]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.435 r  VALUES/MEM/p_errors_reg_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.435    VALUES/MEM/p_errors_reg_reg[4]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.549 r  VALUES/MEM/p_errors_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.549    VALUES/MEM/p_errors_reg_reg[4]_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    66.799 r  VALUES/MEM/p_errors_reg_reg[4]_i_1/CO[2]
                         net (fo=21, routed)          1.689    68.487    VALUES/MEM/percentage[4]
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.313    68.800 r  VALUES/MEM/p_errors_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    68.800    VALUES/MEM/p_errors_reg[3]_i_12_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.201 r  VALUES/MEM/p_errors_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    69.201    VALUES/MEM/p_errors_reg_reg[3]_i_6_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.315 r  VALUES/MEM/p_errors_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.315    VALUES/MEM/p_errors_reg_reg[3]_i_2_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    69.565 r  VALUES/MEM/p_errors_reg_reg[3]_i_1/CO[2]
                         net (fo=21, routed)          0.000    69.565    VALUES/ERROR_CHECK/percentage[3]
    SLICE_X39Y86         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.513    14.936    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X39Y86         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[3]/C
                         clock pessimism              0.000    14.936    
                         clock uncertainty           -0.665    14.271    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.017    14.288    VALUES/ERROR_CHECK/p_errors_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -69.565    
  -------------------------------------------------------------------
                         slack                                -55.277    

Slack (VIOLATED) :        -52.512ns  (required time - arrival time)
  Source:                 VALUES/MEM/n_chains_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        65.161ns  (logic 30.215ns (46.370%)  route 34.946ns (53.630%))
  Logic Levels:           128  (CARRY4=107 LUT2=1 LUT3=19 LUT4=1)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.635     1.637    VALUES/MEM/clk_out1
    SLICE_X30Y87         FDCE                                         r  VALUES/MEM/n_chains_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  VALUES/MEM/n_chains_out_reg[5]/Q
                         net (fo=75, routed)          4.054     6.209    VALUES/ERROR_CHECK/n_chains_s2[5]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.333 r  VALUES/ERROR_CHECK/p_errors_reg[6]_i_134/O
                         net (fo=1, routed)           0.000     6.333    VALUES/MEM/p_errors_reg_reg[4]_i_16_0[1]
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.866 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.866    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.983    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.100    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.217    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.334    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.553 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     8.723    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.018 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.018    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.550 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000     9.550    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000     9.664    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000     9.778    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.892    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.049 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.362    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.147 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.147    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.261 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.261    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.375 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.375    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    12.489    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.717 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    13.970    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.283 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.283    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.659 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    14.659    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.776 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    14.776    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.893 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    14.893    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.010 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.010    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.239 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    16.602    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    16.912 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    16.912    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.313 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.313    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    17.427    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    17.541    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    17.655    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.883 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.265    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    19.578 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    19.578    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.979 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    19.979    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.093    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.207    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.321    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.549 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    21.877    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.190 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.190    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.588 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    22.588    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.702 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    22.702    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.816 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    22.816    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.930 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    22.930    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.158 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    24.880    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.193 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.193    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    25.569    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.686 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    25.686    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.803 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    25.803    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.920 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    25.920    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    27.514    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    27.824 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    27.824    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.374 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.374    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    28.488    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.602 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    28.602    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.716 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    28.716    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.944 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.307    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    30.620 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    30.620    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.153 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.153    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.270 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.270    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.387 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.387    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    31.504    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.733 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    32.780    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.090 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.090    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.640 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    33.640    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    33.754    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.868 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    33.868    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.982 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    33.982    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.210 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    35.549    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    35.862 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    35.862    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.395    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.512 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.512    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    36.629    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    36.746    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.197    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    38.507 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    38.507    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.057 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.057    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.171 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.171    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.285 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.285    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.399 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.399    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.627 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    40.912    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.225 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.225    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.775 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    41.775    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.889 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    41.889    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.003 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.003    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.117 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.117    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.345 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.053    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.366 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.366    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.767 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.767    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.881 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    44.881    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    44.995    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.109    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.337 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    46.741    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.054 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.054    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.604 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    47.604    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.718 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    47.718    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.832 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    47.832    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.946 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    47.946    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.174 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    49.488    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    49.801 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    49.801    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.333 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.333    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.447 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.447    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.561 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.561    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.789 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    51.980    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.293 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.293    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.694 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    52.694    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.808 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.808    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.922 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.922    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.036 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.036    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.264 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    54.881    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.194 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.194    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.744 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.744    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.858    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.972 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.972    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.086 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.086    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.314 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    58.613    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    58.926 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    58.926    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.459 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.459    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.576 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.576    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.693 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.693    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.810 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.810    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.062 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          2.110    62.172    VALUES/MEM/percentage[6]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.310    62.482 r  VALUES/MEM/p_errors_reg[5]_i_20/O
                         net (fo=1, routed)           0.000    62.482    VALUES/MEM/p_errors_reg[5]_i_20_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.014 r  VALUES/MEM/p_errors_reg_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.014    VALUES/MEM/p_errors_reg_reg[5]_i_11_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.128 r  VALUES/MEM/p_errors_reg_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.128    VALUES/MEM/p_errors_reg_reg[5]_i_6_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.242 r  VALUES/MEM/p_errors_reg_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.242    VALUES/MEM/p_errors_reg_reg[5]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.492 r  VALUES/MEM/p_errors_reg_reg[5]_i_1/CO[2]
                         net (fo=21, routed)          2.097    65.590    VALUES/MEM/percentage[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.313    65.903 r  VALUES/MEM/p_errors_reg[4]_i_15/O
                         net (fo=1, routed)           0.000    65.903    VALUES/MEM/p_errors_reg[4]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.435 r  VALUES/MEM/p_errors_reg_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.435    VALUES/MEM/p_errors_reg_reg[4]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.549 r  VALUES/MEM/p_errors_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.549    VALUES/MEM/p_errors_reg_reg[4]_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    66.799 r  VALUES/MEM/p_errors_reg_reg[4]_i_1/CO[2]
                         net (fo=21, routed)          0.000    66.799    VALUES/ERROR_CHECK/percentage[4]
    SLICE_X36Y82         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.511    14.934    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X36Y82         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[4]/C
                         clock pessimism              0.000    14.934    
                         clock uncertainty           -0.665    14.269    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)        0.017    14.286    VALUES/ERROR_CHECK/p_errors_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                         -66.799    
  -------------------------------------------------------------------
                         slack                                -52.512    

Slack (VIOLATED) :        -49.204ns  (required time - arrival time)
  Source:                 VALUES/MEM/n_chains_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.855ns  (logic 29.006ns (46.894%)  route 32.849ns (53.106%))
  Logic Levels:           124  (CARRY4=104 LUT2=1 LUT3=18 LUT4=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.635     1.637    VALUES/MEM/clk_out1
    SLICE_X30Y87         FDCE                                         r  VALUES/MEM/n_chains_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  VALUES/MEM/n_chains_out_reg[5]/Q
                         net (fo=75, routed)          4.054     6.209    VALUES/ERROR_CHECK/n_chains_s2[5]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.333 r  VALUES/ERROR_CHECK/p_errors_reg[6]_i_134/O
                         net (fo=1, routed)           0.000     6.333    VALUES/MEM/p_errors_reg_reg[4]_i_16_0[1]
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.866 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.866    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.983    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.100    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.217    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.334    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.553 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     8.723    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.018 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.018    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.550 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000     9.550    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000     9.664    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000     9.778    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.892    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.049 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.362    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.147 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.147    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.261 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.261    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.375 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.375    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    12.489    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.717 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    13.970    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.283 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.283    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.659 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    14.659    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.776 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    14.776    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.893 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    14.893    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.010 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.010    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.239 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    16.602    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    16.912 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    16.912    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.313 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.313    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    17.427    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    17.541    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    17.655    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.883 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.265    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    19.578 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    19.578    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.979 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    19.979    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.093    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.207    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.321    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.549 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    21.877    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.190 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.190    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.588 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    22.588    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.702 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    22.702    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.816 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    22.816    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.930 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    22.930    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.158 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    24.880    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.193 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.193    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    25.569    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.686 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    25.686    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.803 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    25.803    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.920 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    25.920    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    27.514    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    27.824 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    27.824    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.374 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.374    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    28.488    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.602 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    28.602    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.716 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    28.716    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.944 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.307    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    30.620 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    30.620    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.153 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.153    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.270 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.270    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.387 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.387    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    31.504    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.733 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    32.780    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.090 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.090    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.640 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    33.640    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    33.754    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.868 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    33.868    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.982 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    33.982    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.210 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    35.549    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    35.862 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    35.862    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.395    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.512 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.512    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    36.629    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    36.746    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.197    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    38.507 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    38.507    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.057 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.057    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.171 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.171    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.285 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.285    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.399 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.399    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.627 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    40.912    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.225 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.225    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.775 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    41.775    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.889 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    41.889    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.003 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.003    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.117 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.117    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.345 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.053    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.366 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.366    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.767 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.767    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.881 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    44.881    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    44.995    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.109    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.337 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    46.741    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.054 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.054    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.604 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    47.604    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.718 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    47.718    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.832 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    47.832    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.946 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    47.946    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.174 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    49.488    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    49.801 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    49.801    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.333 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.333    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.447 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.447    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.561 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.561    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.789 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    51.980    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.293 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.293    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.694 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    52.694    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.808 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.808    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.922 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.922    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.036 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.036    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.264 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    54.881    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.194 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.194    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.744 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.744    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.858    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.972 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.972    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.086 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.086    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.314 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    58.613    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    58.926 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    58.926    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.459 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.459    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.576 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.576    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.693 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.693    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.810 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.810    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.062 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          2.110    62.172    VALUES/MEM/percentage[6]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.310    62.482 r  VALUES/MEM/p_errors_reg[5]_i_20/O
                         net (fo=1, routed)           0.000    62.482    VALUES/MEM/p_errors_reg[5]_i_20_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.014 r  VALUES/MEM/p_errors_reg_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.014    VALUES/MEM/p_errors_reg_reg[5]_i_11_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.128 r  VALUES/MEM/p_errors_reg_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.128    VALUES/MEM/p_errors_reg_reg[5]_i_6_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.242 r  VALUES/MEM/p_errors_reg_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.242    VALUES/MEM/p_errors_reg_reg[5]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.492 r  VALUES/MEM/p_errors_reg_reg[5]_i_1/CO[2]
                         net (fo=21, routed)          0.000    63.492    VALUES/ERROR_CHECK/percentage[5]
    SLICE_X33Y83         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.513    14.936    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X33Y83         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[5]/C
                         clock pessimism              0.000    14.936    
                         clock uncertainty           -0.665    14.271    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.017    14.288    VALUES/ERROR_CHECK/p_errors_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -63.492    
  -------------------------------------------------------------------
                         slack                                -49.204    

Slack (VIOLATED) :        -45.725ns  (required time - arrival time)
  Source:                 VALUES/MEM/n_chains_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        58.424ns  (logic 27.686ns (47.388%)  route 30.738ns (52.612%))
  Logic Levels:           119  (CARRY4=100 LUT2=1 LUT3=17 LUT4=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.635     1.637    VALUES/MEM/clk_out1
    SLICE_X30Y87         FDCE                                         r  VALUES/MEM/n_chains_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  VALUES/MEM/n_chains_out_reg[5]/Q
                         net (fo=75, routed)          4.054     6.209    VALUES/ERROR_CHECK/n_chains_s2[5]
    SLICE_X38Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.333 r  VALUES/ERROR_CHECK/p_errors_reg[6]_i_134/O
                         net (fo=1, routed)           0.000     6.333    VALUES/MEM/p_errors_reg_reg[4]_i_16_0[1]
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.866 r  VALUES/MEM/p_errors_reg_reg[6]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.866    VALUES/MEM/p_errors_reg_reg[6]_i_91_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  VALUES/MEM/p_errors_reg_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.983    VALUES/MEM/p_errors_reg_reg[6]_i_98_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  VALUES/MEM/p_errors_reg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.100    VALUES/ERROR_CHECK/p_errors_reg[6]_i_291[0]
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288/CO[3]
                         net (fo=1, routed)           0.000     7.217    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_288_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387/CO[3]
                         net (fo=1, routed)           0.000     7.334    VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_387_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.553 r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]_i_493/O[0]
                         net (fo=2, routed)           1.169     8.723    VALUES/MEM/p_errors_reg_reg[6]_i_456_0[8]
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.295     9.018 r  VALUES/MEM/p_errors_reg[6]_i_497/O
                         net (fo=1, routed)           0.000     9.018    VALUES/MEM/p_errors_reg[6]_i_497_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.550 r  VALUES/MEM/p_errors_reg_reg[6]_i_456/CO[3]
                         net (fo=1, routed)           0.000     9.550    VALUES/MEM/p_errors_reg_reg[6]_i_456_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  VALUES/MEM/p_errors_reg_reg[6]_i_451/CO[3]
                         net (fo=1, routed)           0.000     9.664    VALUES/MEM/p_errors_reg_reg[6]_i_451_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  VALUES/MEM/p_errors_reg_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000     9.778    VALUES/MEM/p_errors_reg_reg[6]_i_446_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  VALUES/MEM/p_errors_reg_reg[6]_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.892    VALUES/MEM/p_errors_reg_reg[6]_i_442_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.049 r  VALUES/MEM/p_errors_reg_reg[6]_i_441/CO[1]
                         net (fo=20, routed)          1.313    11.362    VALUES/MEM/p_errors_reg_reg[6]_i_441_n_2
    SLICE_X35Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.147 r  VALUES/MEM/p_errors_reg_reg[6]_i_433/CO[3]
                         net (fo=1, routed)           0.000    12.147    VALUES/MEM/p_errors_reg_reg[6]_i_433_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.261 r  VALUES/MEM/p_errors_reg_reg[6]_i_428/CO[3]
                         net (fo=1, routed)           0.000    12.261    VALUES/MEM/p_errors_reg_reg[6]_i_428_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.375 r  VALUES/MEM/p_errors_reg_reg[6]_i_423/CO[3]
                         net (fo=1, routed)           0.000    12.375    VALUES/MEM/p_errors_reg_reg[6]_i_423_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  VALUES/MEM/p_errors_reg_reg[6]_i_419/CO[3]
                         net (fo=1, routed)           0.000    12.489    VALUES/MEM/p_errors_reg_reg[6]_i_419_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.717 r  VALUES/MEM/p_errors_reg_reg[6]_i_418/CO[2]
                         net (fo=20, routed)          1.253    13.970    VALUES/MEM/p_errors_reg_reg[6]_i_418_n_1
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.283 r  VALUES/MEM/p_errors_reg[6]_i_438/O
                         net (fo=1, routed)           0.000    14.283    VALUES/MEM/p_errors_reg[6]_i_438_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.659 r  VALUES/MEM/p_errors_reg_reg[6]_i_406/CO[3]
                         net (fo=1, routed)           0.000    14.659    VALUES/MEM/p_errors_reg_reg[6]_i_406_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.776 r  VALUES/MEM/p_errors_reg_reg[6]_i_401/CO[3]
                         net (fo=1, routed)           0.000    14.776    VALUES/MEM/p_errors_reg_reg[6]_i_401_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.893 r  VALUES/MEM/p_errors_reg_reg[6]_i_396/CO[3]
                         net (fo=1, routed)           0.000    14.893    VALUES/MEM/p_errors_reg_reg[6]_i_396_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.010 r  VALUES/MEM/p_errors_reg_reg[6]_i_392/CO[3]
                         net (fo=1, routed)           0.000    15.010    VALUES/MEM/p_errors_reg_reg[6]_i_392_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.239 r  VALUES/MEM/p_errors_reg_reg[6]_i_391/CO[2]
                         net (fo=20, routed)          1.363    16.602    VALUES/MEM/p_errors_reg_reg[6]_i_391_n_1
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.310    16.912 r  VALUES/MEM/p_errors_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    16.912    VALUES/MEM/p_errors_reg[6]_i_411_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.313 r  VALUES/MEM/p_errors_reg_reg[6]_i_382/CO[3]
                         net (fo=1, routed)           0.000    17.313    VALUES/MEM/p_errors_reg_reg[6]_i_382_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.427 r  VALUES/MEM/p_errors_reg_reg[6]_i_377/CO[3]
                         net (fo=1, routed)           0.000    17.427    VALUES/MEM/p_errors_reg_reg[6]_i_377_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.541 r  VALUES/MEM/p_errors_reg_reg[6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    17.541    VALUES/MEM/p_errors_reg_reg[6]_i_372_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.655 r  VALUES/MEM/p_errors_reg_reg[6]_i_368/CO[3]
                         net (fo=1, routed)           0.000    17.655    VALUES/MEM/p_errors_reg_reg[6]_i_368_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.883 r  VALUES/MEM/p_errors_reg_reg[6]_i_367/CO[2]
                         net (fo=20, routed)          1.382    19.265    VALUES/MEM/p_errors_reg_reg[6]_i_367_n_1
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.313    19.578 r  VALUES/MEM/p_errors_reg[6]_i_388/O
                         net (fo=1, routed)           0.000    19.578    VALUES/MEM/p_errors_reg[6]_i_388_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.979 r  VALUES/MEM/p_errors_reg_reg[6]_i_359/CO[3]
                         net (fo=1, routed)           0.000    19.979    VALUES/MEM/p_errors_reg_reg[6]_i_359_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  VALUES/MEM/p_errors_reg_reg[6]_i_354/CO[3]
                         net (fo=1, routed)           0.000    20.093    VALUES/MEM/p_errors_reg_reg[6]_i_354_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  VALUES/MEM/p_errors_reg_reg[6]_i_349/CO[3]
                         net (fo=1, routed)           0.000    20.207    VALUES/MEM/p_errors_reg_reg[6]_i_349_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.321 r  VALUES/MEM/p_errors_reg_reg[6]_i_345/CO[3]
                         net (fo=1, routed)           0.000    20.321    VALUES/MEM/p_errors_reg_reg[6]_i_345_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.549 r  VALUES/MEM/p_errors_reg_reg[6]_i_344/CO[2]
                         net (fo=20, routed)          1.328    21.877    VALUES/MEM/p_errors_reg_reg[6]_i_344_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.313    22.190 r  VALUES/MEM/p_errors_reg[6]_i_365/O
                         net (fo=1, routed)           0.000    22.190    VALUES/MEM/p_errors_reg[6]_i_365_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.588 r  VALUES/MEM/p_errors_reg_reg[6]_i_336/CO[3]
                         net (fo=1, routed)           0.000    22.588    VALUES/MEM/p_errors_reg_reg[6]_i_336_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.702 r  VALUES/MEM/p_errors_reg_reg[6]_i_331/CO[3]
                         net (fo=1, routed)           0.000    22.702    VALUES/MEM/p_errors_reg_reg[6]_i_331_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.816 r  VALUES/MEM/p_errors_reg_reg[6]_i_326/CO[3]
                         net (fo=1, routed)           0.000    22.816    VALUES/MEM/p_errors_reg_reg[6]_i_326_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.930 r  VALUES/MEM/p_errors_reg_reg[6]_i_322/CO[3]
                         net (fo=1, routed)           0.000    22.930    VALUES/MEM/p_errors_reg_reg[6]_i_322_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.158 r  VALUES/MEM/p_errors_reg_reg[6]_i_321/CO[2]
                         net (fo=20, routed)          1.722    24.880    VALUES/MEM/p_errors_reg_reg[6]_i_321_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    25.193 r  VALUES/MEM/p_errors_reg[6]_i_341/O
                         net (fo=1, routed)           0.000    25.193    VALUES/MEM/p_errors_reg[6]_i_341_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.569 r  VALUES/MEM/p_errors_reg_reg[6]_i_307/CO[3]
                         net (fo=1, routed)           0.000    25.569    VALUES/MEM/p_errors_reg_reg[6]_i_307_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.686 r  VALUES/MEM/p_errors_reg_reg[6]_i_302/CO[3]
                         net (fo=1, routed)           0.000    25.686    VALUES/MEM/p_errors_reg_reg[6]_i_302_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.803 r  VALUES/MEM/p_errors_reg_reg[6]_i_297/CO[3]
                         net (fo=1, routed)           0.000    25.803    VALUES/MEM/p_errors_reg_reg[6]_i_297_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.920 r  VALUES/MEM/p_errors_reg_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000    25.920    VALUES/MEM/p_errors_reg_reg[6]_i_293_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.149 r  VALUES/MEM/p_errors_reg_reg[6]_i_292/CO[2]
                         net (fo=20, routed)          1.365    27.514    VALUES/MEM/p_errors_reg_reg[6]_i_292_n_1
    SLICE_X47Y80         LUT3 (Prop_lut3_I0_O)        0.310    27.824 r  VALUES/MEM/p_errors_reg[6]_i_314/O
                         net (fo=1, routed)           0.000    27.824    VALUES/MEM/p_errors_reg[6]_i_314_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.374 r  VALUES/MEM/p_errors_reg_reg[6]_i_283/CO[3]
                         net (fo=1, routed)           0.000    28.374    VALUES/MEM/p_errors_reg_reg[6]_i_283_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  VALUES/MEM/p_errors_reg_reg[6]_i_278/CO[3]
                         net (fo=1, routed)           0.000    28.488    VALUES/MEM/p_errors_reg_reg[6]_i_278_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.602 r  VALUES/MEM/p_errors_reg_reg[6]_i_273/CO[3]
                         net (fo=1, routed)           0.000    28.602    VALUES/MEM/p_errors_reg_reg[6]_i_273_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.716 r  VALUES/MEM/p_errors_reg_reg[6]_i_269/CO[3]
                         net (fo=1, routed)           0.000    28.716    VALUES/MEM/p_errors_reg_reg[6]_i_269_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.944 r  VALUES/MEM/p_errors_reg_reg[6]_i_268/CO[2]
                         net (fo=20, routed)          1.363    30.307    VALUES/MEM/p_errors_reg_reg[6]_i_268_n_1
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.313    30.620 r  VALUES/MEM/p_errors_reg[6]_i_291/O
                         net (fo=1, routed)           0.000    30.620    VALUES/MEM/p_errors_reg[6]_i_291_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.153 r  VALUES/MEM/p_errors_reg_reg[6]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.153    VALUES/MEM/p_errors_reg_reg[6]_i_260_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.270 r  VALUES/MEM/p_errors_reg_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.270    VALUES/MEM/p_errors_reg_reg[6]_i_255_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.387 r  VALUES/MEM/p_errors_reg_reg[6]_i_250/CO[3]
                         net (fo=1, routed)           0.000    31.387    VALUES/MEM/p_errors_reg_reg[6]_i_250_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.504 r  VALUES/MEM/p_errors_reg_reg[6]_i_246/CO[3]
                         net (fo=1, routed)           0.000    31.504    VALUES/MEM/p_errors_reg_reg[6]_i_246_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.733 r  VALUES/MEM/p_errors_reg_reg[6]_i_245/CO[2]
                         net (fo=20, routed)          1.047    32.780    VALUES/MEM/p_errors_reg_reg[6]_i_245_n_1
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.310    33.090 r  VALUES/MEM/p_errors_reg[6]_i_267/O
                         net (fo=1, routed)           0.000    33.090    VALUES/MEM/p_errors_reg[6]_i_267_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.640 r  VALUES/MEM/p_errors_reg_reg[6]_i_237/CO[3]
                         net (fo=1, routed)           0.000    33.640    VALUES/MEM/p_errors_reg_reg[6]_i_237_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.754 r  VALUES/MEM/p_errors_reg_reg[6]_i_232/CO[3]
                         net (fo=1, routed)           0.000    33.754    VALUES/MEM/p_errors_reg_reg[6]_i_232_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.868 r  VALUES/MEM/p_errors_reg_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    33.868    VALUES/MEM/p_errors_reg_reg[6]_i_227_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.982 r  VALUES/MEM/p_errors_reg_reg[6]_i_223/CO[3]
                         net (fo=1, routed)           0.000    33.982    VALUES/MEM/p_errors_reg_reg[6]_i_223_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.210 r  VALUES/MEM/p_errors_reg_reg[6]_i_222/CO[2]
                         net (fo=20, routed)          1.339    35.549    VALUES/MEM/p_errors_reg_reg[6]_i_222_n_1
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.313    35.862 r  VALUES/MEM/p_errors_reg[6]_i_244/O
                         net (fo=1, routed)           0.000    35.862    VALUES/MEM/p_errors_reg[6]_i_244_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.395 r  VALUES/MEM/p_errors_reg_reg[6]_i_206/CO[3]
                         net (fo=1, routed)           0.000    36.395    VALUES/MEM/p_errors_reg_reg[6]_i_206_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.512 r  VALUES/MEM/p_errors_reg_reg[6]_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.512    VALUES/MEM/p_errors_reg_reg[6]_i_201_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.629 r  VALUES/MEM/p_errors_reg_reg[6]_i_196/CO[3]
                         net (fo=1, routed)           0.000    36.629    VALUES/MEM/p_errors_reg_reg[6]_i_196_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.746 r  VALUES/MEM/p_errors_reg_reg[6]_i_192/CO[3]
                         net (fo=1, routed)           0.000    36.746    VALUES/MEM/p_errors_reg_reg[6]_i_192_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.975 r  VALUES/MEM/p_errors_reg_reg[6]_i_191/CO[2]
                         net (fo=20, routed)          1.222    38.197    VALUES/MEM/p_errors_reg_reg[6]_i_191_n_1
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.310    38.507 r  VALUES/MEM/p_errors_reg[6]_i_213/O
                         net (fo=1, routed)           0.000    38.507    VALUES/MEM/p_errors_reg[6]_i_213_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.057 r  VALUES/MEM/p_errors_reg_reg[6]_i_182/CO[3]
                         net (fo=1, routed)           0.000    39.057    VALUES/MEM/p_errors_reg_reg[6]_i_182_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.171 r  VALUES/MEM/p_errors_reg_reg[6]_i_177/CO[3]
                         net (fo=1, routed)           0.000    39.171    VALUES/MEM/p_errors_reg_reg[6]_i_177_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.285 r  VALUES/MEM/p_errors_reg_reg[6]_i_172/CO[3]
                         net (fo=1, routed)           0.000    39.285    VALUES/MEM/p_errors_reg_reg[6]_i_172_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.399 r  VALUES/MEM/p_errors_reg_reg[6]_i_168/CO[3]
                         net (fo=1, routed)           0.000    39.399    VALUES/MEM/p_errors_reg_reg[6]_i_168_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.627 r  VALUES/MEM/p_errors_reg_reg[6]_i_167/CO[2]
                         net (fo=20, routed)          1.286    40.912    VALUES/MEM/p_errors_reg_reg[6]_i_167_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.313    41.225 r  VALUES/MEM/p_errors_reg[6]_i_190/O
                         net (fo=1, routed)           0.000    41.225    VALUES/MEM/p_errors_reg[6]_i_190_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.775 r  VALUES/MEM/p_errors_reg_reg[6]_i_159/CO[3]
                         net (fo=1, routed)           0.000    41.775    VALUES/MEM/p_errors_reg_reg[6]_i_159_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.889 r  VALUES/MEM/p_errors_reg_reg[6]_i_154/CO[3]
                         net (fo=1, routed)           0.000    41.889    VALUES/MEM/p_errors_reg_reg[6]_i_154_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.003 r  VALUES/MEM/p_errors_reg_reg[6]_i_149/CO[3]
                         net (fo=1, routed)           0.000    42.003    VALUES/MEM/p_errors_reg_reg[6]_i_149_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.117 r  VALUES/MEM/p_errors_reg_reg[6]_i_145/CO[3]
                         net (fo=1, routed)           0.000    42.117    VALUES/MEM/p_errors_reg_reg[6]_i_145_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.345 r  VALUES/MEM/p_errors_reg_reg[6]_i_144/CO[2]
                         net (fo=20, routed)          1.707    44.053    VALUES/MEM/p_errors_reg_reg[6]_i_144_n_1
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.313    44.366 r  VALUES/MEM/p_errors_reg[6]_i_164/O
                         net (fo=1, routed)           0.000    44.366    VALUES/MEM/p_errors_reg[6]_i_164_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.767 r  VALUES/MEM/p_errors_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000    44.767    VALUES/MEM/p_errors_reg_reg[6]_i_120_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.881 r  VALUES/MEM/p_errors_reg_reg[6]_i_115/CO[3]
                         net (fo=1, routed)           0.000    44.881    VALUES/MEM/p_errors_reg_reg[6]_i_115_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.995 r  VALUES/MEM/p_errors_reg_reg[6]_i_110/CO[3]
                         net (fo=1, routed)           0.000    44.995    VALUES/MEM/p_errors_reg_reg[6]_i_110_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.109 r  VALUES/MEM/p_errors_reg_reg[6]_i_106/CO[3]
                         net (fo=1, routed)           0.000    45.109    VALUES/MEM/p_errors_reg_reg[6]_i_106_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.337 r  VALUES/MEM/p_errors_reg_reg[6]_i_105/CO[2]
                         net (fo=20, routed)          1.404    46.741    VALUES/MEM/p_errors_reg_reg[6]_i_105_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.313    47.054 r  VALUES/MEM/p_errors_reg[6]_i_127/O
                         net (fo=1, routed)           0.000    47.054    VALUES/MEM/p_errors_reg[6]_i_127_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.604 r  VALUES/MEM/p_errors_reg_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    47.604    VALUES/MEM/p_errors_reg_reg[6]_i_86_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.718 r  VALUES/MEM/p_errors_reg_reg[6]_i_81/CO[3]
                         net (fo=1, routed)           0.000    47.718    VALUES/MEM/p_errors_reg_reg[6]_i_81_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.832 r  VALUES/MEM/p_errors_reg_reg[6]_i_76/CO[3]
                         net (fo=1, routed)           0.000    47.832    VALUES/MEM/p_errors_reg_reg[6]_i_76_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.946 r  VALUES/MEM/p_errors_reg_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000    47.946    VALUES/MEM/p_errors_reg_reg[6]_i_72_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.174 r  VALUES/MEM/p_errors_reg_reg[6]_i_71/CO[2]
                         net (fo=20, routed)          1.314    49.488    VALUES/MEM/p_errors_reg_reg[6]_i_71_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    49.801 r  VALUES/MEM/p_errors_reg[6]_i_90/O
                         net (fo=1, routed)           0.000    49.801    VALUES/MEM/p_errors_reg[6]_i_90_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.333 r  VALUES/MEM/p_errors_reg_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.333    VALUES/MEM/p_errors_reg_reg[6]_i_50_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.447 r  VALUES/MEM/p_errors_reg_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    50.447    VALUES/MEM/p_errors_reg_reg[6]_i_45_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.561 r  VALUES/MEM/p_errors_reg_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.561    VALUES/MEM/p_errors_reg_reg[6]_i_41_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.789 r  VALUES/MEM/p_errors_reg_reg[6]_i_40/CO[2]
                         net (fo=20, routed)          1.190    51.980    VALUES/MEM/p_errors_reg_reg[6]_i_40_n_1
    SLICE_X45Y80         LUT3 (Prop_lut3_I0_O)        0.313    52.293 r  VALUES/MEM/p_errors_reg[6]_i_99/O
                         net (fo=1, routed)           0.000    52.293    VALUES/MEM/p_errors_reg[6]_i_99_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.694 r  VALUES/MEM/p_errors_reg_reg[6]_i_61/CO[3]
                         net (fo=1, routed)           0.000    52.694    VALUES/MEM/p_errors_reg_reg[6]_i_61_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.808 r  VALUES/MEM/p_errors_reg_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.808    VALUES/MEM/p_errors_reg_reg[6]_i_35_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.922 r  VALUES/MEM/p_errors_reg_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.922    VALUES/MEM/p_errors_reg_reg[6]_i_24_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.036 r  VALUES/MEM/p_errors_reg_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.036    VALUES/MEM/p_errors_reg_reg[6]_i_20_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.264 r  VALUES/MEM/p_errors_reg_reg[6]_i_19/CO[2]
                         net (fo=20, routed)          1.617    54.881    VALUES/MEM/p_errors_reg_reg[6]_i_19_n_1
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.313    55.194 r  VALUES/MEM/p_errors_reg[6]_i_97/O
                         net (fo=1, routed)           0.000    55.194    VALUES/MEM/p_errors_reg[6]_i_97_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.744 r  VALUES/MEM/p_errors_reg_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    55.744    VALUES/MEM/p_errors_reg_reg[6]_i_56_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.858 r  VALUES/MEM/p_errors_reg_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.858    VALUES/MEM/p_errors_reg_reg[6]_i_30_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.972 r  VALUES/MEM/p_errors_reg_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.972    VALUES/MEM/p_errors_reg_reg[6]_i_14_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.086 r  VALUES/MEM/p_errors_reg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.086    VALUES/MEM/p_errors_reg_reg[6]_i_8_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.314 r  VALUES/MEM/p_errors_reg_reg[6]_i_7/CO[2]
                         net (fo=20, routed)          2.299    58.613    VALUES/MEM/p_errors_reg_reg[6]_i_7_n_1
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.313    58.926 r  VALUES/MEM/p_errors_reg[6]_i_94/O
                         net (fo=1, routed)           0.000    58.926    VALUES/MEM/p_errors_reg[6]_i_94_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.459 r  VALUES/MEM/p_errors_reg_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.459    VALUES/MEM/p_errors_reg_reg[6]_i_55_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.576 r  VALUES/MEM/p_errors_reg_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.576    VALUES/MEM/p_errors_reg_reg[6]_i_29_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.693 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.693    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.810 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.810    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.062 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          0.000    60.062    VALUES/ERROR_CHECK/percentage[6]
    SLICE_X34Y84         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.513    14.936    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X34Y84         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]/C
                         clock pessimism              0.000    14.936    
                         clock uncertainty           -0.665    14.271    
    SLICE_X34Y84         FDRE (Setup_fdre_C_D)        0.066    14.337    VALUES/ERROR_CHECK/p_errors_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                         -60.062    
  -------------------------------------------------------------------
                         slack                                -45.725    

Slack (VIOLATED) :        -3.933ns  (required time - arrival time)
  Source:                 VALUES/MEM/n_chains_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/n_chains_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.403ns  (logic 2.214ns (13.497%)  route 14.189ns (86.503%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.635     1.637    VALUES/MEM/clk_out1
    SLICE_X29Y85         FDCE                                         r  VALUES/MEM/n_chains_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.456     2.093 r  VALUES/MEM/n_chains_out_reg[4]/Q
                         net (fo=72, routed)          7.319     9.412    VALUES/MEM/n_chains_s2[4]
    SLICE_X28Y63         LUT4 (Prop_lut4_I3_O)        0.124     9.536 r  VALUES/MEM/count_100_reg[31]_i_54/O
                         net (fo=1, routed)           0.000     9.536    VALUES/MEM/count_100_reg[31]_i_54_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.934 r  VALUES/MEM/count_100_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.934    VALUES/MEM/count_100_reg_reg[31]_i_35_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.048 r  VALUES/MEM/count_100_reg_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.048    VALUES/MEM/count_100_reg_reg[31]_i_17_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.319 r  VALUES/MEM/count_100_reg_reg[31]_i_6__0/CO[0]
                         net (fo=8, routed)           3.160    13.479    VALUES/ERROR_CHECK/CO[0]
    SLICE_X13Y95         LUT2 (Prop_lut2_I1_O)        0.401    13.880 f  VALUES/ERROR_CHECK/count_100_reg[31]_i_11__0/O
                         net (fo=1, routed)           0.731    14.611    VALUES/ERROR_CHECK/count_100_reg[31]_i_11__0_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I4_O)        0.326    14.937 r  VALUES/ERROR_CHECK/count_100_reg[31]_i_4__0/O
                         net (fo=3, routed)           1.079    16.016    VALUES/TEST_GENERATOR/n_chains_count_reg_reg[16]_1
    SLICE_X8Y86          LUT2 (Prop_lut2_I1_O)        0.124    16.140 r  VALUES/TEST_GENERATOR/n_chains_count_reg[0]_i_1__0/O
                         net (fo=17, routed)          1.900    18.041    VALUES/ERROR_CHECK/n_chains_count_reg
    SLICE_X14Y63         FDRE                                         r  VALUES/ERROR_CHECK/n_chains_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.519    14.942    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X14Y63         FDRE                                         r  VALUES/ERROR_CHECK/n_chains_count_reg_reg[0]/C
                         clock pessimism              0.000    14.942    
                         clock uncertainty           -0.665    14.277    
    SLICE_X14Y63         FDRE (Setup_fdre_C_CE)      -0.169    14.108    VALUES/ERROR_CHECK/n_chains_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                         -18.041    
  -------------------------------------------------------------------
                         slack                                 -3.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 VALUES/MEM/n_chains_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.465ns (19.000%)  route 1.982ns (81.000%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.566     0.568    VALUES/MEM/clk_out1
    SLICE_X30Y87         FDCE                                         r  VALUES/MEM/n_chains_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.164     0.732 r  VALUES/MEM/n_chains_out_reg[8]/Q
                         net (fo=76, routed)          1.982     2.714    VALUES/MEM/n_chains_s2[8]
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.045     2.759 r  VALUES/MEM/p_errors_reg[6]_i_33/O
                         net (fo=1, routed)           0.000     2.759    VALUES/MEM/p_errors_reg[6]_i_33_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     2.911 r  VALUES/MEM/p_errors_reg_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.911    VALUES/MEM/p_errors_reg_reg[6]_i_13_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.951 r  VALUES/MEM/p_errors_reg_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.951    VALUES/MEM/p_errors_reg_reg[6]_i_6_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     3.015 r  VALUES/MEM/p_errors_reg_reg[6]_i_2/CO[2]
                         net (fo=21, routed)          0.000     3.015    VALUES/ERROR_CHECK/percentage[6]
    SLICE_X34Y84         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.000    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X34Y84         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[6]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.665     2.664    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.120     2.784    VALUES/ERROR_CHECK/p_errors_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 VALUES/MEM/n_chains_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.482ns (19.924%)  route 1.937ns (80.076%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.566     0.568    VALUES/MEM/clk_out1
    SLICE_X28Y86         FDCE                                         r  VALUES/MEM/n_chains_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.141     0.709 r  VALUES/MEM/n_chains_out_reg[1]/Q
                         net (fo=70, routed)          1.937     2.646    VALUES/MEM/n_chains_s2[1]
    SLICE_X39Y82         LUT3 (Prop_lut3_I1_O)        0.045     2.691 r  VALUES/MEM/p_errors_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.691    VALUES/MEM/p_errors_reg[3]_i_23_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.806 r  VALUES/MEM/p_errors_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.806    VALUES/MEM/p_errors_reg_reg[3]_i_16_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.845 r  VALUES/MEM/p_errors_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.845    VALUES/MEM/p_errors_reg_reg[3]_i_11_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.884 r  VALUES/MEM/p_errors_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.884    VALUES/MEM/p_errors_reg_reg[3]_i_6_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.923 r  VALUES/MEM/p_errors_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.923    VALUES/MEM/p_errors_reg_reg[3]_i_2_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     2.987 r  VALUES/MEM/p_errors_reg_reg[3]_i_1/CO[2]
                         net (fo=21, routed)          0.000     2.987    VALUES/ERROR_CHECK/percentage[3]
    SLICE_X39Y86         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.000    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X39Y86         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[3]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.665     2.664    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.091     2.755    VALUES/ERROR_CHECK/p_errors_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 VALUES/MEM/n_chains_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.348ns (14.112%)  route 2.118ns (85.888%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.557     0.559    VALUES/MEM/clk_out1
    SLICE_X39Y79         FDCE                                         r  VALUES/MEM/n_chains_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  VALUES/MEM/n_chains_out_reg[16]/Q
                         net (fo=62, routed)          2.118     2.818    VALUES/MEM/n_chains_s2[16]
    SLICE_X36Y82         LUT3 (Prop_lut3_I1_O)        0.045     2.863 r  VALUES/MEM/p_errors_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     2.863    VALUES/MEM/p_errors_reg[4]_i_4_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     3.025 r  VALUES/MEM/p_errors_reg_reg[4]_i_1/CO[2]
                         net (fo=21, routed)          0.000     3.025    VALUES/ERROR_CHECK/percentage[4]
    SLICE_X36Y82         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.833     1.998    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X36Y82         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[4]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.665     2.662    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.091     2.753    VALUES/ERROR_CHECK/p_errors_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VALUES/MEM/n_chains_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.348ns (14.018%)  route 2.134ns (85.982%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.557     0.559    VALUES/MEM/clk_out1
    SLICE_X39Y79         FDCE                                         r  VALUES/MEM/n_chains_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  VALUES/MEM/n_chains_out_reg[16]/Q
                         net (fo=62, routed)          2.134     2.834    VALUES/MEM/n_chains_s2[16]
    SLICE_X33Y83         LUT3 (Prop_lut3_I1_O)        0.045     2.879 r  VALUES/MEM/p_errors_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     2.879    VALUES/MEM/p_errors_reg[5]_i_4_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     3.041 r  VALUES/MEM/p_errors_reg_reg[5]_i_1/CO[2]
                         net (fo=21, routed)          0.000     3.041    VALUES/ERROR_CHECK/percentage[5]
    SLICE_X33Y83         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.000    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X33Y83         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[5]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.665     2.664    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.091     2.755    VALUES/ERROR_CHECK/p_errors_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 VALUES/MEM/ch_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/bit_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.299ns (11.992%)  route 2.194ns (88.008%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.599     0.601    VALUES/MEM/clk_out1
    SLICE_X6Y88          FDCE                                         r  VALUES/MEM/ch_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     0.765 r  VALUES/MEM/ch_out_reg[3]/Q
                         net (fo=12, routed)          0.716     1.481    VALUES/MEM/ch_s2[3]
    SLICE_X0Y94          LUT5 (Prop_lut5_I2_O)        0.045     1.526 r  VALUES/MEM/bit_reg_i_12/O
                         net (fo=1, routed)           0.991     2.517    VALUES/ERROR_CHECK/bit_reg_reg_2
    SLICE_X13Y95         LUT5 (Prop_lut5_I4_O)        0.045     2.562 r  VALUES/ERROR_CHECK/bit_reg_i_3/O
                         net (fo=1, routed)           0.487     3.049    VALUES/ERROR_CHECK/bit_reg_i_3_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.045     3.094 r  VALUES/ERROR_CHECK/bit_reg_i_1__0/O
                         net (fo=1, routed)           0.000     3.094    VALUES/ERROR_CHECK/bit_reg_i_1__0_n_0
    SLICE_X13Y97         FDRE                                         r  VALUES/ERROR_CHECK/bit_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.847     2.012    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X13Y97         FDRE                                         r  VALUES/ERROR_CHECK/bit_reg_reg/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty            0.665     2.676    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.091     2.767    VALUES/ERROR_CHECK/bit_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 VALUES/MEM/n_chains_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/TEST_GENERATOR/test_complete_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.314ns (12.404%)  route 2.217ns (87.596%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.568     0.570    VALUES/MEM/clk_out1
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDCE (Prop_fdce_C_Q)         0.141     0.711 r  VALUES/MEM/n_chains_out_reg[13]/Q
                         net (fo=67, routed)          2.217     2.928    VALUES/TEST_GENERATOR/n_chains_s2[13]
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.045     2.973 r  VALUES/TEST_GENERATOR/test_complete_reg_i_4/O
                         net (fo=1, routed)           0.000     2.973    VALUES/TEST_GENERATOR/test_complete_reg_i_4_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     3.101 r  VALUES/TEST_GENERATOR/test_complete_reg_reg_i_1/CO[1]
                         net (fo=1, routed)           0.000     3.101    VALUES/TEST_GENERATOR/test_complete_reg1
    SLICE_X36Y63         FDRE                                         r  VALUES/TEST_GENERATOR/test_complete_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.836     2.001    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X36Y63         FDRE                                         r  VALUES/TEST_GENERATOR/test_complete_reg_reg/C
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.665     2.665    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.100     2.765    VALUES/TEST_GENERATOR/test_complete_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 VALUES/MEM/n_chains_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.407ns (15.959%)  route 2.143ns (84.041%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.567     0.569    VALUES/MEM/clk_out1
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  VALUES/MEM/n_chains_out_reg[10]/Q
                         net (fo=75, routed)          2.143     2.876    VALUES/MEM/n_chains_s2[10]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.045     2.921 r  VALUES/MEM/p_errors_reg[0]_i_12/O
                         net (fo=1, routed)           0.000     2.921    VALUES/MEM/p_errors_reg[0]_i_12_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.036 r  VALUES/MEM/p_errors_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.036    VALUES/MEM/p_errors_reg_reg[0]_i_5_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.075 r  VALUES/MEM/p_errors_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.075    VALUES/MEM/p_errors_reg_reg[0]_i_2_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     3.119 r  VALUES/MEM/p_errors_reg_reg[0]_i_1/CO[1]
                         net (fo=1, routed)           0.000     3.119    VALUES/ERROR_CHECK/percentage[0]
    SLICE_X28Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.837     2.002    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X28Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[0]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.665     2.666    
    SLICE_X28Y85         FDRE (Hold_fdre_C_D)         0.100     2.766    VALUES/ERROR_CHECK/p_errors_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 VALUES/MEM/n_chains_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.186ns (7.718%)  route 2.224ns (92.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.566     0.568    VALUES/MEM/clk_out1
    SLICE_X28Y86         FDCE                                         r  VALUES/MEM/n_chains_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.141     0.709 r  VALUES/MEM/n_chains_out_reg[1]/Q
                         net (fo=70, routed)          1.269     1.978    VALUES/MEM/n_chains_s2[1]
    SLICE_X46Y81         LUT6 (Prop_lut6_I4_O)        0.045     2.023 r  VALUES/MEM/p_errors_reg[6]_i_1/O
                         net (fo=7, routed)           0.955     2.978    VALUES/ERROR_CHECK/E[0]
    SLICE_X36Y82         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.833     1.998    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X36Y82         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[4]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.665     2.662    
    SLICE_X36Y82         FDRE (Hold_fdre_C_CE)       -0.039     2.623    VALUES/ERROR_CHECK/p_errors_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 VALUES/MEM/n_chains_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.483ns (18.796%)  route 2.087ns (81.204%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.566     0.568    VALUES/MEM/clk_out1
    SLICE_X29Y85         FDCE                                         r  VALUES/MEM/n_chains_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.141     0.709 r  VALUES/MEM/n_chains_out_reg[4]/Q
                         net (fo=72, routed)          2.087     2.795    VALUES/MEM/n_chains_s2[4]
    SLICE_X35Y82         LUT3 (Prop_lut3_I1_O)        0.045     2.840 r  VALUES/MEM/p_errors_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     2.840    VALUES/MEM/p_errors_reg[1]_i_19_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.995 r  VALUES/MEM/p_errors_reg_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.995    VALUES/MEM/p_errors_reg_reg[1]_i_11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.034 r  VALUES/MEM/p_errors_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.034    VALUES/MEM/p_errors_reg_reg[1]_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.073 r  VALUES/MEM/p_errors_reg_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.073    VALUES/MEM/p_errors_reg_reg[1]_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     3.137 r  VALUES/MEM/p_errors_reg_reg[1]_i_1/CO[2]
                         net (fo=21, routed)          0.000     3.137    VALUES/ERROR_CHECK/percentage[1]
    SLICE_X35Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.836     2.001    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X35Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[1]/C
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.665     2.665    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.091     2.756    VALUES/ERROR_CHECK/p_errors_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 VALUES/MEM/n_chains_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.425ns (16.487%)  route 2.153ns (83.513%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.567     0.569    VALUES/MEM/clk_out1
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  VALUES/MEM/n_chains_out_reg[11]/Q
                         net (fo=69, routed)          2.153     2.885    VALUES/MEM/n_chains_s2[11]
    SLICE_X31Y84         LUT3 (Prop_lut3_I1_O)        0.045     2.930 r  VALUES/MEM/p_errors_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     2.930    VALUES/MEM/p_errors_reg[2]_i_10_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.082 r  VALUES/MEM/p_errors_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.082    VALUES/MEM/p_errors_reg_reg[2]_i_2_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     3.146 r  VALUES/MEM/p_errors_reg_reg[2]_i_1/CO[2]
                         net (fo=21, routed)          0.000     3.146    VALUES/ERROR_CHECK/percentage[2]
    SLICE_X31Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.837     2.002    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X31Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[2]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.665     2.666    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.091     2.757    VALUES/ERROR_CHECK/p_errors_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.005ns  (required time - arrival time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 0.672ns (9.702%)  route 6.255ns (90.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 201.501 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.721     1.723    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     2.241 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           1.571     3.813    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.154     3.967 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          4.683     8.650    VALUES/MEM/AR[0]
    SLICE_X39Y74         FDCE                                         f  VALUES/MEM/num_errors_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.498   201.501    VALUES/MEM/clk_out1
    SLICE_X39Y74         FDCE                                         r  VALUES/MEM/num_errors_out_reg[4]/C
                         clock pessimism              0.079   201.580    
                         clock uncertainty           -0.318   201.263    
    SLICE_X39Y74         FDCE (Recov_fdce_C_CLR)     -0.608   200.655    VALUES/MEM/num_errors_out_reg[4]
  -------------------------------------------------------------------
                         required time                        200.655    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                192.005    

Slack (MET) :             192.005ns  (required time - arrival time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 0.672ns (9.702%)  route 6.255ns (90.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 201.501 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.721     1.723    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     2.241 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           1.571     3.813    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.154     3.967 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          4.683     8.650    VALUES/MEM/AR[0]
    SLICE_X39Y74         FDCE                                         f  VALUES/MEM/num_errors_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.498   201.501    VALUES/MEM/clk_out1
    SLICE_X39Y74         FDCE                                         r  VALUES/MEM/num_errors_out_reg[6]/C
                         clock pessimism              0.079   201.580    
                         clock uncertainty           -0.318   201.263    
    SLICE_X39Y74         FDCE (Recov_fdce_C_CLR)     -0.608   200.655    VALUES/MEM/num_errors_out_reg[6]
  -------------------------------------------------------------------
                         required time                        200.655    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                192.005    

Slack (MET) :             192.005ns  (required time - arrival time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 0.672ns (9.702%)  route 6.255ns (90.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 201.501 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.721     1.723    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     2.241 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           1.571     3.813    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.154     3.967 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          4.683     8.650    VALUES/MEM/AR[0]
    SLICE_X39Y74         FDCE                                         f  VALUES/MEM/num_errors_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.498   201.501    VALUES/MEM/clk_out1
    SLICE_X39Y74         FDCE                                         r  VALUES/MEM/num_errors_out_reg[7]/C
                         clock pessimism              0.079   201.580    
                         clock uncertainty           -0.318   201.263    
    SLICE_X39Y74         FDCE (Recov_fdce_C_CLR)     -0.608   200.655    VALUES/MEM/num_errors_out_reg[7]
  -------------------------------------------------------------------
                         required time                        200.655    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                192.005    

Slack (MET) :             192.039ns  (required time - arrival time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/n_chains_out_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 0.672ns (9.741%)  route 6.227ns (90.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 201.507 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.721     1.723    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     2.241 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           1.571     3.813    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.154     3.967 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          4.655     8.622    VALUES/MEM/AR[0]
    SLICE_X39Y79         FDCE                                         f  VALUES/MEM/n_chains_out_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.504   201.507    VALUES/MEM/clk_out1
    SLICE_X39Y79         FDCE                                         r  VALUES/MEM/n_chains_out_reg[16]/C
                         clock pessimism              0.079   201.586    
                         clock uncertainty           -0.318   201.269    
    SLICE_X39Y79         FDCE (Recov_fdce_C_CLR)     -0.608   200.661    VALUES/MEM/n_chains_out_reg[16]
  -------------------------------------------------------------------
                         required time                        200.661    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                192.039    

Slack (MET) :             192.091ns  (required time - arrival time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 0.672ns (9.702%)  route 6.255ns (90.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 201.501 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.721     1.723    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     2.241 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           1.571     3.813    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.154     3.967 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          4.683     8.650    VALUES/MEM/AR[0]
    SLICE_X38Y74         FDCE                                         f  VALUES/MEM/num_errors_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.498   201.501    VALUES/MEM/clk_out1
    SLICE_X38Y74         FDCE                                         r  VALUES/MEM/num_errors_out_reg[0]/C
                         clock pessimism              0.079   201.580    
                         clock uncertainty           -0.318   201.263    
    SLICE_X38Y74         FDCE (Recov_fdce_C_CLR)     -0.522   200.741    VALUES/MEM/num_errors_out_reg[0]
  -------------------------------------------------------------------
                         required time                        200.741    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                192.091    

Slack (MET) :             192.091ns  (required time - arrival time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 0.672ns (9.702%)  route 6.255ns (90.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 201.501 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.721     1.723    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     2.241 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           1.571     3.813    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.154     3.967 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          4.683     8.650    VALUES/MEM/AR[0]
    SLICE_X38Y74         FDCE                                         f  VALUES/MEM/num_errors_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.498   201.501    VALUES/MEM/clk_out1
    SLICE_X38Y74         FDCE                                         r  VALUES/MEM/num_errors_out_reg[1]/C
                         clock pessimism              0.079   201.580    
                         clock uncertainty           -0.318   201.263    
    SLICE_X38Y74         FDCE (Recov_fdce_C_CLR)     -0.522   200.741    VALUES/MEM/num_errors_out_reg[1]
  -------------------------------------------------------------------
                         required time                        200.741    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                192.091    

Slack (MET) :             192.091ns  (required time - arrival time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 0.672ns (9.702%)  route 6.255ns (90.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 201.501 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.721     1.723    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     2.241 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           1.571     3.813    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.154     3.967 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          4.683     8.650    VALUES/MEM/AR[0]
    SLICE_X38Y74         FDCE                                         f  VALUES/MEM/num_errors_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.498   201.501    VALUES/MEM/clk_out1
    SLICE_X38Y74         FDCE                                         r  VALUES/MEM/num_errors_out_reg[2]/C
                         clock pessimism              0.079   201.580    
                         clock uncertainty           -0.318   201.263    
    SLICE_X38Y74         FDCE (Recov_fdce_C_CLR)     -0.522   200.741    VALUES/MEM/num_errors_out_reg[2]
  -------------------------------------------------------------------
                         required time                        200.741    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                192.091    

Slack (MET) :             192.091ns  (required time - arrival time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 0.672ns (9.702%)  route 6.255ns (90.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 201.501 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.721     1.723    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     2.241 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           1.571     3.813    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.154     3.967 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          4.683     8.650    VALUES/MEM/AR[0]
    SLICE_X38Y74         FDCE                                         f  VALUES/MEM/num_errors_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.498   201.501    VALUES/MEM/clk_out1
    SLICE_X38Y74         FDCE                                         r  VALUES/MEM/num_errors_out_reg[3]/C
                         clock pessimism              0.079   201.580    
                         clock uncertainty           -0.318   201.263    
    SLICE_X38Y74         FDCE (Recov_fdce_C_CLR)     -0.522   200.741    VALUES/MEM/num_errors_out_reg[3]
  -------------------------------------------------------------------
                         required time                        200.741    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                192.091    

Slack (MET) :             192.125ns  (required time - arrival time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.672ns (9.873%)  route 6.135ns (90.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 201.501 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.721     1.723    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     2.241 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           1.571     3.813    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.154     3.967 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          4.563     8.530    VALUES/MEM/AR[0]
    SLICE_X39Y75         FDCE                                         f  VALUES/MEM/num_errors_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.498   201.501    VALUES/MEM/clk_out1
    SLICE_X39Y75         FDCE                                         r  VALUES/MEM/num_errors_out_reg[10]/C
                         clock pessimism              0.079   201.580    
                         clock uncertainty           -0.318   201.263    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.608   200.655    VALUES/MEM/num_errors_out_reg[10]
  -------------------------------------------------------------------
                         required time                        200.655    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                192.125    

Slack (MET) :             192.125ns  (required time - arrival time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/num_errors_out_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.672ns (9.873%)  route 6.135ns (90.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 201.501 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.721     1.723    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     2.241 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           1.571     3.813    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.154     3.967 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          4.563     8.530    VALUES/MEM/AR[0]
    SLICE_X39Y75         FDCE                                         f  VALUES/MEM/num_errors_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683   201.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.498   201.501    VALUES/MEM/clk_out1
    SLICE_X39Y75         FDCE                                         r  VALUES/MEM/num_errors_out_reg[11]/C
                         clock pessimism              0.079   201.580    
                         clock uncertainty           -0.318   201.263    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.608   200.655    VALUES/MEM/num_errors_out_reg[11]
  -------------------------------------------------------------------
                         required time                        200.655    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                192.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.208ns (16.220%)  route 1.074ns (83.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.600     0.602    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.766 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           0.699     1.465    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.044     1.509 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          0.375     1.884    VALUES/CONTROL_CONFIGURATOR/AR[0]
    SLICE_X6Y86          FDCE                                         f  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.867     0.869    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X6Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/C
                         clock pessimism             -0.234     0.635    
    SLICE_X6Y86          FDCE (Remov_fdce_C_CLR)     -0.132     0.503    VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/CONTROL_CONFIGURATOR/index_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.208ns (16.220%)  route 1.074ns (83.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.600     0.602    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.766 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           0.699     1.465    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.044     1.509 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          0.375     1.884    VALUES/CONTROL_CONFIGURATOR/AR[0]
    SLICE_X6Y86          FDCE                                         f  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.867     0.869    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X6Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[1]/C
                         clock pessimism             -0.234     0.635    
    SLICE_X6Y86          FDCE (Remov_fdce_C_CLR)     -0.132     0.503    VALUES/CONTROL_CONFIGURATOR/index_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/CONTROL_CONFIGURATOR/index_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.208ns (16.220%)  route 1.074ns (83.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.600     0.602    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.766 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           0.699     1.465    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.044     1.509 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          0.375     1.884    VALUES/CONTROL_CONFIGURATOR/AR[0]
    SLICE_X6Y86          FDCE                                         f  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.867     0.869    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X6Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[2]/C
                         clock pessimism             -0.234     0.635    
    SLICE_X6Y86          FDCE (Remov_fdce_C_CLR)     -0.132     0.503    VALUES/CONTROL_CONFIGURATOR/index_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.208ns (16.463%)  route 1.055ns (83.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.600     0.602    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.766 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           0.699     1.465    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.044     1.509 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          0.356     1.865    VALUES/CONTROL_CONFIGURATOR/AR[0]
    SLICE_X5Y86          FDCE                                         f  VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.867     0.869    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X5Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[0]/C
                         clock pessimism             -0.234     0.635    
    SLICE_X5Y86          FDCE (Remov_fdce_C_CLR)     -0.157     0.478    VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.208ns (16.463%)  route 1.055ns (83.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.600     0.602    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.766 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           0.699     1.465    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.044     1.509 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          0.356     1.865    VALUES/CONTROL_CONFIGURATOR/AR[0]
    SLICE_X5Y86          FDCE                                         f  VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.867     0.869    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X5Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[1]/C
                         clock pessimism             -0.234     0.635    
    SLICE_X5Y86          FDCE (Remov_fdce_C_CLR)     -0.157     0.478    VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/ch_out_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.208ns (15.060%)  route 1.173ns (84.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.600     0.602    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.766 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           0.699     1.465    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.044     1.509 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          0.474     1.983    VALUES/MEM/AR[0]
    SLICE_X6Y88          FDCE                                         f  VALUES/MEM/ch_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.870     0.872    VALUES/MEM/clk_out1
    SLICE_X6Y88          FDCE                                         r  VALUES/MEM/ch_out_reg[3]/C
                         clock pessimism             -0.234     0.638    
    SLICE_X6Y88          FDCE (Remov_fdce_C_CLR)     -0.132     0.506    VALUES/MEM/ch_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/ch_out_reg[6]_replica_1/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.208ns (15.060%)  route 1.173ns (84.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.600     0.602    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.766 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           0.699     1.465    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.044     1.509 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          0.474     1.983    VALUES/MEM/AR[0]
    SLICE_X6Y88          FDCE                                         f  VALUES/MEM/ch_out_reg[6]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.870     0.872    VALUES/MEM/clk_out1
    SLICE_X6Y88          FDCE                                         r  VALUES/MEM/ch_out_reg[6]_replica_1/C
                         clock pessimism             -0.234     0.638    
    SLICE_X6Y88          FDCE (Remov_fdce_C_CLR)     -0.132     0.506    VALUES/MEM/ch_out_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.502ns  (arrival time - required time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/ch_out_reg[5]_replica_1/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.208ns (15.060%)  route 1.173ns (84.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.600     0.602    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.766 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           0.699     1.465    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.044     1.509 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          0.474     1.983    VALUES/MEM/AR[0]
    SLICE_X7Y88          FDCE                                         f  VALUES/MEM/ch_out_reg[5]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.870     0.872    VALUES/MEM/clk_out1
    SLICE_X7Y88          FDCE                                         r  VALUES/MEM/ch_out_reg[5]_replica_1/C
                         clock pessimism             -0.234     0.638    
    SLICE_X7Y88          FDCE (Remov_fdce_C_CLR)     -0.157     0.481    VALUES/MEM/ch_out_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.548ns  (arrival time - required time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/ch_out_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.208ns (14.580%)  route 1.219ns (85.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.600     0.602    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.766 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           0.699     1.465    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.044     1.509 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          0.519     2.028    VALUES/MEM/AR[0]
    SLICE_X7Y89          FDCE                                         f  VALUES/MEM/ch_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.870     0.872    VALUES/MEM/clk_out1
    SLICE_X7Y89          FDCE                                         r  VALUES/MEM/ch_out_reg[0]/C
                         clock pessimism             -0.234     0.638    
    SLICE_X7Y89          FDCE (Remov_fdce_C_CLR)     -0.157     0.481    VALUES/MEM/ch_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (arrival time - required time)
  Source:                 VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            VALUES/MEM/ch_out_reg[0]_replica_1/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.208ns (14.580%)  route 1.219ns (85.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.600     0.602    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.766 f  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/Q
                         net (fo=1, routed)           0.699     1.465    VALUES/DEBOUNCER_BTNs/BTNC_s
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.044     1.509 f  VALUES/DEBOUNCER_BTNs/ch_out[6]_i_3/O
                         net (fo=97, routed)          0.519     2.028    VALUES/MEM/AR[0]
    SLICE_X7Y89          FDCE                                         f  VALUES/MEM/ch_out_reg[0]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.870     0.872    VALUES/MEM/clk_out1
    SLICE_X7Y89          FDCE                                         r  VALUES/MEM/ch_out_reg[0]_replica_1/C
                         clock pessimism             -0.234     0.638    
    SLICE_X7Y89          FDCE (Remov_fdce_C_CLR)     -0.157     0.481    VALUES/MEM/ch_out_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  1.548    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_conf_n
                            (input port)
  Destination:            sg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.266ns  (logic 6.431ns (30.243%)  route 14.835ns (69.757%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  en_conf_n (IN)
                         net (fo=0)                   0.000     0.000    en_conf_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  en_conf_n_IBUF_inst/O
                         net (fo=82, routed)          4.122     5.599    VALUES/ERROR_CHECK/en_conf_n_IBUF
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.723 r  VALUES/ERROR_CHECK/ch_out[0]_i_13/O
                         net (fo=4, routed)           0.688     6.411    VALUES/MEM/g1_b6__0_i_5_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.535 r  VALUES/MEM/g0_b0_i_19/O
                         net (fo=1, routed)           0.995     7.529    VALUES/MEM/g0_b0_i_19_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  VALUES/MEM/g0_b0_i_12/O
                         net (fo=13, routed)          1.595     9.248    VALUES/MEM/b_disp_0[1]
    SLICE_X15Y78         LUT4 (Prop_lut4_I3_O)        0.124     9.372 r  VALUES/MEM/g0_b0_i_10/O
                         net (fo=2, routed)           1.241    10.614    VALUES/ERROR_CHECK/g0_b0_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  VALUES/ERROR_CHECK/g0_b0_i_5/O
                         net (fo=14, routed)          2.008    12.746    VALUES/ERROR_CHECK/s_word[4]
    SLICE_X1Y68          LUT6 (Prop_lut6_I4_O)        0.124    12.870 r  VALUES/ERROR_CHECK/g0_b3/O
                         net (fo=1, routed)           0.000    12.870    VALUES/ASCII_TO_7SEG/sg_OBUF[3]_inst_i_4
    SLICE_X1Y68          MUXF7 (Prop_muxf7_I0_O)      0.238    13.108 r  VALUES/ASCII_TO_7SEG/sg_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.421    13.529    VALUES/SEG7_TO_DISPLAYER/s_w0[3]
    SLICE_X0Y69          LUT6 (Prop_lut6_I5_O)        0.298    13.827 f  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.958    14.786    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124    14.910 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.806    17.716    sg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    21.266 r  sg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.266    sg[3]
    K13                                                               r  sg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_conf_n
                            (input port)
  Destination:            sg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.258ns  (logic 6.493ns (30.547%)  route 14.764ns (69.453%))
  Logic Levels:           10  (IBUF=1 LUT2=2 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  en_conf_n (IN)
                         net (fo=0)                   0.000     0.000    en_conf_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_conf_n_IBUF_inst/O
                         net (fo=82, routed)          5.134     6.612    VALUES/MEM/en_conf_n_IBUF
    SLICE_X37Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.736 f  VALUES/MEM/g1_b6__0_i_14/O
                         net (fo=1, routed)           1.305     8.041    VALUES/MEM/g1_b6__0_i_14_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.165 r  VALUES/MEM/g1_b6__0_i_6/O
                         net (fo=10, routed)          1.400     9.565    VALUES/MEM/b_disp_1[3]
    SLICE_X14Y75         LUT5 (Prop_lut5_I1_O)        0.124     9.689 r  VALUES/MEM/g1_b6__0_i_1/O
                         net (fo=14, routed)          2.242    11.931    VALUES/ERROR_CHECK/data_out_inferred__3/sg_OBUF[0]_inst_i_7[2]
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.124    12.055 r  VALUES/ERROR_CHECK/g0_b6__0/O
                         net (fo=1, routed)           0.000    12.055    VALUES/ASCII_TO_7SEG/sg_OBUF[6]_inst_i_6_1
    SLICE_X1Y72          MUXF7 (Prop_muxf7_I0_O)      0.238    12.293 r  VALUES/ASCII_TO_7SEG/data_out_inferred__0/sg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.951    13.243    VALUES/ERROR_CHECK/s_w1[0]
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.298    13.541 f  VALUES/ERROR_CHECK/sg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.280    13.821    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[6]_inst_i_1_0
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.120    13.941 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.963    14.904    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I0_O)        0.327    15.231 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.490    17.720    sg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    21.258 r  sg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.258    sg[6]
    L18                                                               r  sg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_conf_ch
                            (input port)
  Destination:            sg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.935ns  (logic 6.625ns (33.234%)  route 13.310ns (66.766%))
  Logic Levels:           11  (IBUF=1 LUT2=2 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  en_conf_ch (IN)
                         net (fo=0)                   0.000     0.000    en_conf_ch
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  en_conf_ch_IBUF_inst/O
                         net (fo=66, routed)          4.050     5.535    VALUES/MEM/en_conf_ch_IBUF
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.156     5.691 r  VALUES/MEM/g0_b0_i_20/O
                         net (fo=7, routed)           1.017     6.708    VALUES/MEM/g0_b0_i_20_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.355     7.063 r  VALUES/MEM/g1_b6__1_i_20/O
                         net (fo=1, routed)           0.921     7.984    VALUES/MEM/g1_b6__1_i_20_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  VALUES/MEM/g1_b6__1_i_12/O
                         net (fo=10, routed)          0.819     8.927    VALUES/MEM/en_conf_ch[1]
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.124     9.051 r  VALUES/MEM/g1_b6__1_i_8/O
                         net (fo=3, routed)           1.201    10.252    VALUES/MEM/g1_b6__1_i_8_n_0
    SLICE_X10Y75         LUT5 (Prop_lut5_I2_O)        0.124    10.376 r  VALUES/MEM/g1_b6__1_i_1/O
                         net (fo=14, routed)          1.519    11.896    VALUES/ERROR_CHECK/data_out_inferred__3/sg_OBUF[0]_inst_i_7[5]
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.124    12.020 r  VALUES/ERROR_CHECK/g1_b2__1/O
                         net (fo=1, routed)           0.000    12.020    VALUES/ASCII_TO_7SEG/sg_OBUF[2]_inst_i_3_2
    SLICE_X0Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    12.237 r  VALUES/ASCII_TO_7SEG/data_out_inferred__1/sg_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.803    13.040    VALUES/SEG7_TO_DISPLAYER/s_w2[2]
    SLICE_X1Y71          LUT5 (Prop_lut5_I3_O)        0.299    13.339 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.263    13.602    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I3_O)        0.124    13.726 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.716    16.442    sg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    19.935 r  sg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.935    sg[2]
    K16                                                               r  sg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_conf_n
                            (input port)
  Destination:            sg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.760ns  (logic 6.314ns (31.954%)  route 13.446ns (68.046%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  en_conf_n (IN)
                         net (fo=0)                   0.000     0.000    en_conf_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  en_conf_n_IBUF_inst/O
                         net (fo=82, routed)          4.122     5.599    VALUES/ERROR_CHECK/en_conf_n_IBUF
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.723 r  VALUES/ERROR_CHECK/ch_out[0]_i_13/O
                         net (fo=4, routed)           0.688     6.411    VALUES/MEM/g1_b6__0_i_5_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.535 r  VALUES/MEM/g0_b0_i_19/O
                         net (fo=1, routed)           0.995     7.529    VALUES/MEM/g0_b0_i_19_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  VALUES/MEM/g0_b0_i_12/O
                         net (fo=13, routed)          1.595     9.248    VALUES/MEM/b_disp_0[1]
    SLICE_X15Y78         LUT4 (Prop_lut4_I3_O)        0.124     9.372 r  VALUES/MEM/g0_b0_i_10/O
                         net (fo=2, routed)           1.241    10.614    VALUES/ERROR_CHECK/g0_b0_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  VALUES/ERROR_CHECK/g0_b0_i_5/O
                         net (fo=14, routed)          1.729    12.467    VALUES/ERROR_CHECK/s_word[4]
    SLICE_X1Y68          LUT6 (Prop_lut6_I4_O)        0.124    12.591 r  VALUES/ERROR_CHECK/g1_b0/O
                         net (fo=1, routed)           0.000    12.591    VALUES/ASCII_TO_7SEG/sg_OBUF[0]_inst_i_1_0
    SLICE_X1Y68          MUXF7 (Prop_muxf7_I1_O)      0.217    12.808 r  VALUES/ASCII_TO_7SEG/sg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.804    13.612    VALUES/SEG7_TO_DISPLAYER/s_w0[0]
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.299    13.911 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.272    16.183    sg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    19.760 r  sg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.760    sg[0]
    T10                                                               r  sg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_conf_n
                            (input port)
  Destination:            sg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.399ns  (logic 6.390ns (32.939%)  route 13.009ns (67.061%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  en_conf_n (IN)
                         net (fo=0)                   0.000     0.000    en_conf_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  en_conf_n_IBUF_inst/O
                         net (fo=82, routed)          4.122     5.599    VALUES/ERROR_CHECK/en_conf_n_IBUF
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.723 r  VALUES/ERROR_CHECK/ch_out[0]_i_13/O
                         net (fo=4, routed)           0.688     6.411    VALUES/MEM/g1_b6__0_i_5_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.535 r  VALUES/MEM/g0_b0_i_19/O
                         net (fo=1, routed)           0.995     7.529    VALUES/MEM/g0_b0_i_19_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  VALUES/MEM/g0_b0_i_12/O
                         net (fo=13, routed)          1.595     9.248    VALUES/MEM/b_disp_0[1]
    SLICE_X15Y78         LUT4 (Prop_lut4_I3_O)        0.124     9.372 r  VALUES/MEM/g0_b0_i_10/O
                         net (fo=2, routed)           1.241    10.614    VALUES/ERROR_CHECK/g0_b0_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  VALUES/ERROR_CHECK/g0_b0_i_5/O
                         net (fo=14, routed)          1.688    12.426    VALUES/ERROR_CHECK/s_word[4]
    SLICE_X1Y70          LUT6 (Prop_lut6_I4_O)        0.124    12.550 r  VALUES/ERROR_CHECK/g0_b4/O
                         net (fo=1, routed)           0.000    12.550    VALUES/ASCII_TO_7SEG/sg_OBUF[4]_inst_i_3
    SLICE_X1Y70          MUXF7 (Prop_muxf7_I0_O)      0.212    12.762 r  VALUES/ASCII_TO_7SEG/sg_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.436    13.198    VALUES/SEG7_TO_DISPLAYER/s_w0[4]
    SLICE_X1Y70          LUT6 (Prop_lut6_I4_O)        0.299    13.497 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.547    14.045    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[4]_inst_i_3_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I2_O)        0.124    14.169 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.697    15.865    sg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    19.399 r  sg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.399    sg[4]
    P15                                                               r  sg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_conf_ch
                            (input port)
  Destination:            sg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.228ns  (logic 6.683ns (34.755%)  route 12.545ns (65.245%))
  Logic Levels:           11  (IBUF=1 LUT2=2 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  en_conf_ch (IN)
                         net (fo=0)                   0.000     0.000    en_conf_ch
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  en_conf_ch_IBUF_inst/O
                         net (fo=66, routed)          4.050     5.535    VALUES/MEM/en_conf_ch_IBUF
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.156     5.691 r  VALUES/MEM/g0_b0_i_20/O
                         net (fo=7, routed)           1.017     6.708    VALUES/MEM/g0_b0_i_20_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.355     7.063 r  VALUES/MEM/g1_b6__1_i_20/O
                         net (fo=1, routed)           0.921     7.984    VALUES/MEM/g1_b6__1_i_20_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  VALUES/MEM/g1_b6__1_i_12/O
                         net (fo=10, routed)          0.819     8.927    VALUES/MEM/en_conf_ch[1]
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.124     9.051 r  VALUES/MEM/g1_b6__1_i_8/O
                         net (fo=3, routed)           1.201    10.252    VALUES/MEM/g1_b6__1_i_8_n_0
    SLICE_X10Y75         LUT5 (Prop_lut5_I2_O)        0.124    10.376 r  VALUES/MEM/g1_b6__1_i_1/O
                         net (fo=14, routed)          0.974    11.351    VALUES/ERROR_CHECK/data_out_inferred__3/sg_OBUF[0]_inst_i_7[5]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.475 r  VALUES/ERROR_CHECK/g1_b1__1/O
                         net (fo=1, routed)           0.000    11.475    VALUES/ASCII_TO_7SEG/sg_OBUF[1]_inst_i_3_2
    SLICE_X6Y72          MUXF7 (Prop_muxf7_I1_O)      0.214    11.689 r  VALUES/ASCII_TO_7SEG/data_out_inferred__1/sg_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.814    12.502    VALUES/SEG7_TO_DISPLAYER/s_w2[1]
    SLICE_X6Y71          LUT5 (Prop_lut5_I3_O)        0.297    12.799 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.282    13.081    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[1]_inst_i_3_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I3_O)        0.124    13.205 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.467    15.672    sg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    19.228 r  sg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.228    sg[1]
    R10                                                               r  sg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_conf_n
                            (input port)
  Destination:            sg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.716ns  (logic 6.422ns (34.313%)  route 12.294ns (65.687%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  en_conf_n (IN)
                         net (fo=0)                   0.000     0.000    en_conf_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  en_conf_n_IBUF_inst/O
                         net (fo=82, routed)          4.122     5.599    VALUES/ERROR_CHECK/en_conf_n_IBUF
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.723 r  VALUES/ERROR_CHECK/ch_out[0]_i_13/O
                         net (fo=4, routed)           0.688     6.411    VALUES/MEM/g1_b6__0_i_5_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.535 r  VALUES/MEM/g0_b0_i_19/O
                         net (fo=1, routed)           0.995     7.529    VALUES/MEM/g0_b0_i_19_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  VALUES/MEM/g0_b0_i_12/O
                         net (fo=13, routed)          1.595     9.248    VALUES/MEM/b_disp_0[1]
    SLICE_X15Y78         LUT4 (Prop_lut4_I3_O)        0.124     9.372 r  VALUES/MEM/g0_b0_i_10/O
                         net (fo=2, routed)           1.241    10.614    VALUES/ERROR_CHECK/g0_b0_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  VALUES/ERROR_CHECK/g0_b0_i_5/O
                         net (fo=14, routed)          1.044    11.781    VALUES/ERROR_CHECK/s_word[4]
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124    11.905 r  VALUES/ERROR_CHECK/g1_b5/O
                         net (fo=1, routed)           0.000    11.905    VALUES/ASCII_TO_7SEG/sg_OBUF[5]_inst_i_3_0
    SLICE_X5Y70          MUXF7 (Prop_muxf7_I1_O)      0.217    12.122 r  VALUES/ASCII_TO_7SEG/sg_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.436    12.559    VALUES/SEG7_TO_DISPLAYER/s_w0[5]
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.299    12.858 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.263    13.121    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[5]_inst_i_3_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I2_O)        0.124    13.245 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.910    15.155    sg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    18.716 r  sg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.716    sg[5]
    T11                                                               r  sg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            freq_generated
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.835ns  (logic 5.387ns (32.001%)  route 11.447ns (67.999%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  en_lock_IBUF_inst/O
                         net (fo=40, routed)          2.960     4.437    VALUES/MEM/en_lock_IBUF
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.561 r  VALUES/MEM/freq_generated_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.331     5.893    VALUES/MEM/freq_generated_OBUF_inst_i_5_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.017 r  VALUES/MEM/freq_generated_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.750     7.767    VALUES/MEM/FREQUENCY_GENERATOR/freq_out10_out
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.891 r  VALUES/MEM/freq_generated_OBUF_inst_i_1/O
                         net (fo=2, routed)           5.406    13.297    freq_generated_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.538    16.835 r  freq_generated_OBUF_inst/O
                         net (fo=0)                   0.000    16.835    freq_generated
    D14                                                               r  freq_generated (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_conf_n
                            (input port)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.763ns  (logic 5.773ns (36.625%)  route 9.990ns (63.375%))
  Logic Levels:           8  (IBUF=1 LUT2=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  en_conf_n (IN)
                         net (fo=0)                   0.000     0.000    en_conf_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_conf_n_IBUF_inst/O
                         net (fo=82, routed)          2.973     4.450    VALUES/ASCII_TO_7SEG/en_conf_n_IBUF
    SLICE_X13Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.574 r  VALUES/ASCII_TO_7SEG/sg_OBUF[6]_inst_i_13/O
                         net (fo=2, routed)           1.238     5.812    VALUES/BLINKER/an_OBUF[5]_inst_i_5_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.936 r  VALUES/BLINKER/an_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.874     6.810    VALUES/BLINKER/an_OBUF[5]_inst_i_11_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.124     6.934 r  VALUES/BLINKER/an_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.575     7.509    VALUES/BLINKER/an_OBUF[5]_inst_i_5_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.633 r  VALUES/BLINKER/an_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.854     8.487    VALUES/BLINKER/current_reg_reg[22]_0
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.124     8.611 r  VALUES/BLINKER/an_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.608     9.219    VALUES/SEG7_TO_DISPLAYER/an[1]
    SLICE_X0Y78          LUT6 (Prop_lut6_I1_O)        0.124     9.343 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.868    12.211    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    15.763 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.763    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_conf_n
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.370ns  (logic 5.757ns (37.454%)  route 9.613ns (62.546%))
  Logic Levels:           8  (IBUF=1 LUT2=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  en_conf_n (IN)
                         net (fo=0)                   0.000     0.000    en_conf_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_conf_n_IBUF_inst/O
                         net (fo=82, routed)          2.973     4.450    VALUES/ASCII_TO_7SEG/en_conf_n_IBUF
    SLICE_X13Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.574 r  VALUES/ASCII_TO_7SEG/sg_OBUF[6]_inst_i_13/O
                         net (fo=2, routed)           1.238     5.812    VALUES/BLINKER/an_OBUF[5]_inst_i_5_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.936 r  VALUES/BLINKER/an_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.874     6.810    VALUES/BLINKER/an_OBUF[5]_inst_i_11_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.124     6.934 r  VALUES/BLINKER/an_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.575     7.509    VALUES/BLINKER/an_OBUF[5]_inst_i_5_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.633 r  VALUES/BLINKER/an_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.854     8.487    VALUES/BLINKER/current_reg_reg[22]_0
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.124     8.611 r  VALUES/BLINKER/an_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.658     9.269    VALUES/CONTROL_CONFIGURATOR/an[0]
    SLICE_X0Y80          LUT4 (Prop_lut4_I2_O)        0.124     9.393 r  VALUES/CONTROL_CONFIGURATOR/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.441    11.835    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    15.370 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.370    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CHIP/REGISTER_2/bit_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CHIP/REGISTER_3/bit_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE                         0.000     0.000 r  CHIP/REGISTER_2/bit_reg_reg/C
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CHIP/REGISTER_2/bit_reg_reg/Q
                         net (fo=1, routed)           0.158     0.299    CHIP/REGISTER_3/bit_reg_reg_1
    SLICE_X1Y114         FDRE                                         r  CHIP/REGISTER_3/bit_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHIP/REGISTER_1/bit_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CHIP/REGISTER_2/bit_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.059%)  route 0.220ns (60.941%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE                         0.000     0.000 r  CHIP/REGISTER_1/bit_reg_reg/C
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CHIP/REGISTER_1/bit_reg_reg/Q
                         net (fo=1, routed)           0.220     0.361    CHIP/REGISTER_2/bit_reg
    SLICE_X1Y114         FDRE                                         r  CHIP/REGISTER_2/bit_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHIP/REGISTER_4/bit_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CHIP/REGISTER_4/bit_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE                         0.000     0.000 r  CHIP/REGISTER_4/bit_reg_reg/C
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CHIP/REGISTER_4/bit_reg_reg/Q
                         net (fo=2, routed)           0.174     0.338    CHIP/REGISTER_3/bit_reg_reg_2
    SLICE_X6Y117         LUT3 (Prop_lut3_I2_O)        0.045     0.383 r  CHIP/REGISTER_3/bit_reg_i_1__2/O
                         net (fo=1, routed)           0.000     0.383    CHIP/REGISTER_4/bit_reg_reg_1
    SLICE_X6Y117         FDRE                                         r  CHIP/REGISTER_4/bit_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHIP/REGISTER_4/bit_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CHIP/REGISTER_5/bit_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE                         0.000     0.000 r  CHIP/REGISTER_4/bit_reg_reg/C
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CHIP/REGISTER_4/bit_reg_reg/Q
                         net (fo=2, routed)           0.174     0.338    CHIP/REGISTER_4/bit_reg_reg_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.045     0.383 r  CHIP/REGISTER_4/bit_reg_i_1__1/O
                         net (fo=1, routed)           0.000     0.383    CHIP/REGISTER_5/bit_out_reg
    SLICE_X6Y117         FDRE                                         r  CHIP/REGISTER_5/bit_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHIP/REGISTER_4/count_reg_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CHIP/REGISTER_4/count_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE                         0.000     0.000 r  CHIP/REGISTER_4/count_reg_reg[15]/C
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CHIP/REGISTER_4/count_reg_reg[15]/Q
                         net (fo=4, routed)           0.173     0.314    CHIP/REGISTER_4/count_reg_reg[15]
    SLICE_X0Y116         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  CHIP/REGISTER_4/count_reg[12]_i_2__0/O
                         net (fo=1, routed)           0.000     0.359    CHIP/REGISTER_4/count_reg[12]_i_2__0_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  CHIP/REGISTER_4/count_reg_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.422    CHIP/REGISTER_4/count_reg_reg[12]_i_1__0_n_4
    SLICE_X0Y116         FDCE                                         r  CHIP/REGISTER_4/count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHIP/REGISTER_4/count_reg_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CHIP/REGISTER_4/count_reg_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE                         0.000     0.000 r  CHIP/REGISTER_4/count_reg_reg[19]/C
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CHIP/REGISTER_4/count_reg_reg[19]/Q
                         net (fo=4, routed)           0.173     0.314    CHIP/REGISTER_4/count_reg_reg[19]
    SLICE_X0Y117         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  CHIP/REGISTER_4/count_reg[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.359    CHIP/REGISTER_4/count_reg[16]_i_2__0_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  CHIP/REGISTER_4/count_reg_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.422    CHIP/REGISTER_4/count_reg_reg[16]_i_1__0_n_4
    SLICE_X0Y117         FDCE                                         r  CHIP/REGISTER_4/count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHIP/REGISTER_4/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CHIP/REGISTER_4/count_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE                         0.000     0.000 r  CHIP/REGISTER_4/count_reg_reg[7]/C
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CHIP/REGISTER_4/count_reg_reg[7]/Q
                         net (fo=4, routed)           0.173     0.314    CHIP/REGISTER_4/count_reg_reg[7]
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  CHIP/REGISTER_4/count_reg[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.359    CHIP/REGISTER_4/count_reg[4]_i_2__0_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  CHIP/REGISTER_4/count_reg_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.422    CHIP/REGISTER_4/count_reg_reg[4]_i_1__0_n_4
    SLICE_X0Y114         FDCE                                         r  CHIP/REGISTER_4/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHIP/REGISTER_4/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CHIP/REGISTER_4/count_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE                         0.000     0.000 r  CHIP/REGISTER_4/count_reg_reg[3]/C
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CHIP/REGISTER_4/count_reg_reg[3]/Q
                         net (fo=4, routed)           0.173     0.314    CHIP/REGISTER_4/count_reg_reg[3]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  CHIP/REGISTER_4/count_reg[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.359    CHIP/REGISTER_4/count_reg[0]_i_4__0_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  CHIP/REGISTER_4/count_reg_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.422    CHIP/REGISTER_4/count_reg_reg[0]_i_1__0_n_4
    SLICE_X0Y113         FDCE                                         r  CHIP/REGISTER_4/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHIP/REGISTER_4/count_reg_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CHIP/REGISTER_4/count_reg_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE                         0.000     0.000 r  CHIP/REGISTER_4/count_reg_reg[27]/C
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CHIP/REGISTER_4/count_reg_reg[27]/Q
                         net (fo=4, routed)           0.184     0.325    CHIP/REGISTER_4/count_reg_reg[27]
    SLICE_X0Y119         LUT2 (Prop_lut2_I0_O)        0.045     0.370 r  CHIP/REGISTER_4/count_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     0.370    CHIP/REGISTER_4/count_reg[24]_i_2_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.433 r  CHIP/REGISTER_4/count_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.433    CHIP/REGISTER_4/count_reg_reg[24]_i_1_n_4
    SLICE_X0Y119         FDCE                                         r  CHIP/REGISTER_4/count_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHIP/REGISTER_4/count_reg_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CHIP/REGISTER_4/count_reg_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDCE                         0.000     0.000 r  CHIP/REGISTER_4/count_reg_reg[31]/C
    SLICE_X0Y120         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CHIP/REGISTER_4/count_reg_reg[31]/Q
                         net (fo=4, routed)           0.184     0.325    CHIP/REGISTER_4/count_reg_reg[31]
    SLICE_X0Y120         LUT2 (Prop_lut2_I0_O)        0.045     0.370 r  CHIP/REGISTER_4/count_reg[28]_i_2/O
                         net (fo=1, routed)           0.000     0.370    CHIP/REGISTER_4/count_reg[28]_i_2_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.433 r  CHIP/REGISTER_4/count_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.433    CHIP/REGISTER_4/count_reg_reg[28]_i_1_n_4
    SLICE_X0Y120         FDCE                                         r  CHIP/REGISTER_4/count_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.307ns  (logic 16.739ns (36.149%)  route 29.568ns (63.851%))
  Logic Levels:           45  (CARRY4=16 LUT2=3 LUT3=8 LUT4=6 LUT5=2 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.481    34.585    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    34.709 r  VALUES/MEM/g0_b6__2_i_22/O
                         net (fo=2, routed)           0.808    35.517    VALUES/MEM/g0_b6__2_i_22_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.124    35.641 f  VALUES/MEM/g0_b6__2_i_15/O
                         net (fo=1, routed)           0.000    35.641    VALUES/MEM/g0_b6__2_i_15_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    35.853 f  VALUES/MEM/g0_b6__2_i_7/O
                         net (fo=25, routed)          1.847    37.700    VALUES/MEM/b_disp_3[3]
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.321    38.021 r  VALUES/MEM/g0_b6__2_i_3/O
                         net (fo=7, routed)           1.256    39.277    VALUES/MEM/s_word[26]
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.358    39.635 r  VALUES/MEM/g0_b6__2/O
                         net (fo=1, routed)           0.801    40.436    VALUES/SEG7_TO_DISPLAYER/s_w3[6]
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.327    40.763 f  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.014    41.777    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I1_O)        0.124    41.901 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.490    44.391    sg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    47.928 r  sg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    47.928    sg[6]
    L18                                                               r  sg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.139ns  (logic 16.690ns (36.173%)  route 29.449ns (63.827%))
  Logic Levels:           45  (CARRY4=16 LUT2=3 LUT3=8 LUT4=6 LUT5=2 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.481    34.585    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    34.709 r  VALUES/MEM/g0_b6__2_i_22/O
                         net (fo=2, routed)           0.808    35.517    VALUES/MEM/g0_b6__2_i_22_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.124    35.641 f  VALUES/MEM/g0_b6__2_i_15/O
                         net (fo=1, routed)           0.000    35.641    VALUES/MEM/g0_b6__2_i_15_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    35.853 f  VALUES/MEM/g0_b6__2_i_7/O
                         net (fo=25, routed)          1.847    37.700    VALUES/MEM/b_disp_3[3]
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.321    38.021 r  VALUES/MEM/g0_b6__2_i_3/O
                         net (fo=7, routed)           1.092    39.113    VALUES/MEM/s_word[26]
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.354    39.467 r  VALUES/MEM/g0_b2__2/O
                         net (fo=1, routed)           0.822    40.289    VALUES/SEG7_TO_DISPLAYER/s_w3[2]
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.326    40.615 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.812    41.428    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I1_O)        0.124    41.552 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.716    44.268    sg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    47.761 r  sg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    47.761    sg[2]
    K16                                                               r  sg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.133ns  (logic 16.546ns (35.866%)  route 29.587ns (64.134%))
  Logic Levels:           45  (CARRY4=16 LUT2=3 LUT3=8 LUT4=6 LUT5=2 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.481    34.585    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    34.709 r  VALUES/MEM/g0_b6__2_i_22/O
                         net (fo=2, routed)           0.808    35.517    VALUES/MEM/g0_b6__2_i_22_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.124    35.641 f  VALUES/MEM/g0_b6__2_i_15/O
                         net (fo=1, routed)           0.000    35.641    VALUES/MEM/g0_b6__2_i_15_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    35.853 f  VALUES/MEM/g0_b6__2_i_7/O
                         net (fo=25, routed)          1.847    37.700    VALUES/MEM/b_disp_3[3]
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.321    38.021 r  VALUES/MEM/g0_b6__2_i_3/O
                         net (fo=7, routed)           1.257    39.278    VALUES/MEM/s_word[26]
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.328    39.606 r  VALUES/MEM/g0_b0__2/O
                         net (fo=1, routed)           1.013    40.619    VALUES/SEG7_TO_DISPLAYER/s_w3[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124    40.743 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.038    41.781    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124    41.905 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.272    44.177    sg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    47.754 r  sg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    47.754    sg[0]
    T10                                                               r  sg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.022ns  (logic 16.524ns (35.906%)  route 29.497ns (64.094%))
  Logic Levels:           45  (CARRY4=16 LUT2=3 LUT3=8 LUT4=6 LUT5=2 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.481    34.585    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    34.709 r  VALUES/MEM/g0_b6__2_i_22/O
                         net (fo=2, routed)           0.808    35.517    VALUES/MEM/g0_b6__2_i_22_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.124    35.641 f  VALUES/MEM/g0_b6__2_i_15/O
                         net (fo=1, routed)           0.000    35.641    VALUES/MEM/g0_b6__2_i_15_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    35.853 f  VALUES/MEM/g0_b6__2_i_7/O
                         net (fo=25, routed)          1.847    37.700    VALUES/MEM/b_disp_3[3]
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.321    38.021 r  VALUES/MEM/g0_b6__2_i_3/O
                         net (fo=7, routed)           1.092    39.113    VALUES/MEM/s_word[26]
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.328    39.441 r  VALUES/MEM/g0_b1__2/O
                         net (fo=1, routed)           1.049    40.491    VALUES/SEG7_TO_DISPLAYER/s_w3[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I5_O)        0.124    40.615 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.882    41.497    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[1]_inst_i_2_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124    41.621 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.467    44.088    sg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    47.643 r  sg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    47.643    sg[1]
    R10                                                               r  sg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.592ns  (logic 16.530ns (36.255%)  route 29.063ns (63.745%))
  Logic Levels:           45  (CARRY4=16 LUT2=3 LUT3=8 LUT4=6 LUT5=2 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.481    34.585    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    34.709 r  VALUES/MEM/g0_b6__2_i_22/O
                         net (fo=2, routed)           0.808    35.517    VALUES/MEM/g0_b6__2_i_22_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.124    35.641 f  VALUES/MEM/g0_b6__2_i_15/O
                         net (fo=1, routed)           0.000    35.641    VALUES/MEM/g0_b6__2_i_15_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    35.853 f  VALUES/MEM/g0_b6__2_i_7/O
                         net (fo=25, routed)          1.847    37.700    VALUES/MEM/b_disp_3[3]
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.321    38.021 r  VALUES/MEM/g0_b6__2_i_3/O
                         net (fo=7, routed)           1.256    39.277    VALUES/MEM/s_word[26]
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.328    39.605 r  VALUES/MEM/g0_b5__2/O
                         net (fo=1, routed)           0.707    40.312    VALUES/SEG7_TO_DISPLAYER/s_w3[5]
    SLICE_X0Y77          LUT6 (Prop_lut6_I5_O)        0.124    40.436 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.182    41.619    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[5]_inst_i_2_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    41.743 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.910    43.653    sg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    47.214 r  sg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    47.214    sg[5]
    T11                                                               r  sg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.254ns  (logic 16.293ns (36.004%)  route 28.961ns (63.996%))
  Logic Levels:           45  (CARRY4=16 LUT2=3 LUT3=7 LUT4=6 LUT5=3 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.481    34.585    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    34.709 r  VALUES/MEM/g0_b6__2_i_22/O
                         net (fo=2, routed)           0.808    35.517    VALUES/MEM/g0_b6__2_i_22_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.124    35.641 r  VALUES/MEM/g0_b6__2_i_15/O
                         net (fo=1, routed)           0.000    35.641    VALUES/MEM/g0_b6__2_i_15_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    35.853 r  VALUES/MEM/g0_b6__2_i_7/O
                         net (fo=25, routed)          1.847    37.700    VALUES/MEM/b_disp_3[3]
    SLICE_X10Y82         LUT5 (Prop_lut5_I1_O)        0.299    37.999 r  VALUES/MEM/g0_b6__2_i_1/O
                         net (fo=7, routed)           1.107    39.106    VALUES/MEM/s_word[24]
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.124    39.230 r  VALUES/MEM/g0_b3__2/O
                         net (fo=1, routed)           0.505    39.735    VALUES/SEG7_TO_DISPLAYER/s_w3[3]
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.124    39.859 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.536    40.395    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I0_O)        0.124    40.519 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.806    43.326    sg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    46.876 r  sg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    46.876    sg[3]
    K13                                                               r  sg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/MEM/num_errors_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.824ns  (logic 16.513ns (36.839%)  route 28.311ns (63.161%))
  Logic Levels:           45  (CARRY4=16 LUT2=3 LUT3=7 LUT4=6 LUT5=3 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.619     1.621    VALUES/MEM/clk_out1
    SLICE_X38Y76         FDCE                                         r  VALUES/MEM/num_errors_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  VALUES/MEM/num_errors_out_reg[15]/Q
                         net (fo=17, routed)          2.346     4.486    VALUES/MEM/num_errors_s2[15]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.150     4.636 r  VALUES/MEM/g1_b6__0_i_436/O
                         net (fo=2, routed)           1.048     5.684    VALUES/MEM/g1_b6__0_i_436_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.326     6.010 r  VALUES/MEM/g1_b6__0_i_440/O
                         net (fo=1, routed)           0.000     6.010    VALUES/MEM/g1_b6__0_i_440_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.560 r  VALUES/MEM/g1_b6__0_i_329/CO[3]
                         net (fo=1, routed)           0.000     6.560    VALUES/MEM/g1_b6__0_i_329_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.894 r  VALUES/MEM/g1_b6__0_i_222/O[1]
                         net (fo=2, routed)           0.785     7.679    VALUES/MEM/g1_b6__0_i_222_n_6
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.329     8.008 r  VALUES/MEM/g1_b6__0_i_138/O
                         net (fo=2, routed)           0.863     8.870    VALUES/MEM/g1_b6__0_i_138_n_0
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.326     9.196 r  VALUES/MEM/g1_b6__0_i_142/O
                         net (fo=1, routed)           0.000     9.196    VALUES/MEM/g1_b6__0_i_142_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.746 r  VALUES/MEM/g1_b6__0_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.746    VALUES/MEM/g1_b6__0_i_94_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  VALUES/MEM/g1_b6__0_i_88/O[0]
                         net (fo=14, routed)          1.136    11.105    VALUES/MEM/g1_b6__0_i_88_n_7
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.327    11.432 r  VALUES/MEM/g1_b6__0_i_524/O
                         net (fo=2, routed)           0.872    12.304    VALUES/MEM/g1_b6__0_i_524_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.332    12.636 r  VALUES/MEM/g1_b6__0_i_528/O
                         net (fo=1, routed)           0.000    12.636    VALUES/MEM/g1_b6__0_i_528_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.034 r  VALUES/MEM/g1_b6__0_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.034    VALUES/MEM/g1_b6__0_i_484_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  VALUES/MEM/g1_b6__0_i_419/CO[3]
                         net (fo=1, routed)           0.000    13.148    VALUES/MEM/g1_b6__0_i_419_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.370 r  VALUES/MEM/g1_b6__0_i_317/O[0]
                         net (fo=2, routed)           0.808    14.179    VALUES/MEM/g1_b6__0_i_317_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.328    14.507 r  VALUES/MEM/g1_b6__0_i_309/O
                         net (fo=2, routed)           0.822    15.329    VALUES/MEM/g1_b6__0_i_309_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.331    15.660 r  VALUES/MEM/g1_b6__0_i_313/O
                         net (fo=1, routed)           0.000    15.660    VALUES/MEM/g1_b6__0_i_313_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.036 r  VALUES/MEM/g1_b6__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    16.036    VALUES/MEM/g1_b6__0_i_203_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.153 r  VALUES/MEM/g1_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.153    VALUES/MEM/g1_b6__0_i_132_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.372 r  VALUES/MEM/g1_b6__0_i_92/O[0]
                         net (fo=7, routed)           1.114    17.486    VALUES/MEM/g1_b6__0_i_92_n_7
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.295    17.781 r  VALUES/MEM/g1_b6__0_i_128/O
                         net (fo=1, routed)           0.000    17.781    VALUES/MEM/g1_b6__0_i_128_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.182 r  VALUES/MEM/g1_b6__0_i_91/CO[3]
                         net (fo=6, routed)           0.755    18.937    VALUES/MEM/g1_b6__0_i_91_n_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.118    19.055 r  VALUES/MEM/g1_b6__0_i_87/O
                         net (fo=11, routed)          0.695    19.750    VALUES/MEM/g1_b6__0_i_87_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.326    20.076 r  VALUES/MEM/g1_b6__2_i_200/O
                         net (fo=26, routed)          1.282    21.358    VALUES/MEM/g1_b6__2_i_200_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152    21.510 r  VALUES/MEM/g0_b6__2_i_344/O
                         net (fo=2, routed)           0.176    21.686    VALUES/MEM/g0_b6__2_i_344_n_0
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.326    22.012 r  VALUES/MEM/g0_b6__2_i_348/O
                         net (fo=1, routed)           0.000    22.012    VALUES/MEM/g0_b6__2_i_348_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.239 r  VALUES/MEM/g0_b6__2_i_310/O[1]
                         net (fo=2, routed)           0.812    23.051    VALUES/MEM/g0_b6__2_i_310_n_6
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.303    23.354 r  VALUES/MEM/g0_b6__2_i_313/O
                         net (fo=1, routed)           0.000    23.354    VALUES/MEM/g0_b6__2_i_313_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.932 r  VALUES/MEM/g0_b6__2_i_269/O[2]
                         net (fo=1, routed)           0.790    24.722    VALUES/MEM/g0_b6__2_i_269_n_5
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.301    25.023 r  VALUES/MEM/g0_b6__2_i_171/O
                         net (fo=1, routed)           0.000    25.023    VALUES/MEM/g0_b6__2_i_171_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.270 f  VALUES/MEM/g0_b6__2_i_89/O[0]
                         net (fo=5, routed)           0.982    26.252    VALUES/MEM/g0_b6__2_i_89_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    26.551 r  VALUES/MEM/g0_b6__2_i_185/O
                         net (fo=7, routed)           0.843    27.394    VALUES/MEM/g0_b6__2_i_185_n_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.146    27.540 r  VALUES/MEM/g0_b6__2_i_186/O
                         net (fo=5, routed)           0.468    28.008    VALUES/MEM/g0_b6__2_i_186_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I3_O)        0.328    28.336 r  VALUES/MEM/g0_b6__2_i_108/O
                         net (fo=3, routed)           0.971    29.307    VALUES/MEM/g0_b6__2_i_108_n_0
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124    29.431 r  VALUES/MEM/g0_b6__2_i_48/O
                         net (fo=1, routed)           0.000    29.431    VALUES/MEM/g0_b6__2_i_48_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    29.978 r  VALUES/MEM/g0_b6__2_i_23/O[2]
                         net (fo=11, routed)          1.312    31.290    VALUES/MEM/g0_b6__2_i_23_n_5
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.302    31.592 r  VALUES/MEM/g0_b6__2_i_93/O
                         net (fo=2, routed)           0.990    32.582    VALUES/MEM/g0_b6__2_i_93_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    32.706 r  VALUES/MEM/g0_b6__2_i_97/O
                         net (fo=1, routed)           0.000    32.706    VALUES/MEM/g0_b6__2_i_97_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.104 f  VALUES/MEM/g0_b6__2_i_44/CO[3]
                         net (fo=2, routed)           1.481    34.585    VALUES/MEM/g0_b6__2_i_44_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    34.709 r  VALUES/MEM/g0_b6__2_i_22/O
                         net (fo=2, routed)           0.808    35.517    VALUES/MEM/g0_b6__2_i_22_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.124    35.641 r  VALUES/MEM/g0_b6__2_i_15/O
                         net (fo=1, routed)           0.000    35.641    VALUES/MEM/g0_b6__2_i_15_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    35.853 r  VALUES/MEM/g0_b6__2_i_7/O
                         net (fo=25, routed)          1.847    37.700    VALUES/MEM/b_disp_3[3]
    SLICE_X10Y82         LUT5 (Prop_lut5_I1_O)        0.299    37.999 r  VALUES/MEM/g0_b6__2_i_1/O
                         net (fo=7, routed)           1.107    39.106    VALUES/MEM/s_word[24]
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.152    39.258 r  VALUES/MEM/g0_b4__2/O
                         net (fo=1, routed)           0.845    40.103    VALUES/SEG7_TO_DISPLAYER/s_w3[4]
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.332    40.435 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.656    41.091    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[4]_inst_i_2_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.124    41.215 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.697    42.912    sg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    46.445 r  sg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    46.445    sg[4]
    P15                                                               r  sg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/MEM/freq_div_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            freq_generated
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.986ns  (logic 4.366ns (25.702%)  route 12.620ns (74.298%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.636     1.638    VALUES/MEM/clk_out1
    SLICE_X29Y87         FDCE                                         r  VALUES/MEM/freq_div_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.456     2.094 f  VALUES/MEM/freq_div_out_reg[7]/Q
                         net (fo=48, routed)          3.903     5.997    VALUES/MEM/b_freq_div[7]
    SLICE_X13Y70         LUT5 (Prop_lut5_I3_O)        0.124     6.121 r  VALUES/MEM/freq_generated_OBUF_inst_i_4/O
                         net (fo=1, routed)           1.561     7.682    VALUES/MEM/freq_generated_OBUF_inst_i_4_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.806 r  VALUES/MEM/freq_generated_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.750     9.557    VALUES/MEM/FREQUENCY_GENERATOR/freq_out10_out
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.681 r  VALUES/MEM/freq_generated_OBUF_inst_i_1/O
                         net (fo=2, routed)           5.406    15.086    freq_generated_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.538    18.624 r  freq_generated_OBUF_inst/O
                         net (fo=0)                   0.000    18.624    freq_generated
    D14                                                               r  freq_generated (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/SEG7_TO_DISPLAYER/current_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.664ns  (logic 4.700ns (34.393%)  route 8.964ns (65.607%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.716     1.718    VALUES/SEG7_TO_DISPLAYER/clk_out1
    SLICE_X0Y65          FDRE                                         r  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     2.174 f  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[6]/Q
                         net (fo=10, routed)          1.334     3.509    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[6]
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.124     3.633 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.680     4.313    VALUES/SEG7_TO_DISPLAYER/an_OBUF[7]_inst_i_7_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I0_O)        0.150     4.463 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.783     5.245    VALUES/SEG7_TO_DISPLAYER/an_OBUF[7]_inst_i_6_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I0_O)        0.328     5.573 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[7]_inst_i_3/O
                         net (fo=9, routed)           0.955     6.528    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[12]_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I0_O)        0.124     6.652 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.213    11.865    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.382 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.382    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/SEG7_TO_DISPLAYER/current_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.287ns  (logic 4.612ns (34.708%)  route 8.675ns (65.292%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.716     1.718    VALUES/SEG7_TO_DISPLAYER/clk_out1
    SLICE_X0Y65          FDRE                                         r  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     2.174 r  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[5]/Q
                         net (fo=9, routed)           1.215     3.389    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[5]
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.124     3.513 f  VALUES/SEG7_TO_DISPLAYER/an_OBUF[2]_inst_i_4/O
                         net (fo=2, routed)           0.955     4.468    VALUES/SEG7_TO_DISPLAYER/an_OBUF[2]_inst_i_4_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I2_O)        0.124     4.592 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.803     5.395    VALUES/SEG7_TO_DISPLAYER/an_OBUF[1]_inst_i_4_n_0
    SLICE_X2Y66          LUT5 (Prop_lut5_I0_O)        0.124     5.519 f  VALUES/SEG7_TO_DISPLAYER/an_OBUF[1]_inst_i_3/O
                         net (fo=7, routed)           0.651     6.170    VALUES/SEG7_TO_DISPLAYER/an_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.124     6.294 f  VALUES/SEG7_TO_DISPLAYER/an_OBUF[1]_inst_i_2/O
                         net (fo=9, routed)           2.707     9.000    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.124 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.345    11.470    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    15.005 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.005    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VALUES/CONTROL_CONFIGURATOR/index_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.497ns (63.515%)  route 0.860ns (36.485%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.597     0.599    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X6Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.148     0.747 r  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[2]/Q
                         net (fo=45, routed)          0.451     1.197    VALUES/SEG7_TO_DISPLAYER/index[2]
    SLICE_X0Y78          LUT6 (Prop_lut6_I1_O)        0.098     1.295 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.704    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.955 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.955    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/CONTROL_CONFIGURATOR/index_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.498ns (61.404%)  route 0.942ns (38.596%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.597     0.599    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X6Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.148     0.747 r  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[2]/Q
                         net (fo=45, routed)          0.546     1.293    VALUES/SEG7_TO_DISPLAYER/index[2]
    SLICE_X1Y78          LUT6 (Prop_lut6_I2_O)        0.098     1.391 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.396     1.786    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.039 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.039    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.508ns (60.571%)  route 0.982ns (39.429%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.596     0.598    VALUES/SEG7_TO_DISPLAYER/clk_out1
    SLICE_X0Y67          FDRE                                         r  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.739 r  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]/Q
                         net (fo=10, routed)          0.248     0.987    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.045     1.032 f  VALUES/SEG7_TO_DISPLAYER/an_OBUF[1]_inst_i_2/O
                         net (fo=9, routed)           0.162     1.193    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I0_O)        0.045     1.238 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.572     1.811    sg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.088 r  sg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.088    sg[0]
    T10                                                               r  sg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.445ns (57.489%)  route 1.069ns (42.511%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.597     0.599    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X6Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.763 r  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/Q
                         net (fo=43, routed)          0.472     1.234    VALUES/SEG7_TO_DISPLAYER/index[0]
    SLICE_X0Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.279 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.597     1.876    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.113 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.113    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.510ns (59.883%)  route 1.012ns (40.117%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.596     0.598    VALUES/SEG7_TO_DISPLAYER/clk_out1
    SLICE_X0Y67          FDRE                                         r  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.739 r  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]/Q
                         net (fo=10, routed)          0.248     0.987    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.045     1.032 f  VALUES/SEG7_TO_DISPLAYER/an_OBUF[1]_inst_i_2/O
                         net (fo=9, routed)           0.221     1.253    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I0_O)        0.045     1.298 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.198     1.496    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[4]_inst_i_3_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I2_O)        0.045     1.541 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.345     1.885    sg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.120 r  sg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.120    sg[4]
    P15                                                               r  sg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.445ns (56.638%)  route 1.107ns (43.362%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.597     0.599    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X6Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.763 f  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/Q
                         net (fo=43, routed)          0.444     1.207    VALUES/CONTROL_CONFIGURATOR/index[0]
    SLICE_X0Y80          LUT4 (Prop_lut4_I0_O)        0.045     1.252 r  VALUES/CONTROL_CONFIGURATOR/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.662     1.914    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.151 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.151    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.492ns (56.534%)  route 1.147ns (43.466%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.596     0.598    VALUES/SEG7_TO_DISPLAYER/clk_out1
    SLICE_X0Y67          FDRE                                         r  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.739 f  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]/Q
                         net (fo=10, routed)          0.213     0.952    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.045     0.997 f  VALUES/SEG7_TO_DISPLAYER/an_OBUF[2]_inst_i_2/O
                         net (fo=12, routed)          0.499     1.496    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[15]_1
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.045     1.541 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.435     1.976    sg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.237 r  sg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.237    sg[5]
    T11                                                               r  sg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/SEG7_TO_DISPLAYER/current_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.469ns (55.122%)  route 1.196ns (44.878%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.597     0.599    VALUES/SEG7_TO_DISPLAYER/clk_out1
    SLICE_X0Y66          FDRE                                         r  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[8]/Q
                         net (fo=10, routed)          0.111     0.851    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[8]
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.045     0.896 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[6]_inst_i_2/O
                         net (fo=10, routed)          0.392     1.288    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[13]_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I2_O)        0.045     1.333 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.693     2.026    sg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.264 r  sg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.264    sg[6]
    L18                                                               r  sg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.484ns (54.569%)  route 1.235ns (45.431%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.597     0.599    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X6Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.763 f  VALUES/CONTROL_CONFIGURATOR/index_reg_reg[0]/Q
                         net (fo=43, routed)          0.525     1.288    VALUES/SEG7_TO_DISPLAYER/index[0]
    SLICE_X0Y78          LUT6 (Prop_lut6_I2_O)        0.045     1.333 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.710     2.043    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.318 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.318    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/SEG7_TO_DISPLAYER/current_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.795ns  (logic 1.548ns (55.388%)  route 1.247ns (44.612%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.596     0.598    VALUES/SEG7_TO_DISPLAYER/clk_out1
    SLICE_X0Y67          FDRE                                         r  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.739 f  VALUES/SEG7_TO_DISPLAYER/current_reg_reg[13]/Q
                         net (fo=10, routed)          0.138     0.877    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[13]
    SLICE_X1Y66          LUT6 (Prop_lut6_I4_O)        0.045     0.922 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[7]_inst_i_2/O
                         net (fo=14, routed)          0.516     1.437    VALUES/SEG7_TO_DISPLAYER/current_reg_reg[14]_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.043     1.480 r  VALUES/SEG7_TO_DISPLAYER/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.593     2.073    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.319     3.393 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.393    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809    26.809    VALUES/CLK_WIZ/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    VALUES/CLK_WIZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    25.002 f  VALUES/CLK_WIZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    VALUES/CLK_WIZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    VALUES/CLK_WIZ/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    VALUES/CLK_WIZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VALUES/CLK_WIZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    VALUES/CLK_WIZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.883ns  (logic 5.410ns (32.045%)  route 11.473ns (67.955%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619     5.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284     5.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.086 r  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          1.324     7.410    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.534 r  VALUES/MEM/ch_out[0]_i_9/O
                         net (fo=1, routed)           1.442     8.976    VALUES/MEM/ch_out[0]_i_9_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I0_O)        0.124     9.100 r  VALUES/MEM/ch_out[0]_i_4/O
                         net (fo=10, routed)          0.988    10.087    VALUES/MEM/b_disp_0[0]
    SLICE_X15Y78         LUT4 (Prop_lut4_I1_O)        0.124    10.211 r  VALUES/MEM/g0_b0_i_10/O
                         net (fo=2, routed)           1.241    11.453    VALUES/ERROR_CHECK/g0_b0_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.124    11.577 r  VALUES/ERROR_CHECK/g0_b0_i_5/O
                         net (fo=14, routed)          2.008    13.585    VALUES/ERROR_CHECK/s_word[4]
    SLICE_X1Y68          LUT6 (Prop_lut6_I4_O)        0.124    13.709 r  VALUES/ERROR_CHECK/g0_b3/O
                         net (fo=1, routed)           0.000    13.709    VALUES/ASCII_TO_7SEG/sg_OBUF[3]_inst_i_4
    SLICE_X1Y68          MUXF7 (Prop_muxf7_I0_O)      0.238    13.947 r  VALUES/ASCII_TO_7SEG/sg_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.421    14.369    VALUES/SEG7_TO_DISPLAYER/s_w0[3]
    SLICE_X0Y69          LUT6 (Prop_lut6_I5_O)        0.298    14.667 f  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.958    15.625    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124    15.749 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.806    18.555    sg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    22.105 r  sg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.105    sg[3]
    K13                                                               r  sg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.759ns  (logic 5.727ns (34.174%)  route 11.032ns (65.826%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619     5.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284     5.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.086 r  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          1.324     7.410    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.534 r  VALUES/MEM/ch_out[0]_i_9/O
                         net (fo=1, routed)           1.442     8.976    VALUES/MEM/ch_out[0]_i_9_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I0_O)        0.124     9.100 r  VALUES/MEM/ch_out[0]_i_4/O
                         net (fo=10, routed)          0.988    10.087    VALUES/MEM/b_disp_0[0]
    SLICE_X15Y78         LUT4 (Prop_lut4_I1_O)        0.124    10.211 r  VALUES/MEM/g0_b0_i_10/O
                         net (fo=2, routed)           1.241    11.453    VALUES/ERROR_CHECK/g0_b0_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.124    11.577 r  VALUES/ERROR_CHECK/g0_b0_i_5/O
                         net (fo=14, routed)          1.600    13.177    VALUES/ERROR_CHECK/s_word[4]
    SLICE_X4Y71          LUT6 (Prop_lut6_I4_O)        0.124    13.301 r  VALUES/ERROR_CHECK/g1_b6/O
                         net (fo=1, routed)           0.000    13.301    VALUES/ASCII_TO_7SEG/sg_OBUF[6]_inst_i_6_0
    SLICE_X4Y71          MUXF7 (Prop_muxf7_I1_O)      0.245    13.546 r  VALUES/ASCII_TO_7SEG/sg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.421    13.967    VALUES/ERROR_CHECK/s_w0[0]
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.298    14.265 f  VALUES/ERROR_CHECK/sg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.280    14.544    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[6]_inst_i_1_0
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.120    14.664 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.963    15.627    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I0_O)        0.327    15.954 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.490    18.444    sg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    21.981 r  sg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.981    sg[6]
    L18                                                               r  sg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.387ns  (logic 5.680ns (36.913%)  route 9.707ns (63.087%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619     5.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284     5.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.086 f  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          1.037     7.123    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.247 f  VALUES/MEM/g1_b6__2_i_29/O
                         net (fo=1, routed)           0.000     7.247    VALUES/MEM/g1_b6__2_i_29_n_0
    SLICE_X43Y88         MUXF7 (Prop_muxf7_I0_O)      0.212     7.459 f  VALUES/MEM/g1_b6__2_i_13/O
                         net (fo=1, routed)           0.456     7.915    VALUES/MEM/g1_b6__2_i_13_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I4_O)        0.299     8.214 f  VALUES/MEM/g1_b6__2_i_7/O
                         net (fo=10, routed)          2.187    10.401    VALUES/MEM/b_disp_4[3]
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124    10.525 r  VALUES/MEM/g1_b6__2_i_2/O
                         net (fo=14, routed)          1.632    12.157    VALUES/ERROR_CHECK/data_out_inferred__3/sg_OBUF[0]_inst_i_7[8]
    SLICE_X1Y76          LUT6 (Prop_lut6_I2_O)        0.124    12.281 r  VALUES/ERROR_CHECK/g1_b0__2/O
                         net (fo=1, routed)           0.000    12.281    VALUES/ASCII_TO_7SEG/sg_OBUF[0]_inst_i_2_0
    SLICE_X1Y76          MUXF7 (Prop_muxf7_I1_O)      0.217    12.498 r  VALUES/ASCII_TO_7SEG/data_out_inferred__3/sg_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.801    13.299    VALUES/SEG7_TO_DISPLAYER/s_w4[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.299    13.598 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.038    14.636    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124    14.760 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.272    17.032    sg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    20.609 r  sg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.609    sg[0]
    T10                                                               r  sg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.228ns  (logic 5.209ns (34.207%)  route 10.019ns (65.793%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619     5.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284     5.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.086 r  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          1.324     7.410    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.534 r  VALUES/MEM/ch_out[0]_i_9/O
                         net (fo=1, routed)           1.442     8.976    VALUES/MEM/ch_out[0]_i_9_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I0_O)        0.124     9.100 r  VALUES/MEM/ch_out[0]_i_4/O
                         net (fo=10, routed)          0.988    10.087    VALUES/MEM/b_disp_0[0]
    SLICE_X15Y78         LUT4 (Prop_lut4_I1_O)        0.124    10.211 r  VALUES/MEM/g0_b0_i_10/O
                         net (fo=2, routed)           1.241    11.453    VALUES/ERROR_CHECK/g0_b0_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.124    11.577 r  VALUES/ERROR_CHECK/g0_b0_i_5/O
                         net (fo=14, routed)          1.590    13.167    VALUES/ERROR_CHECK/s_word[4]
    SLICE_X1Y71          LUT6 (Prop_lut6_I4_O)        0.124    13.291 r  VALUES/ERROR_CHECK/g1_b2/O
                         net (fo=1, routed)           0.000    13.291    VALUES/ASCII_TO_7SEG/sg_OBUF[2]_inst_i_1_0
    SLICE_X1Y71          MUXF7 (Prop_muxf7_I1_O)      0.217    13.508 r  VALUES/ASCII_TO_7SEG/sg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.433    13.942    VALUES/SEG7_TO_DISPLAYER/s_w0[2]
    SLICE_X1Y71          LUT6 (Prop_lut6_I4_O)        0.299    14.241 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.716    16.957    sg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    20.450 r  sg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.450    sg[2]
    K16                                                               r  sg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.016ns  (logic 5.369ns (35.752%)  route 9.648ns (64.248%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619     5.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284     5.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.086 r  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          1.324     7.410    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.534 r  VALUES/MEM/ch_out[0]_i_9/O
                         net (fo=1, routed)           1.442     8.976    VALUES/MEM/ch_out[0]_i_9_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I0_O)        0.124     9.100 r  VALUES/MEM/ch_out[0]_i_4/O
                         net (fo=10, routed)          0.988    10.087    VALUES/MEM/b_disp_0[0]
    SLICE_X15Y78         LUT4 (Prop_lut4_I1_O)        0.124    10.211 r  VALUES/MEM/g0_b0_i_10/O
                         net (fo=2, routed)           1.241    11.453    VALUES/ERROR_CHECK/g0_b0_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.124    11.577 r  VALUES/ERROR_CHECK/g0_b0_i_5/O
                         net (fo=14, routed)          1.688    13.265    VALUES/ERROR_CHECK/s_word[4]
    SLICE_X1Y70          LUT6 (Prop_lut6_I4_O)        0.124    13.389 r  VALUES/ERROR_CHECK/g0_b4/O
                         net (fo=1, routed)           0.000    13.389    VALUES/ASCII_TO_7SEG/sg_OBUF[4]_inst_i_3
    SLICE_X1Y70          MUXF7 (Prop_muxf7_I0_O)      0.212    13.601 r  VALUES/ASCII_TO_7SEG/sg_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.436    14.038    VALUES/SEG7_TO_DISPLAYER/s_w0[4]
    SLICE_X1Y70          LUT6 (Prop_lut6_I4_O)        0.299    14.337 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.547    14.884    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[4]_inst_i_3_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I2_O)        0.124    15.008 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.697    16.704    sg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    20.238 r  sg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.238    sg[4]
    P15                                                               r  sg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.820ns  (logic 5.664ns (38.216%)  route 9.157ns (61.784%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619     5.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284     5.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.086 f  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          1.037     7.123    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.247 f  VALUES/MEM/g1_b6__2_i_29/O
                         net (fo=1, routed)           0.000     7.247    VALUES/MEM/g1_b6__2_i_29_n_0
    SLICE_X43Y88         MUXF7 (Prop_muxf7_I0_O)      0.212     7.459 f  VALUES/MEM/g1_b6__2_i_13/O
                         net (fo=1, routed)           0.456     7.915    VALUES/MEM/g1_b6__2_i_13_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I4_O)        0.299     8.214 f  VALUES/MEM/g1_b6__2_i_7/O
                         net (fo=10, routed)          2.187    10.401    VALUES/MEM/b_disp_4[3]
    SLICE_X11Y82         LUT4 (Prop_lut4_I1_O)        0.124    10.525 r  VALUES/MEM/g1_b6__2_i_2/O
                         net (fo=14, routed)          1.438    11.963    VALUES/ERROR_CHECK/data_out_inferred__3/sg_OBUF[0]_inst_i_7[8]
    SLICE_X1Y77          LUT6 (Prop_lut6_I2_O)        0.124    12.087 r  VALUES/ERROR_CHECK/g1_b5__2/O
                         net (fo=1, routed)           0.000    12.087    VALUES/ASCII_TO_7SEG/sg_OBUF[5]_inst_i_2_0
    SLICE_X1Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    12.304 r  VALUES/ASCII_TO_7SEG/data_out_inferred__3/sg_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.661    12.966    VALUES/SEG7_TO_DISPLAYER/s_w4[5]
    SLICE_X0Y77          LUT6 (Prop_lut6_I4_O)        0.299    13.265 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.182    14.447    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[5]_inst_i_2_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    14.571 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.910    16.481    sg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    20.042 r  sg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.042    sg[5]
    T11                                                               r  sg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.782ns  (logic 5.683ns (38.449%)  route 9.098ns (61.551%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT6=5 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619     5.222    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X41Y75         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica/Q
                         net (fo=1, routed)           0.284     5.962    VALUES/ERROR_CHECK/check_complete_reg_reg_0_repN
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.086 r  VALUES/ERROR_CHECK/g1_b6__0_i_10/O
                         net (fo=14, routed)          0.909     6.995    VALUES/MEM/g1_b6__1_i_31_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.119 r  VALUES/MEM/g1_b6__2_i_43/O
                         net (fo=1, routed)           0.000     7.119    VALUES/MEM/g1_b6__2_i_43_n_0
    SLICE_X43Y88         MUXF7 (Prop_muxf7_I0_O)      0.238     7.357 r  VALUES/MEM/g1_b6__2_i_16/O
                         net (fo=1, routed)           0.600     7.957    VALUES/MEM/g1_b6__2_i_16_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.298     8.255 r  VALUES/MEM/g1_b6__2_i_8/O
                         net (fo=8, routed)           2.008    10.263    VALUES/MEM/b_disp_4[2]
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.124    10.387 r  VALUES/MEM/g1_b6__2_i_3/O
                         net (fo=14, routed)          1.312    11.698    VALUES/ERROR_CHECK/data_out_inferred__3/sg_OBUF[0]_inst_i_7[9]
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.124    11.822 r  VALUES/ERROR_CHECK/g1_b1__2/O
                         net (fo=1, routed)           0.000    11.822    VALUES/ASCII_TO_7SEG/sg_OBUF[1]_inst_i_2_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    12.039 r  VALUES/ASCII_TO_7SEG/data_out_inferred__3/sg_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.637    12.676    VALUES/SEG7_TO_DISPLAYER/s_w4[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.299    12.975 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.882    13.857    VALUES/SEG7_TO_DISPLAYER/sg_OBUF[1]_inst_i_2_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124    13.981 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.467    16.448    sg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    20.004 r  sg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.004    sg[1]
    R10                                                               r  sg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_generated
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.819ns  (logic 5.239ns (35.356%)  route 9.580ns (64.644%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         2.149    10.751    VALUES/MEM/CLK100MHZ
    SLICE_X14Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.875 f  VALUES/MEM/freq_generated_OBUF_inst_i_1/O
                         net (fo=2, routed)           5.406    16.281    freq_generated_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.538    19.819 f  freq_generated_OBUF_inst/O
                         net (fo=0)                   0.000    19.819    freq_generated
    D14                                                               f  freq_generated (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/TEST_GENERATOR/test_running_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.527ns  (logic 4.324ns (50.704%)  route 4.204ns (49.296%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.641     5.244    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X8Y86          FDRE                                         r  VALUES/TEST_GENERATOR/test_running_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.478     5.722 r  VALUES/TEST_GENERATOR/test_running_reg_reg/Q
                         net (fo=3, routed)           1.070     6.791    VALUES/ERROR_CHECK/test_running_OBUF
    SLICE_X7Y87          LUT2 (Prop_lut2_I1_O)        0.295     7.086 r  VALUES/ERROR_CHECK/chip_enable_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.134    10.220    chip_enable_OBUF
    F13                  OBUF (Prop_obuf_I_O)         3.551    13.771 r  chip_enable_OBUF_inst/O
                         net (fo=0)                   0.000    13.771    chip_enable
    F13                                                               r  chip_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_complete
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.025ns (50.049%)  route 4.017ns (49.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.710     5.313    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X5Y78          FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  VALUES/ERROR_CHECK/check_complete_reg_reg/Q
                         net (fo=27, routed)          4.017     9.786    check_complete_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    13.355 r  check_complete_OBUF_inst/O
                         net (fo=0)                   0.000    13.355    check_complete
    V11                                                               r  check_complete (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VALUES/TEST_GENERATOR/test_running_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_running
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.452ns (71.322%)  route 0.584ns (28.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.571     1.490    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X8Y86          FDRE                                         r  VALUES/TEST_GENERATOR/test_running_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.148     1.638 r  VALUES/TEST_GENERATOR/test_running_reg_reg/Q
                         net (fo=3, routed)           0.584     2.222    test_running_OBUF
    N14                  OBUF (Prop_obuf_I_O)         1.304     3.526 r  test_running_OBUF_inst/O
                         net (fo=0)                   0.000     3.526    test_running
    N14                                                               r  test_running (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/TEST_GENERATOR/bit_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_test
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.368ns (67.218%)  route 0.667ns (32.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.599     1.518    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X3Y101         FDRE                                         r  VALUES/TEST_GENERATOR/bit_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  VALUES/TEST_GENERATOR/bit_reg_reg/Q
                         net (fo=3, routed)           0.667     2.326    bit_test_OBUF
    H16                  OBUF (Prop_obuf_I_O)         1.227     3.553 r  bit_test_OBUF_inst/O
                         net (fo=0)                   0.000     3.553    bit_test
    H16                                                               r  bit_test (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/TEST_GENERATOR/test_complete_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_complete
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.393ns (55.407%)  route 1.121ns (44.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.485    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X36Y63         FDRE                                         r  VALUES/TEST_GENERATOR/test_complete_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  VALUES/TEST_GENERATOR/test_complete_reg_reg/Q
                         net (fo=1, routed)           1.121     2.748    test_complete_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.252     4.000 r  test_complete_OBUF_inst/O
                         net (fo=0)                   0.000     4.000    test_complete
    R18                                                               r  test_complete (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_running_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.437ns (57.340%)  route 1.069ns (42.660%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.600     1.519    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X7Y87          FDRE                                         r  VALUES/ERROR_CHECK/check_running_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  VALUES/ERROR_CHECK/check_running_reg_reg/Q
                         net (fo=124, routed)         0.170     1.831    VALUES/ERROR_CHECK/check_running_reg_reg_0
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  VALUES/ERROR_CHECK/chip_enable_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.899     2.775    chip_enable_OBUF
    F13                  OBUF (Prop_obuf_I_O)         1.251     4.026 r  chip_enable_OBUF_inst/O
                         net (fo=0)                   0.000     4.026    chip_enable
    F13                                                               r  chip_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_running_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_running
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 1.412ns (51.379%)  route 1.336ns (48.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.600     1.519    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X7Y87          FDRE                                         r  VALUES/ERROR_CHECK/check_running_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  VALUES/ERROR_CHECK/check_running_reg_reg/Q
                         net (fo=124, routed)         1.336     2.996    check_running_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     4.267 r  check_running_OBUF_inst/O
                         net (fo=0)                   0.000     4.267    check_running
    V12                                                               r  check_running (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_running_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.568ns (56.547%)  route 1.205ns (43.453%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.600     1.519    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X7Y87          FDRE                                         r  VALUES/ERROR_CHECK/check_running_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  VALUES/ERROR_CHECK/check_running_reg_reg/Q
                         net (fo=124, routed)         0.721     2.382    VALUES/ASCII_TO_7SEG/sg_OBUF[0]_inst_i_3
    SLICE_X1Y73          MUXF7 (Prop_muxf7_S_O)       0.085     2.467 r  VALUES/ASCII_TO_7SEG/data_out_inferred__1/sg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.139     2.606    VALUES/SEG7_TO_DISPLAYER/s_w2[4]
    SLICE_X1Y73          LUT6 (Prop_lut6_I4_O)        0.108     2.714 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.345     3.059    sg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.293 r  sg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.293    sg[4]
    P15                                                               r  sg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_complete
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.867ns  (logic 1.410ns (49.188%)  route 1.457ns (50.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.593     1.512    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X5Y78          FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  VALUES/ERROR_CHECK/check_complete_reg_reg/Q
                         net (fo=27, routed)          1.457     3.110    check_complete_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     4.380 r  check_complete_OBUF_inst/O
                         net (fo=0)                   0.000     4.380    check_complete
    V11                                                               r  check_complete (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_running_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.156ns  (logic 1.606ns (50.900%)  route 1.550ns (49.100%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.600     1.519    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X7Y87          FDRE                                         r  VALUES/ERROR_CHECK/check_running_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  VALUES/ERROR_CHECK/check_running_reg_reg/Q
                         net (fo=124, routed)         0.854     2.514    VALUES/ASCII_TO_7SEG/sg_OBUF[0]_inst_i_3
    SLICE_X6Y72          MUXF7 (Prop_muxf7_S_O)       0.096     2.610 r  VALUES/ASCII_TO_7SEG/data_out_inferred__1/sg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.260     2.870    VALUES/SEG7_TO_DISPLAYER/s_w2[5]
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.108     2.978 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.435     3.414    sg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.675 r  sg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.675    sg[5]
    T11                                                               r  sg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.318ns  (logic 1.657ns (49.947%)  route 1.661ns (50.053%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.593     1.512    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X5Y78          FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  VALUES/ERROR_CHECK/check_complete_reg_reg/Q
                         net (fo=27, routed)          0.573     2.226    VALUES/ERROR_CHECK/check_complete_reg_reg_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I2_O)        0.045     2.271 r  VALUES/ERROR_CHECK/g0_b0_i_1/O
                         net (fo=14, routed)          0.295     2.566    VALUES/ERROR_CHECK/s_word[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.045     2.611 r  VALUES/ERROR_CHECK/g0_b1/O
                         net (fo=1, routed)           0.000     2.611    VALUES/ASCII_TO_7SEG/sg_OBUF[1]_inst_i_1
    SLICE_X6Y71          MUXF7 (Prop_muxf7_I0_O)      0.062     2.673 r  VALUES/ASCII_TO_7SEG/sg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.141     2.814    VALUES/SEG7_TO_DISPLAYER/s_w0[1]
    SLICE_X6Y71          LUT6 (Prop_lut6_I4_O)        0.108     2.922 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.652     3.574    sg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.830 r  sg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.830    sg[1]
    R10                                                               r  sg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALUES/ERROR_CHECK/check_complete_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.371ns  (logic 1.514ns (44.920%)  route 1.857ns (55.080%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.593     1.512    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X5Y78          FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  VALUES/ERROR_CHECK/check_complete_reg_reg/Q
                         net (fo=27, routed)          0.357     2.010    VALUES/ERROR_CHECK/check_complete_reg_reg_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.045     2.055 r  VALUES/ERROR_CHECK/sg_OBUF[6]_inst_i_9/O
                         net (fo=7, routed)           0.524     2.579    VALUES/ASCII_TO_7SEG/s_word[1]
    SLICE_X6Y62          LUT3 (Prop_lut3_I2_O)        0.045     2.624 r  VALUES/ASCII_TO_7SEG/sg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.283     2.907    VALUES/SEG7_TO_DISPLAYER/s_w6[0]
    SLICE_X6Y70          LUT6 (Prop_lut6_I3_O)        0.045     2.952 r  VALUES/SEG7_TO_DISPLAYER/sg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.693     3.645    sg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.883 r  sg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.883    sg[6]
    L18                                                               r  sg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           317 Endpoints
Min Delay           317 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_conf_n
                            (input port)
  Destination:            VALUES/MEM/n_chains_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.587ns  (logic 6.604ns (33.717%)  route 12.983ns (66.283%))
  Logic Levels:           16  (CARRY4=10 IBUF=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  en_conf_n (IN)
                         net (fo=0)                   0.000     0.000    en_conf_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  en_conf_n_IBUF_inst/O
                         net (fo=82, routed)          3.438     4.915    VALUES/MEM/en_conf_n_IBUF
    SLICE_X15Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.039 r  VALUES/MEM/ch_out[0]_i_6/O
                         net (fo=24, routed)          1.958     6.997    VALUES/DEBOUNCER_BTNs/ch_out[6]_i_53
    SLICE_X29Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.121 f  VALUES/DEBOUNCER_BTNs/n_chains_out[16]_i_59/O
                         net (fo=9, routed)           1.895     9.016    VALUES/DEBOUNCER_BTNs/BTND_stable_reg_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I2_O)        0.124     9.140 r  VALUES/DEBOUNCER_BTNs/n_chains_out[16]_i_60_comp/O
                         net (fo=1, routed)           0.898    10.038    VALUES/CONTROL_CONFIGURATOR/BTNU_stable_reg_2_repN_alias_1
    SLICE_X28Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_48_comp/O
                         net (fo=2, routed)           0.490    10.653    VALUES/CONTROL_CONFIGURATOR/a_disp_4[0]
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.038 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.038    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_37_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.260 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_22/O[0]
                         net (fo=2, routed)           0.630    11.889    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_22_n_7
    SLICE_X30Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    12.460 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.460    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_16_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.679 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_10/O[0]
                         net (fo=1, routed)           0.737    13.416    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_10_n_7
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.295    13.711 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_13/O
                         net (fo=1, routed)           0.000    13.711    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_13_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.289 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[2]
                         net (fo=1, routed)           0.780    15.069    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_5
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.677    15.746 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.746    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.965 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_5/O[0]
                         net (fo=1, routed)           0.563    16.528    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[15]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    17.224 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.224    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.446 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.468    17.914    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_3_n_7
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.547    18.461 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[3]
                         net (fo=2, routed)           1.126    19.587    VALUES/MEM/n_chains_out_reg[16]_3[11]
    SLICE_X39Y79         FDCE                                         r  VALUES/MEM/n_chains_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683     1.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.504     1.507    VALUES/MEM/clk_out1
    SLICE_X39Y79         FDCE                                         r  VALUES/MEM/n_chains_out_reg[16]/C

Slack:                    inf
  Source:                 en_conf_n
                            (input port)
  Destination:            VALUES/MEM/n_chains_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.891ns  (logic 7.461ns (39.496%)  route 11.430ns (60.504%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  en_conf_n (IN)
                         net (fo=0)                   0.000     0.000    en_conf_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_conf_n_IBUF_inst/O
                         net (fo=82, routed)          3.182     4.660    VALUES/MEM/en_conf_n_IBUF
    SLICE_X12Y86         LUT3 (Prop_lut3_I1_O)        0.150     4.810 f  VALUES/MEM/n_chains_out[16]_i_70/O
                         net (fo=11, routed)          0.994     5.804    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_28_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I3_O)        0.328     6.132 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_17/O
                         net (fo=5, routed)           1.462     7.594    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_17_n_0
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.718 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_16_comp/O
                         net (fo=1, routed)           0.801     8.519    VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state2_reg[0]_0[0]_repN
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.643 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_18_comp_1/O
                         net (fo=1, routed)           0.583     9.226    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_18_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.350 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_41_comp/O
                         net (fo=1, routed)           0.475     9.825    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_41_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.345 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.345    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.599 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827    11.426    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    12.253 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684    12.937    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302    13.239 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000    13.239    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.615 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.615    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.834 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765    14.600    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873    15.473 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446    15.919    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    16.800 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562    17.362    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    18.244 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[2]
                         net (fo=2, routed)           0.646    18.891    VALUES/MEM/n_chains_out_reg[16]_3[10]
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683     1.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516     1.519    VALUES/MEM/clk_out1
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[15]/C

Slack:                    inf
  Source:                 en_conf_ch
                            (input port)
  Destination:            VALUES/MEM/n_chains_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.673ns  (logic 6.261ns (33.531%)  route 12.412ns (66.469%))
  Logic Levels:           15  (CARRY4=5 IBUF=1 LUT2=2 LUT3=2 LUT6=5)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  en_conf_ch (IN)
                         net (fo=0)                   0.000     0.000    en_conf_ch
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  en_conf_ch_IBUF_inst/O
                         net (fo=66, routed)          4.050     5.535    VALUES/MEM/en_conf_ch_IBUF
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.156     5.691 r  VALUES/MEM/g0_b0_i_20/O
                         net (fo=7, routed)           1.017     6.708    VALUES/MEM/g0_b0_i_20_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.355     7.063 r  VALUES/MEM/g1_b6__1_i_20/O
                         net (fo=1, routed)           0.921     7.984    VALUES/MEM/g1_b6__1_i_20_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  VALUES/MEM/g1_b6__1_i_12/O
                         net (fo=10, routed)          1.143     9.252    VALUES/MEM/en_conf_ch[1]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.124     9.376 r  VALUES/MEM/ch_out[6]_i_64/O
                         net (fo=1, routed)           0.433     9.809    VALUES/MEM/ch_out[6]_i_64_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.933 f  VALUES/MEM/ch_out[6]_i_54/O
                         net (fo=1, routed)           0.297    10.230    VALUES/MEM/ch_out[6]_i_54_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.354 f  VALUES/MEM/ch_out[6]_i_34/O
                         net (fo=1, routed)           0.292    10.646    VALUES/MEM/ch_out[6]_i_34_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I1_O)        0.124    10.770 r  VALUES/MEM/ch_out[6]_i_16/O
                         net (fo=7, routed)           1.361    12.131    VALUES/MEM/FSM_sequential_current_state2_reg[0][1]
    SLICE_X30Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.255 r  VALUES/MEM/ch_out[6]_i_26/O
                         net (fo=1, routed)           0.000    12.255    VALUES/MEM/ch_out[6]_i_26_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.898 r  VALUES/MEM/ch_out_reg[6]_i_8/O[3]
                         net (fo=2, routed)           0.951    13.849    VALUES/MEM/ch_out_reg[6]_i_8_n_4
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.307    14.156 r  VALUES/MEM/n_chains_out[12]_i_7/O
                         net (fo=1, routed)           0.000    14.156    VALUES/MEM/n_chains_out[12]_i_7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.734 r  VALUES/MEM/n_chains_out_reg[12]_i_3/O[2]
                         net (fo=1, routed)           0.721    15.456    VALUES/MEM/VALUE_CODIFIER/C[9]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941    16.397 r  VALUES/MEM/n_chains_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.580    16.977    VALUES/MEM/n_chains_out_reg[12]_i_2_n_4
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704    17.681 r  VALUES/MEM/n_chains_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.681    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_0[0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.029 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[1]
                         net (fo=2, routed)           0.644    18.673    VALUES/MEM/n_chains_out_reg[16]_3[9]
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683     1.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516     1.519    VALUES/MEM/clk_out1
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[14]/C

Slack:                    inf
  Source:                 en_conf_ch
                            (input port)
  Destination:            VALUES/MEM/n_chains_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.553ns  (logic 6.148ns (33.139%)  route 12.404ns (66.861%))
  Logic Levels:           15  (CARRY4=5 IBUF=1 LUT2=2 LUT3=2 LUT6=5)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  en_conf_ch (IN)
                         net (fo=0)                   0.000     0.000    en_conf_ch
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  en_conf_ch_IBUF_inst/O
                         net (fo=66, routed)          4.050     5.535    VALUES/MEM/en_conf_ch_IBUF
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.156     5.691 r  VALUES/MEM/g0_b0_i_20/O
                         net (fo=7, routed)           1.017     6.708    VALUES/MEM/g0_b0_i_20_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.355     7.063 r  VALUES/MEM/g1_b6__1_i_20/O
                         net (fo=1, routed)           0.921     7.984    VALUES/MEM/g1_b6__1_i_20_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  VALUES/MEM/g1_b6__1_i_12/O
                         net (fo=10, routed)          1.143     9.252    VALUES/MEM/en_conf_ch[1]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.124     9.376 r  VALUES/MEM/ch_out[6]_i_64/O
                         net (fo=1, routed)           0.433     9.809    VALUES/MEM/ch_out[6]_i_64_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.933 f  VALUES/MEM/ch_out[6]_i_54/O
                         net (fo=1, routed)           0.297    10.230    VALUES/MEM/ch_out[6]_i_54_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.354 f  VALUES/MEM/ch_out[6]_i_34/O
                         net (fo=1, routed)           0.292    10.646    VALUES/MEM/ch_out[6]_i_34_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I1_O)        0.124    10.770 r  VALUES/MEM/ch_out[6]_i_16/O
                         net (fo=7, routed)           1.361    12.131    VALUES/MEM/FSM_sequential_current_state2_reg[0][1]
    SLICE_X30Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.255 r  VALUES/MEM/ch_out[6]_i_26/O
                         net (fo=1, routed)           0.000    12.255    VALUES/MEM/ch_out[6]_i_26_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.898 r  VALUES/MEM/ch_out_reg[6]_i_8/O[3]
                         net (fo=2, routed)           0.951    13.849    VALUES/MEM/ch_out_reg[6]_i_8_n_4
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.307    14.156 r  VALUES/MEM/n_chains_out[12]_i_7/O
                         net (fo=1, routed)           0.000    14.156    VALUES/MEM/n_chains_out[12]_i_7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.734 r  VALUES/MEM/n_chains_out_reg[12]_i_3/O[2]
                         net (fo=1, routed)           0.721    15.456    VALUES/MEM/VALUE_CODIFIER/C[9]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941    16.397 r  VALUES/MEM/n_chains_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.580    16.977    VALUES/MEM/n_chains_out_reg[12]_i_2_n_4
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704    17.681 r  VALUES/MEM/n_chains_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.681    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_0[0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.916 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[0]
                         net (fo=2, routed)           0.637    18.553    VALUES/MEM/n_chains_out_reg[16]_3[8]
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683     1.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516     1.519    VALUES/MEM/clk_out1
    SLICE_X28Y89         FDCE                                         r  VALUES/MEM/n_chains_out_reg[13]/C

Slack:                    inf
  Source:                 en_conf_n
                            (input port)
  Destination:            VALUES/MEM/freq_div_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.461ns  (logic 6.604ns (35.773%)  route 11.857ns (64.227%))
  Logic Levels:           16  (CARRY4=10 IBUF=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  en_conf_n (IN)
                         net (fo=0)                   0.000     0.000    en_conf_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  en_conf_n_IBUF_inst/O
                         net (fo=82, routed)          3.438     4.915    VALUES/MEM/en_conf_n_IBUF
    SLICE_X15Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.039 r  VALUES/MEM/ch_out[0]_i_6/O
                         net (fo=24, routed)          1.958     6.997    VALUES/DEBOUNCER_BTNs/ch_out[6]_i_53
    SLICE_X29Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.121 f  VALUES/DEBOUNCER_BTNs/n_chains_out[16]_i_59/O
                         net (fo=9, routed)           1.895     9.016    VALUES/DEBOUNCER_BTNs/BTND_stable_reg_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I2_O)        0.124     9.140 r  VALUES/DEBOUNCER_BTNs/n_chains_out[16]_i_60_comp/O
                         net (fo=1, routed)           0.898    10.038    VALUES/CONTROL_CONFIGURATOR/BTNU_stable_reg_2_repN_alias_1
    SLICE_X28Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_48_comp/O
                         net (fo=2, routed)           0.490    10.653    VALUES/CONTROL_CONFIGURATOR/a_disp_4[0]
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.038 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.038    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_37_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.260 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_22/O[0]
                         net (fo=2, routed)           0.630    11.889    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_22_n_7
    SLICE_X30Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    12.460 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.460    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_16_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.679 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_10/O[0]
                         net (fo=1, routed)           0.737    13.416    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_10_n_7
    SLICE_X30Y83         LUT2 (Prop_lut2_I1_O)        0.295    13.711 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_13/O
                         net (fo=1, routed)           0.000    13.711    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_13_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.289 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[2]
                         net (fo=1, routed)           0.780    15.069    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_5
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.677    15.746 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.746    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.965 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_5/O[0]
                         net (fo=1, routed)           0.563    16.528    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[15]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    17.224 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.224    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.446 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.468    17.914    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_3_n_7
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.547    18.461 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[3]
                         net (fo=2, routed)           0.000    18.461    VALUES/MEM/n_chains_out_reg[16]_3[11]
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683     1.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516     1.519    VALUES/MEM/clk_out1
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[16]/C

Slack:                    inf
  Source:                 en_conf_n
                            (input port)
  Destination:            VALUES/MEM/freq_div_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.244ns  (logic 7.461ns (40.896%)  route 10.783ns (59.104%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  en_conf_n (IN)
                         net (fo=0)                   0.000     0.000    en_conf_n
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_conf_n_IBUF_inst/O
                         net (fo=82, routed)          3.182     4.660    VALUES/MEM/en_conf_n_IBUF
    SLICE_X12Y86         LUT3 (Prop_lut3_I1_O)        0.150     4.810 f  VALUES/MEM/n_chains_out[16]_i_70/O
                         net (fo=11, routed)          0.994     5.804    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_28_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I3_O)        0.328     6.132 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_17/O
                         net (fo=5, routed)           1.462     7.594    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_17_n_0
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.718 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_16_comp/O
                         net (fo=1, routed)           0.801     8.519    VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state2_reg[0]_0[0]_repN
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.643 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_18_comp_1/O
                         net (fo=1, routed)           0.583     9.226    VALUES/CONTROL_CONFIGURATOR/n_chains_out[8]_i_18_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.350 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_41_comp/O
                         net (fo=1, routed)           0.475     9.825    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_41_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.345 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.345    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_17_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.599 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26/CO[0]
                         net (fo=2, routed)           0.827    11.426    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_26_n_3
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    12.253 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12/O[2]
                         net (fo=2, routed)           0.684    12.937    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_12_n_5
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.302    13.239 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18/O
                         net (fo=1, routed)           0.000    13.239    VALUES/CONTROL_CONFIGURATOR/n_chains_out[16]_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.615 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.615    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_9_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.834 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8/O[0]
                         net (fo=1, routed)           0.765    14.600    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_8_n_7
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873    15.473 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.446    15.919    VALUES/CONTROL_CONFIGURATOR/VALUE_CODIFIER/C[13]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    16.800 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.562    17.362    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_4_n_5
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    18.244 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[2]
                         net (fo=2, routed)           0.000    18.244    VALUES/MEM/n_chains_out_reg[16]_3[10]
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683     1.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516     1.519    VALUES/MEM/clk_out1
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[15]/C

Slack:                    inf
  Source:                 en_conf_ch
                            (input port)
  Destination:            VALUES/MEM/n_chains_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.234ns  (logic 5.867ns (32.177%)  route 12.367ns (67.823%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=2 LUT3=2 LUT6=5)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  en_conf_ch (IN)
                         net (fo=0)                   0.000     0.000    en_conf_ch
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  en_conf_ch_IBUF_inst/O
                         net (fo=66, routed)          4.050     5.535    VALUES/MEM/en_conf_ch_IBUF
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.156     5.691 r  VALUES/MEM/g0_b0_i_20/O
                         net (fo=7, routed)           1.017     6.708    VALUES/MEM/g0_b0_i_20_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.355     7.063 r  VALUES/MEM/g1_b6__1_i_20/O
                         net (fo=1, routed)           0.921     7.984    VALUES/MEM/g1_b6__1_i_20_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  VALUES/MEM/g1_b6__1_i_12/O
                         net (fo=10, routed)          1.143     9.252    VALUES/MEM/en_conf_ch[1]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.124     9.376 r  VALUES/MEM/ch_out[6]_i_64/O
                         net (fo=1, routed)           0.433     9.809    VALUES/MEM/ch_out[6]_i_64_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.933 f  VALUES/MEM/ch_out[6]_i_54/O
                         net (fo=1, routed)           0.297    10.230    VALUES/MEM/ch_out[6]_i_54_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.354 f  VALUES/MEM/ch_out[6]_i_34/O
                         net (fo=1, routed)           0.292    10.646    VALUES/MEM/ch_out[6]_i_34_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I1_O)        0.124    10.770 r  VALUES/MEM/ch_out[6]_i_16/O
                         net (fo=7, routed)           1.361    12.131    VALUES/MEM/FSM_sequential_current_state2_reg[0][1]
    SLICE_X30Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.255 r  VALUES/MEM/ch_out[6]_i_26/O
                         net (fo=1, routed)           0.000    12.255    VALUES/MEM/ch_out[6]_i_26_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.898 r  VALUES/MEM/ch_out_reg[6]_i_8/O[3]
                         net (fo=2, routed)           0.951    13.849    VALUES/MEM/ch_out_reg[6]_i_8_n_4
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.307    14.156 r  VALUES/MEM/n_chains_out[12]_i_7/O
                         net (fo=1, routed)           0.000    14.156    VALUES/MEM/n_chains_out[12]_i_7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.734 r  VALUES/MEM/n_chains_out_reg[12]_i_3/O[2]
                         net (fo=1, routed)           0.721    15.456    VALUES/MEM/VALUE_CODIFIER/C[9]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941    16.397 r  VALUES/MEM/n_chains_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.580    16.977    VALUES/MEM/n_chains_out_reg[12]_i_2_n_4
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.658    17.635 r  VALUES/MEM/n_chains_out_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.599    18.234    VALUES/MEM/VALUE_CODIFIER/s_freq_div[12]
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683     1.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.514     1.517    VALUES/MEM/clk_out1
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[12]/C

Slack:                    inf
  Source:                 en_conf_ch
                            (input port)
  Destination:            VALUES/MEM/n_chains_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.132ns  (logic 5.763ns (31.784%)  route 12.369ns (68.216%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT2=2 LUT3=2 LUT6=5)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  en_conf_ch (IN)
                         net (fo=0)                   0.000     0.000    en_conf_ch
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  en_conf_ch_IBUF_inst/O
                         net (fo=66, routed)          4.050     5.535    VALUES/MEM/en_conf_ch_IBUF
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.156     5.691 r  VALUES/MEM/g0_b0_i_20/O
                         net (fo=7, routed)           1.017     6.708    VALUES/MEM/g0_b0_i_20_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.355     7.063 r  VALUES/MEM/g1_b6__1_i_20/O
                         net (fo=1, routed)           0.921     7.984    VALUES/MEM/g1_b6__1_i_20_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  VALUES/MEM/g1_b6__1_i_12/O
                         net (fo=10, routed)          1.143     9.252    VALUES/MEM/en_conf_ch[1]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.124     9.376 r  VALUES/MEM/ch_out[6]_i_64/O
                         net (fo=1, routed)           0.433     9.809    VALUES/MEM/ch_out[6]_i_64_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.933 f  VALUES/MEM/ch_out[6]_i_54/O
                         net (fo=1, routed)           0.297    10.230    VALUES/MEM/ch_out[6]_i_54_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.354 f  VALUES/MEM/ch_out[6]_i_34/O
                         net (fo=1, routed)           0.292    10.646    VALUES/MEM/ch_out[6]_i_34_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I1_O)        0.124    10.770 r  VALUES/MEM/ch_out[6]_i_16/O
                         net (fo=7, routed)           1.361    12.131    VALUES/MEM/FSM_sequential_current_state2_reg[0][1]
    SLICE_X30Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.255 r  VALUES/MEM/ch_out[6]_i_26/O
                         net (fo=1, routed)           0.000    12.255    VALUES/MEM/ch_out[6]_i_26_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.898 r  VALUES/MEM/ch_out_reg[6]_i_8/O[3]
                         net (fo=2, routed)           0.951    13.849    VALUES/MEM/ch_out_reg[6]_i_8_n_4
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.307    14.156 r  VALUES/MEM/n_chains_out[12]_i_7/O
                         net (fo=1, routed)           0.000    14.156    VALUES/MEM/n_chains_out[12]_i_7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.734 r  VALUES/MEM/n_chains_out_reg[12]_i_3/O[2]
                         net (fo=1, routed)           0.721    15.456    VALUES/MEM/VALUE_CODIFIER/C[9]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941    16.397 r  VALUES/MEM/n_chains_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.580    16.977    VALUES/MEM/n_chains_out_reg[12]_i_2_n_4
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554    17.531 r  VALUES/MEM/n_chains_out_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.601    18.132    VALUES/MEM/VALUE_CODIFIER/s_freq_div[11]
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683     1.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.514     1.517    VALUES/MEM/clk_out1
    SLICE_X30Y88         FDCE                                         r  VALUES/MEM/n_chains_out_reg[11]/C

Slack:                    inf
  Source:                 en_conf_ch
                            (input port)
  Destination:            VALUES/MEM/freq_div_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.029ns  (logic 6.261ns (34.728%)  route 11.768ns (65.272%))
  Logic Levels:           15  (CARRY4=5 IBUF=1 LUT2=2 LUT3=2 LUT6=5)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  en_conf_ch (IN)
                         net (fo=0)                   0.000     0.000    en_conf_ch
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  en_conf_ch_IBUF_inst/O
                         net (fo=66, routed)          4.050     5.535    VALUES/MEM/en_conf_ch_IBUF
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.156     5.691 r  VALUES/MEM/g0_b0_i_20/O
                         net (fo=7, routed)           1.017     6.708    VALUES/MEM/g0_b0_i_20_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.355     7.063 r  VALUES/MEM/g1_b6__1_i_20/O
                         net (fo=1, routed)           0.921     7.984    VALUES/MEM/g1_b6__1_i_20_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  VALUES/MEM/g1_b6__1_i_12/O
                         net (fo=10, routed)          1.143     9.252    VALUES/MEM/en_conf_ch[1]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.124     9.376 r  VALUES/MEM/ch_out[6]_i_64/O
                         net (fo=1, routed)           0.433     9.809    VALUES/MEM/ch_out[6]_i_64_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.933 f  VALUES/MEM/ch_out[6]_i_54/O
                         net (fo=1, routed)           0.297    10.230    VALUES/MEM/ch_out[6]_i_54_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.354 f  VALUES/MEM/ch_out[6]_i_34/O
                         net (fo=1, routed)           0.292    10.646    VALUES/MEM/ch_out[6]_i_34_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I1_O)        0.124    10.770 r  VALUES/MEM/ch_out[6]_i_16/O
                         net (fo=7, routed)           1.361    12.131    VALUES/MEM/FSM_sequential_current_state2_reg[0][1]
    SLICE_X30Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.255 r  VALUES/MEM/ch_out[6]_i_26/O
                         net (fo=1, routed)           0.000    12.255    VALUES/MEM/ch_out[6]_i_26_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.898 r  VALUES/MEM/ch_out_reg[6]_i_8/O[3]
                         net (fo=2, routed)           0.951    13.849    VALUES/MEM/ch_out_reg[6]_i_8_n_4
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.307    14.156 r  VALUES/MEM/n_chains_out[12]_i_7/O
                         net (fo=1, routed)           0.000    14.156    VALUES/MEM/n_chains_out[12]_i_7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.734 r  VALUES/MEM/n_chains_out_reg[12]_i_3/O[2]
                         net (fo=1, routed)           0.721    15.456    VALUES/MEM/VALUE_CODIFIER/C[9]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941    16.397 r  VALUES/MEM/n_chains_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.580    16.977    VALUES/MEM/n_chains_out_reg[12]_i_2_n_4
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704    17.681 r  VALUES/MEM/n_chains_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.681    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_0[0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.029 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[1]
                         net (fo=2, routed)           0.000    18.029    VALUES/MEM/n_chains_out_reg[16]_3[9]
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683     1.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516     1.519    VALUES/MEM/clk_out1
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[14]/C

Slack:                    inf
  Source:                 en_conf_ch
                            (input port)
  Destination:            VALUES/MEM/freq_div_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.916ns  (logic 6.148ns (34.317%)  route 11.768ns (65.683%))
  Logic Levels:           15  (CARRY4=5 IBUF=1 LUT2=2 LUT3=2 LUT6=5)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  en_conf_ch (IN)
                         net (fo=0)                   0.000     0.000    en_conf_ch
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  en_conf_ch_IBUF_inst/O
                         net (fo=66, routed)          4.050     5.535    VALUES/MEM/en_conf_ch_IBUF
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.156     5.691 r  VALUES/MEM/g0_b0_i_20/O
                         net (fo=7, routed)           1.017     6.708    VALUES/MEM/g0_b0_i_20_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.355     7.063 r  VALUES/MEM/g1_b6__1_i_20/O
                         net (fo=1, routed)           0.921     7.984    VALUES/MEM/g1_b6__1_i_20_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  VALUES/MEM/g1_b6__1_i_12/O
                         net (fo=10, routed)          1.143     9.252    VALUES/MEM/en_conf_ch[1]
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.124     9.376 r  VALUES/MEM/ch_out[6]_i_64/O
                         net (fo=1, routed)           0.433     9.809    VALUES/MEM/ch_out[6]_i_64_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124     9.933 f  VALUES/MEM/ch_out[6]_i_54/O
                         net (fo=1, routed)           0.297    10.230    VALUES/MEM/ch_out[6]_i_54_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.354 f  VALUES/MEM/ch_out[6]_i_34/O
                         net (fo=1, routed)           0.292    10.646    VALUES/MEM/ch_out[6]_i_34_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I1_O)        0.124    10.770 r  VALUES/MEM/ch_out[6]_i_16/O
                         net (fo=7, routed)           1.361    12.131    VALUES/MEM/FSM_sequential_current_state2_reg[0][1]
    SLICE_X30Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.255 r  VALUES/MEM/ch_out[6]_i_26/O
                         net (fo=1, routed)           0.000    12.255    VALUES/MEM/ch_out[6]_i_26_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.898 r  VALUES/MEM/ch_out_reg[6]_i_8/O[3]
                         net (fo=2, routed)           0.951    13.849    VALUES/MEM/ch_out_reg[6]_i_8_n_4
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.307    14.156 r  VALUES/MEM/n_chains_out[12]_i_7/O
                         net (fo=1, routed)           0.000    14.156    VALUES/MEM/n_chains_out[12]_i_7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.734 r  VALUES/MEM/n_chains_out_reg[12]_i_3/O[2]
                         net (fo=1, routed)           0.721    15.456    VALUES/MEM/VALUE_CODIFIER/C[9]
    SLICE_X28Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941    16.397 r  VALUES/MEM/n_chains_out_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.580    16.977    VALUES/MEM/n_chains_out_reg[12]_i_2_n_4
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704    17.681 r  VALUES/MEM/n_chains_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.681    VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_0[0]
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.916 r  VALUES/CONTROL_CONFIGURATOR/n_chains_out_reg[16]_i_2/O[0]
                         net (fo=2, routed)           0.000    17.916    VALUES/MEM/n_chains_out_reg[16]_3[8]
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683     1.683    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         1.516     1.519    VALUES/MEM/clk_out1
    SLICE_X29Y89         FDCE                                         r  VALUES/MEM/freq_div_out_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_conf_ch
                            (input port)
  Destination:            VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.298ns (43.185%)  route 0.392ns (56.815%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  en_conf_ch (IN)
                         net (fo=0)                   0.000     0.000    en_conf_ch
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  en_conf_ch_IBUF_inst/O
                         net (fo=66, routed)          0.392     0.645    VALUES/CONTROL_CONFIGURATOR/en_conf_ch_IBUF
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.045     0.690 r  VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.690    VALUES/CONTROL_CONFIGURATOR/next_state1[1]
    SLICE_X5Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.867     0.869    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X5Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[1]/C

Slack:                    inf
  Source:                 en_conf_ch
                            (input port)
  Destination:            VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.298ns (43.122%)  route 0.393ns (56.878%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  en_conf_ch (IN)
                         net (fo=0)                   0.000     0.000    en_conf_ch
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  en_conf_ch_IBUF_inst/O
                         net (fo=66, routed)          0.393     0.646    VALUES/CONTROL_CONFIGURATOR/en_conf_ch_IBUF
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.045     0.691 r  VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.691    VALUES/CONTROL_CONFIGURATOR/next_state1[0]
    SLICE_X5Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.867     0.869    VALUES/CONTROL_CONFIGURATOR/clk_out1
    SLICE_X5Y86          FDCE                                         r  VALUES/CONTROL_CONFIGURATOR/FSM_sequential_current_state1_reg[0]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            VALUES/DEBOUNCER_BTNs/BTNR_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.280ns (25.429%)  route 0.822ns (74.571%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=2, routed)           0.822     1.058    VALUES/DEBOUNCER_BTNs/BTNR_IBUF
    SLICE_X9Y66          LUT2 (Prop_lut2_I0_O)        0.045     1.103 r  VALUES/DEBOUNCER_BTNs/BTNR_stable_i_1/O
                         net (fo=1, routed)           0.000     1.103    VALUES/DEBOUNCER_BTNs/BTNR_stable_i_1_n_0
    SLICE_X9Y66          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNR_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.837     0.839    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X9Y66          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNR_stable_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.289ns (25.999%)  route 0.824ns (74.001%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=2, routed)           0.824     1.068    VALUES/DEBOUNCER_BTNs/BTNC_IBUF
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.045     1.113 r  VALUES/DEBOUNCER_BTNs/BTNC_stable_i_1/O
                         net (fo=1, routed)           0.000     1.113    VALUES/DEBOUNCER_BTNs/BTNC_stable_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.873     0.875    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X2Y60          FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNC_stable_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            VALUES/DEBOUNCER_BTNs/BTNU_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.299ns (25.725%)  route 0.862ns (74.275%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           0.862     1.116    VALUES/DEBOUNCER_BTNs/BTNU_IBUF
    SLICE_X15Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.161 r  VALUES/DEBOUNCER_BTNs/BTNU_stable_i_1/O
                         net (fo=1, routed)           0.000     1.161    VALUES/DEBOUNCER_BTNs/BTNU_stable_i_1_n_0
    SLICE_X15Y104        FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNU_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.841     0.843    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X15Y104        FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNU_stable_reg/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            VALUES/DEBOUNCER_BTNs/BTNR_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.280ns (21.979%)  route 0.995ns (78.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           0.738     0.974    VALUES/DEBOUNCER_BTNs/BTNR_IBUF
    SLICE_X9Y66          LUT1 (Prop_lut1_I0_O)        0.045     1.019 r  VALUES/DEBOUNCER_BTNs/BTNR_count[17]_i_1/O
                         net (fo=18, routed)          0.257     1.276    VALUES/DEBOUNCER_BTNs/BTNR_count[17]_i_1_n_0
    SLICE_X11Y62         FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNR_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.840     0.842    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X11Y62         FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNR_count_reg[10]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            VALUES/DEBOUNCER_BTNs/BTNR_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.280ns (21.979%)  route 0.995ns (78.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           0.738     0.974    VALUES/DEBOUNCER_BTNs/BTNR_IBUF
    SLICE_X9Y66          LUT1 (Prop_lut1_I0_O)        0.045     1.019 r  VALUES/DEBOUNCER_BTNs/BTNR_count[17]_i_1/O
                         net (fo=18, routed)          0.257     1.276    VALUES/DEBOUNCER_BTNs/BTNR_count[17]_i_1_n_0
    SLICE_X11Y62         FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNR_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.840     0.842    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X11Y62         FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNR_count_reg[13]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            VALUES/DEBOUNCER_BTNs/BTNR_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.280ns (21.979%)  route 0.995ns (78.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           0.738     0.974    VALUES/DEBOUNCER_BTNs/BTNR_IBUF
    SLICE_X9Y66          LUT1 (Prop_lut1_I0_O)        0.045     1.019 r  VALUES/DEBOUNCER_BTNs/BTNR_count[17]_i_1/O
                         net (fo=18, routed)          0.257     1.276    VALUES/DEBOUNCER_BTNs/BTNR_count[17]_i_1_n_0
    SLICE_X11Y62         FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNR_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.840     0.842    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X11Y62         FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNR_count_reg[14]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            VALUES/DEBOUNCER_BTNs/BTNR_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.280ns (21.979%)  route 0.995ns (78.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           0.738     0.974    VALUES/DEBOUNCER_BTNs/BTNR_IBUF
    SLICE_X9Y66          LUT1 (Prop_lut1_I0_O)        0.045     1.019 r  VALUES/DEBOUNCER_BTNs/BTNR_count[17]_i_1/O
                         net (fo=18, routed)          0.257     1.276    VALUES/DEBOUNCER_BTNs/BTNR_count[17]_i_1_n_0
    SLICE_X11Y62         FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNR_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.840     0.842    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X11Y62         FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNR_count_reg[15]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            VALUES/DEBOUNCER_BTNs/BTNR_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.280ns (21.979%)  route 0.995ns (78.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  BTNR_IBUF_inst/O
                         net (fo=2, routed)           0.738     0.974    VALUES/DEBOUNCER_BTNs/BTNR_IBUF
    SLICE_X9Y66          LUT1 (Prop_lut1_I0_O)        0.045     1.019 r  VALUES/DEBOUNCER_BTNs/BTNR_count[17]_i_1/O
                         net (fo=18, routed)          0.257     1.276    VALUES/DEBOUNCER_BTNs/BTNR_count[17]_i_1_n_0
    SLICE_X11Y62         FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNR_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    VALUES/CLK_WIZ/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VALUES/CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VALUES/CLK_WIZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VALUES/CLK_WIZ/inst/clkout1_buf/O
                         net (fo=231, routed)         0.840     0.842    VALUES/DEBOUNCER_BTNs/clk_out1
    SLICE_X11Y62         FDRE                                         r  VALUES/DEBOUNCER_BTNs/BTNR_count_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           220 Endpoints
Min Delay           220 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/TEST_GENERATOR/clk_gen_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.493ns  (logic 1.850ns (17.628%)  route 8.643ns (82.372%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  en_lock_IBUF_inst/O
                         net (fo=40, routed)          2.960     4.437    VALUES/MEM/en_lock_IBUF
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.561 r  VALUES/MEM/freq_generated_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.331     5.893    VALUES/MEM/freq_generated_OBUF_inst_i_5_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.017 r  VALUES/MEM/freq_generated_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.750     7.767    VALUES/MEM/FREQUENCY_GENERATOR/freq_out10_out
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.891 r  VALUES/MEM/freq_generated_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.602    10.493    VALUES/TEST_GENERATOR/freq_generated_OBUF
    SLICE_X14Y92         FDRE                                         r  VALUES/TEST_GENERATOR/clk_gen_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.523     4.946    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X14Y92         FDRE                                         r  VALUES/TEST_GENERATOR/clk_gen_sync_1_reg/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/TEST_GENERATOR/bit_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.896ns  (logic 1.974ns (19.943%)  route 7.922ns (80.057%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  en_lock_IBUF_inst/O
                         net (fo=40, routed)          2.953     4.431    VALUES/TEST_GENERATOR/en_lock_IBUF
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124     4.555 r  VALUES/TEST_GENERATOR/bit_reg_i_3__1_comp/O
                         net (fo=2, routed)           2.304     6.859    VALUES/TEST_GENERATOR/bit_next6_out_repN
    SLICE_X3Y101         LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  VALUES/TEST_GENERATOR/bit_reg_i_6_comp_1/O
                         net (fo=1, routed)           1.353     8.337    VALUES/TEST_GENERATOR/bit_reg_i_6_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.461 r  VALUES/TEST_GENERATOR/bit_reg_i_19_comp/O
                         net (fo=1, routed)           1.311     9.772    VALUES/TEST_GENERATOR/bit_reg_i_19_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     9.896 r  VALUES/TEST_GENERATOR/bit_reg_i_1_comp_2/O
                         net (fo=1, routed)           0.000     9.896    VALUES/TEST_GENERATOR/bit_reg_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  VALUES/TEST_GENERATOR/bit_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.590     5.012    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X3Y101         FDRE                                         r  VALUES/TEST_GENERATOR/bit_reg_reg/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.768ns  (logic 1.602ns (18.267%)  route 7.166ns (81.733%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          4.008     5.485    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X3Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.609 r  VALUES/ERROR_CHECK/count_reg[0]_i_2/O
                         net (fo=129, routed)         3.158     8.768    VALUES/ERROR_CHECK/SR[0]
    SLICE_X31Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.515     4.938    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X31Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[2]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/check_complete_reg_reg_replica_3/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.710ns  (logic 1.602ns (18.389%)  route 7.108ns (81.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          4.008     5.485    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X3Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.609 r  VALUES/ERROR_CHECK/count_reg[0]_i_2/O
                         net (fo=129, routed)         3.100     8.710    VALUES/ERROR_CHECK/SR[0]
    SLICE_X39Y76         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.503     4.926    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X39Y76         FDRE                                         r  VALUES/ERROR_CHECK/check_complete_reg_reg_replica_3/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.702ns  (logic 1.602ns (18.404%)  route 7.101ns (81.596%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          4.008     5.485    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X3Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.609 r  VALUES/ERROR_CHECK/count_reg[0]_i_2/O
                         net (fo=129, routed)         3.093     8.702    VALUES/ERROR_CHECK/SR[0]
    SLICE_X28Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.516     4.939    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X28Y85         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[0]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/p_errors_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.672ns  (logic 1.602ns (18.469%)  route 7.070ns (81.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          4.008     5.485    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X3Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.609 r  VALUES/ERROR_CHECK/count_reg[0]_i_2/O
                         net (fo=129, routed)         3.062     8.672    VALUES/ERROR_CHECK/SR[0]
    SLICE_X39Y86         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.513     4.936    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X39Y86         FDRE                                         r  VALUES/ERROR_CHECK/p_errors_reg_reg[3]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/num_errors_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.615ns  (logic 1.602ns (18.590%)  route 7.014ns (81.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          4.008     5.485    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X3Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.609 r  VALUES/ERROR_CHECK/count_reg[0]_i_2/O
                         net (fo=129, routed)         3.006     8.615    VALUES/ERROR_CHECK/SR[0]
    SLICE_X37Y76         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.504     4.927    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y76         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[10]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/num_errors_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.615ns  (logic 1.602ns (18.590%)  route 7.014ns (81.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          4.008     5.485    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X3Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.609 r  VALUES/ERROR_CHECK/count_reg[0]_i_2/O
                         net (fo=129, routed)         3.006     8.615    VALUES/ERROR_CHECK/SR[0]
    SLICE_X37Y76         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.504     4.927    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y76         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[11]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/num_errors_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.615ns  (logic 1.602ns (18.590%)  route 7.014ns (81.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          4.008     5.485    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X3Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.609 r  VALUES/ERROR_CHECK/count_reg[0]_i_2/O
                         net (fo=129, routed)         3.006     8.615    VALUES/ERROR_CHECK/SR[0]
    SLICE_X37Y76         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.504     4.927    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y76         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[8]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/num_errors_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.615ns  (logic 1.602ns (18.590%)  route 7.014ns (81.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          4.008     5.485    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X3Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.609 r  VALUES/ERROR_CHECK/count_reg[0]_i_2/O
                         net (fo=129, routed)         3.006     8.615    VALUES/ERROR_CHECK/SR[0]
    SLICE_X37Y76         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.504     4.927    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X37Y76         FDRE                                         r  VALUES/ERROR_CHECK/num_errors_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/bit_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.290ns (26.520%)  route 0.805ns (73.480%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  en_lock_IBUF_inst/O
                         net (fo=40, routed)          0.805     1.050    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.095 r  VALUES/ERROR_CHECK/bit_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.095    VALUES/ERROR_CHECK/bit_reg_i_1__0_n_0
    SLICE_X13Y97         FDRE                                         r  VALUES/ERROR_CHECK/bit_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.847     2.012    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X13Y97         FDRE                                         r  VALUES/ERROR_CHECK/bit_reg_reg/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/TEST_GENERATOR/count_100_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.290ns (19.355%)  route 1.210ns (80.645%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  en_lock_IBUF_inst/O
                         net (fo=40, routed)          1.210     1.456    VALUES/TEST_GENERATOR/en_lock_IBUF
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.045     1.501 r  VALUES/TEST_GENERATOR/count_100_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.501    VALUES/TEST_GENERATOR/count_100_reg[0]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  VALUES/TEST_GENERATOR/count_100_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.841     2.006    VALUES/TEST_GENERATOR/CLK100MHZ
    SLICE_X8Y86          FDRE                                         r  VALUES/TEST_GENERATOR/count_100_reg_reg[0]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/count_100_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.290ns (19.245%)  route 1.219ns (80.755%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          0.932     1.178    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.223 r  VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0/O
                         net (fo=31, routed)          0.286     1.509    VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0_n_0
    SLICE_X12Y94         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.011    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X12Y94         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[13]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/count_100_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.290ns (19.245%)  route 1.219ns (80.755%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          0.932     1.178    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.223 r  VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0/O
                         net (fo=31, routed)          0.286     1.509    VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0_n_0
    SLICE_X12Y94         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.011    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X12Y94         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[14]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/count_100_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.290ns (19.245%)  route 1.219ns (80.755%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          0.932     1.178    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.223 r  VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0/O
                         net (fo=31, routed)          0.286     1.509    VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0_n_0
    SLICE_X12Y94         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.011    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X12Y94         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[15]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/count_100_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.290ns (19.245%)  route 1.219ns (80.755%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          0.932     1.178    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.223 r  VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0/O
                         net (fo=31, routed)          0.286     1.509    VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0_n_0
    SLICE_X12Y94         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.011    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X12Y94         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[16]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/count_100_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.290ns (18.509%)  route 1.279ns (81.491%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          0.932     1.178    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.223 r  VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0/O
                         net (fo=31, routed)          0.346     1.569    VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0_n_0
    SLICE_X12Y96         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.011    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X12Y96         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[21]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/count_100_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.290ns (18.509%)  route 1.279ns (81.491%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          0.932     1.178    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.223 r  VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0/O
                         net (fo=31, routed)          0.346     1.569    VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0_n_0
    SLICE_X12Y96         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.011    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X12Y96         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[22]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/count_100_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.290ns (18.509%)  route 1.279ns (81.491%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          0.932     1.178    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.223 r  VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0/O
                         net (fo=31, routed)          0.346     1.569    VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0_n_0
    SLICE_X12Y96         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.011    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X12Y96         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[23]/C

Slack:                    inf
  Source:                 en_lock
                            (input port)
  Destination:            VALUES/ERROR_CHECK/count_100_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.290ns (18.509%)  route 1.279ns (81.491%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  en_lock (IN)
                         net (fo=0)                   0.000     0.000    en_lock
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  en_lock_IBUF_inst/O
                         net (fo=40, routed)          0.932     1.178    VALUES/ERROR_CHECK/en_lock_IBUF
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.223 r  VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0/O
                         net (fo=31, routed)          0.346     1.569    VALUES/ERROR_CHECK/count_100_reg[31]_i_1__0_n_0
    SLICE_X12Y96         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.011    VALUES/ERROR_CHECK/CLK100MHZ
    SLICE_X12Y96         FDRE                                         r  VALUES/ERROR_CHECK/count_100_reg_reg[24]/C





