;redcode
;assert 1
	SPL 0, @-22
	CMP -209, <-120
	MOV -1, <-20
	MOV -91, <-20
	DJN -1, @-20
	SPL 0, <-62
	SPL 0, <-62
	SUB -809, <-120
	SUB -209, <-120
	SUB -809, <-120
	ADD @130, 9
	ADD @130, 9
	JMN 12, #10
	SUB @121, 106
	JMN 12, #10
	SUB @121, 106
	JMZ 300, 90
	JMZ 300, 90
	SUB #12, @200
	JMP @912, #0
	DJN -1, @-20
	SUB -209, <-120
	JMN -1, @-20
	JMN -1, @-20
	DJN -51, @-20
	SUB 12, @10
	JMN 0, <-62
	SLT @130, 9
	SUB #12, @200
	SUB @121, 103
	SLT @130, 9
	SLT @130, 9
	SPL 0, <-62
	ADD @130, 9
	SPL 0, <-62
	SUB @-129, 100
	SPL 0, <-62
	SUB #0, -912
	SUB #0, -912
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -209, <-120
	ADD 210, 60
	CMP -209, <-120
	ADD 210, 60
	SPL 0, <-62
	CMP -209, <-120
	MOV -1, <-20
	SPL 0, <-62
	CMP -209, <-120
	SUB -209, <-120
