	.cpu cortex-a7
	.arch armv7ve
	.fpu vfpv4

	.text

	.global func
func:
.BLOCK_0:
	SUB sp, sp, #40
	MOV VR_23, #56
	LDR VR_22, [sp, VR_23]
	MOV VR_21, #52
	LDR VR_20, [sp, VR_21]
	MOV VR_19, #48
	LDR VR_18, [sp, VR_19]
	MOV VR_17, #44
	LDR VR_16, [sp, VR_17]
	MOV VR_15, #40
	LDR VR_14, [sp, VR_15]
	MOV VR_13, r3
	MOV VR_12, r2
	MOV VR_11, r1
	MOV VR_10, r0
	ADD VR_0, sp, #0
	ADD VR_1, sp, #4
	ADD VR_2, sp, #8
	ADD VR_3, sp, #12
	ADD VR_4, sp, #16
	ADD VR_5, sp, #20
	ADD VR_6, sp, #24
	ADD VR_7, sp, #28
	ADD VR_8, sp, #32
	ADD VR_9, sp, #36
	STR VR_10, [VR_9]
	STR VR_11, [VR_8]
	STR VR_12, [VR_7]
	STR VR_13, [VR_6]
	STR VR_14, [VR_5]
	STR VR_16, [VR_4]
	STR VR_18, [VR_3]
	STR VR_20, [VR_2]
	STR VR_22, [VR_1]
	MOV VR_24, #0
	STR VR_24, [VR_0]
	B .BLOCK_1
.BLOCK_1:
	LDR VR_25, [VR_0]
	CMP VR_25, #10
	BLT .BLOCK_2
	BGE .BLOCK_3
.BLOCK_2:
	LDR VR_26, [VR_8]
	LDR VR_27, [VR_9]
	MOV VR_29, #236
	MLA VR_28, VR_27, VR_29, VR_26
	LDR VR_30, [VR_0]
	ADD VR_31, VR_28, VR_30, LSL #2
	LDR VR_32, [VR_31]
	MOV r0, VR_32
	BL putint
	LDR VR_33, [VR_0]
	ADD VR_34, VR_33, #1
	STR VR_34, [VR_0]
	B .BLOCK_1
.BLOCK_3:
	MOV r0, #10
	BL putch
	LDR VR_35, [VR_6]
	LDR VR_36, [VR_7]
	ADD VR_37, VR_35, VR_36, LSL #2
	LDR VR_38, [VR_37]
	MOV r0, VR_38
	BL putint
	MOV r0, #10
	BL putch
	B .BLOCK_4
.BLOCK_4:
	LDR VR_39, [VR_1]
	CMP VR_39, #10
	BLT .BLOCK_5
	BGE .BLOCK_6
.BLOCK_5:
	LDR VR_40, [VR_3]
	LDR VR_41, [VR_1]
	ADD VR_42, VR_40, VR_41, LSL #2
	LDR VR_43, [VR_2]
	MOVW VR_45, #63339
	MOVT VR_45, #1
	MUL VR_44, VR_43, VR_45
	MOVW VR_49, #18373
	MOVT VR_49, #36041
	SMMLA VR_47, VR_49, VR_44, VR_44
	MOV VR_48, VR_47, ASR #11
	SUB VR_46, VR_48, VR_44, ASR #31
	MOVW VR_51, #3724
	MUL VR_50, VR_46, VR_51
	SUB VR_52, VR_44, VR_50
	STR VR_52, [VR_42]
	LDR VR_53, [VR_1]
	ADD VR_54, VR_53, #1
	STR VR_54, [VR_1]
	LDR VR_55, [VR_2]
	ADD VR_56, VR_55, #7
	STR VR_56, [VR_2]
	B .BLOCK_4
.BLOCK_6:
	LDR VR_57, [VR_5]
	LDR VR_58, [VR_4]
	ADD VR_59, VR_57, VR_58
	MOV r0, VR_59
	ADD sp, sp, #40
	POP {pc}
.BLOCK_7:
	MOV r0, #0
	ADD sp, sp, #40
	POP {pc}


	.global main
main:
.BLOCK_8:
	MOVW VR_87, #28860
	SUB sp, sp, VR_87
	ADD VR_0, sp, #0
	ADD VR_1, sp, #4
	MOVW VR_3, #12512
	ADD VR_2, sp, VR_3
	MOV VR_4, VR_2
	MOV VR_5, VR_4
	MOVW VR_6, #16348
	MOV r2, VR_6
	MOV r1, #0
	MOV r0, VR_5
	BL memset
	MOV VR_7, VR_1
	MOV VR_8, VR_7
	MOVW VR_9, #12508
	MOV r2, VR_9
	MOV r1, #0
	MOV r0, VR_8
	BL memset
	MOVW VR_11, #4556
	ADD VR_10, VR_2, VR_11
	ADD VR_12, VR_10, #4
	MOV VR_13, #6
	STR VR_13, [VR_12]
	MOVW VR_15, #4556
	ADD VR_14, VR_2, VR_15
	ADD VR_16, VR_14, #12
	MOV VR_17, #7
	STR VR_17, [VR_16]
	MOVW VR_19, #4556
	ADD VR_18, VR_2, VR_19
	ADD VR_20, VR_18, #16
	MOV VR_21, #4
	STR VR_21, [VR_20]
	MOVW VR_23, #4556
	ADD VR_22, VR_2, VR_23
	ADD VR_24, VR_22, #28
	MOV VR_25, #9
	STR VR_25, [VR_24]
	MOVW VR_27, #4556
	ADD VR_26, VR_2, VR_27
	ADD VR_28, VR_26, #44
	MOV VR_29, #11
	STR VR_29, [VR_28]
	MOVW VR_31, #1416
	ADD VR_30, VR_1, VR_31
	ADD VR_32, VR_30, #4
	MOV VR_33, #1
	STR VR_33, [VR_32]
	MOVW VR_35, #1416
	ADD VR_34, VR_1, VR_35
	ADD VR_36, VR_34, #8
	MOV VR_37, #2
	STR VR_37, [VR_36]
	MOVW VR_39, #1416
	ADD VR_38, VR_1, VR_39
	ADD VR_40, VR_38, #12
	MOV VR_41, #3
	STR VR_41, [VR_40]
	MOVW VR_43, #1416
	ADD VR_42, VR_1, VR_43
	ADD VR_44, VR_42, #36
	MOV VR_45, #9
	STR VR_45, [VR_44]
	MOVW VR_47, #4556
	ADD VR_46, VR_2, VR_47
	ADD VR_48, VR_46, #4
	LDR VR_49, [VR_48]
	MOV VR_50, VR_1
	MOVW VR_52, #4556
	ADD VR_51, VR_2, VR_52
	ADD VR_53, VR_51, #12
	LDR VR_54, [VR_53]
	MOVW VR_56, #4556
	ADD VR_55, VR_2, VR_56
	MOV VR_57, VR_55
	MOVW VR_59, #1416
	ADD VR_58, VR_1, VR_59
	ADD VR_60, VR_58, #12
	LDR VR_61, [VR_60]
	MOVW VR_63, #1416
	ADD VR_62, VR_1, VR_63
	MOV VR_64, VR_62
	LDR VR_65, [VR_64]
	MOVW VR_67, #1416
	ADD VR_66, VR_1, VR_67
	MOV VR_68, VR_66
	MOVW VR_70, #8024
	ADD VR_69, VR_1, VR_70
	ADD VR_71, VR_69, #16
	LDR VR_72, [VR_71]
	MOVW VR_74, #12036
	ADD VR_73, VR_1, VR_74
	ADD VR_75, VR_73, #72
	LDR VR_76, [VR_75]
	STR VR_76, [sp, #-4]
	STR VR_72, [sp, #-8]
	STR VR_68, [sp, #-12]
	STR VR_65, [sp, #-16]
	STR VR_61, [sp, #-20]
	MOV r3, VR_57
	MOV r2, VR_54
	MOV r1, VR_50
	MOV r0, VR_49
	SUB sp, sp, #20
	BL func
	ADD sp, sp, #20
	MOV VR_77, r0
	RSB VR_78, VR_77, VR_77, LSL #2
	STR VR_78, [VR_0]
	B .BLOCK_9
.BLOCK_9:
	LDR VR_79, [VR_0]
	CMP VR_79, #0
	BGE .BLOCK_10
	BLT .BLOCK_11
.BLOCK_10:
	MOVW VR_81, #1416
	ADD VR_80, VR_1, VR_81
	LDR VR_82, [VR_0]
	ADD VR_83, VR_80, VR_82, LSL #2
	LDR VR_84, [VR_83]
	MOV r0, VR_84
	BL putint
	MOV r0, #32
	BL putch
	LDR VR_85, [VR_0]
	SUB VR_86, VR_85, #1
	STR VR_86, [VR_0]
	B .BLOCK_9
.BLOCK_11:
	MOV r0, #10
	BL putch
	MOV r0, #0
	MOVW r5, #28860
	ADD sp, sp, r5
	POP {pc}
.BLOCK_12:
	MOV r0, #0
	MOVW r5, #28860
	ADD sp, sp, r5
	POP {pc}


	.end
