# Problem Statement

Given an 8-bit input vector [7:0], reverse its bit ordering

given:
```verilog
module top_module( 
    input [7:0] in,
    output [7:0] out
);

endmodule
```