===============================
Blue Pearl DFFs Report created on: Tue Mar 19 11:18:00 2019
===============================
2044 D-type flip-flop registers:
===============================
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/Tx_fifo_wr_d_q_uncon_0 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/Tx_fifo_rd_d_q_uncon_1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/Rc_fifo_wr_d_q_uncon_2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/Rc_fifo_rd_d_q_uncon_3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/rsta_tx_under_prev type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/sda_setup type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/arb_lost type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/sda_cout_reg type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/scl_cout_reg type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/stop_scl_reg type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/master_slave type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/slave_sda type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/READ_FIFO_I/\Addr_Counters[0]\.FDRE_I/q_o_q_uncon_4\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/READ_FIFO_I/\Addr_Counters[1]\.FDRE_I/q_o_q_uncon_5\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/READ_FIFO_I/\Addr_Counters[2]\.FDRE_I/q_o_q_uncon_6\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/READ_FIFO_I/\Addr_Counters[3]\.FDRE_I/q_o_q_uncon_7\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[0]\.FDRE_I/q_o_q_uncon_8\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[1]\.FDRE_I/q_o_q_uncon_9\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[2]\.FDRE_I/q_o_q_uncon_10\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[3]\.FDRE_I/q_o_q_uncon_11\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/READ_FIFO_I/Data_Exists_DFF/F3/q_o_q_uncon_12 type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/F3/q_o_q_uncon_13 type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/q_o_q_uncon_14\ type reset Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/q_o_q_uncon_15\ type reset Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/cr_i_q_uncon_16[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/msms_d1_q_uncon_17 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/msms_set_i_q_uncon_18 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/sr_i_q_uncon_19[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/Tx_fifo_wr_q_uncon_20 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/Tx_fifo_rd_q_uncon_21 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/dtre_i_q_uncon_22 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/Tx_fifo_rst_q_uncon_23 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/Rc_fifo_wr_q_uncon_24 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/Rc_fifo_rd_q_uncon_25 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_q_uncon_26[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/ro_prev_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/new_rcv_dta_d1_q_uncon_27 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/ro_a_q_uncon_28 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/adr_i_q_uncon_29[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_q_uncon_30[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/gpo_i[31] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_q_uncon_31[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_q_uncon_32[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_q_uncon_33[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_q_uncon_34[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_q_uncon_35[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_thigh_i_q_uncon_36[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_tlow_i_q_uncon_37[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_thddat_i_q_uncon_38[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck1 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck1 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_wrack_d1_q_uncon_39 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/intr2bus_wrack_q_uncon_40 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_rdack_d1_q_uncon_41 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/intr2bus_rdack_q_uncon_42 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_q_uncon_43 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_q_uncon_44 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[0]\.RST_FLOPS/q_o_q_uncon_45\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[1]\.RST_FLOPS/q_o_q_uncon_46\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[2]\.RST_FLOPS/q_o_q_uncon_47\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[3]\.RST_FLOPS/q_o_q_uncon_48\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK/q_o_q_uncon_49 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_q_uncon_50 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_q_uncon_51 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_q_uncon_52[8:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_q_uncon_53 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_q_uncon_54[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt\[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_q_uncon_55[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_q_uncon_56[34:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.ip2bus_rdack_int_d1_q_uncon_57 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.ip2bus_wrack_int_d1_q_uncon_58 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.ip2bus_rdack type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_intc_0.U0.ip2bus_wrack type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/sie[0]_q_uncon_59 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/cie[0]_q_uncon_60 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/iar[0]_q_uncon_61 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/ier[0]_q_uncon_62 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/isr[0]_q_uncon_63 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/ipr_q_uncon_64[31:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/ivr[0]_q_uncon_65 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/hw_intr[0]_q_uncon_66 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/irq_gen_q_uncon_67 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0_interrupt_INTERRUPT type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/ack_or_q_uncon_68 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/mer_int_q_uncon_69[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_q_uncon_70 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_q_uncon_71 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_q_uncon_72[8:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_q_uncon_73 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_q_uncon_74[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_intc_0.U0.\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt\[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_q_uncon_75[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_q_uncon_76[16:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.FDRE_inst.q_o type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.\\BSR_OUT_DFF[0]\.FDRE_BSR\.q_o type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.\\ACTIVE_LOW_BSR_OUT_DFF[0]\.FDRE_BSR_N\.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 32
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.\\PR_OUT_DFF[0]\.FDRE_PER\.q_o type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.\\ACTIVE_LOW_PR_OUT_DFF[0]\.FDRE_PER_N\.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.lpf_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.lpf_exr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.lpf_asr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.exr_lpf[1][0:2] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\.F3.q_o type reset Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.from_sys type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.seq_cnt_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.seq_clr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.pr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.pr_dec[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.bsr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.bsr_dec[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.Core type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.core_dec[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.SEQ_COUNTER.q_int[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/clr_Status_q_uncon_77 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/status_reg[1:2]_q_uncon_78[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/reset_TX_FIFO_q_uncon_79 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/reset_RX_FIFO_q_uncon_80 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/enable_interrupts_q_uncon_81 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/tx_Buffer_Empty_Pre_q_uncon_82 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/rx_Data_Present_Pre_q_uncon_83 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.NLW_axi_uartlite_0_interrupt_UNCONNECTED type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_q_uncon_84 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_q_uncon_85 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_q_uncon_86[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_q_uncon_87 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_q_uncon_88[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i[0:3] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i[0]_q_uncon_89 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/BAUD_RATE_I/count_q_uncon_90[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_q_uncon_91 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_q_uncon_92 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_q_uncon_93 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_q_uncon_94 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_q_uncon_95 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_q_uncon_96 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_q_uncon_97 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_q_uncon_98 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_q_uncon_99 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_q_uncon_100 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_q_uncon_101 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din[1:8]_q_uncon_102[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_q_uncon_103 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_q_uncon_104 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/running_q_uncon_105 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_q_uncon_106[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_q_uncon_107 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_q_uncon_108 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_q_uncon_109[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_q_uncon_110 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_q_uncon_111 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_q_uncon_112 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_q_uncon_113[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_q_uncon_114 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_q_uncon_115 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0_UART_TxD type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_q_uncon_116 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_q_uncon_117 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_q_uncon_118 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_q_uncon_119 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_q_uncon_120 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_q_uncon_121 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.\UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/q_o_q_uncon_122\ type reset Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/cnt_i_q_uncon_123[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/cnt_i_q_uncon_124[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[0]_q_uncon_125\[7:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_bram_if_cntlr.U0.Sl_Rdy type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_bram_if_cntlr.U0.lmb_as type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_v10.U0.POR_FF_I/F4/q_out type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_bram_if_cntlr.U0.Sl_Rdy type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_bram_if_cntlr.U0.lmb_as type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_v10.U0.POR_FF_I/F4/q_out type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_iodelay_ctrl.rst_ref_sync_r[0][14:0] type set Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r1[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r2[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r3[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r4[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r5[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r4_neq_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.sync_cntr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_r[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.rst_r1\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.rst_r2\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 35
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.sample_timer\[10:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.tempmon_state\[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.sample_en\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.sample_timer_clr\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.sample_timer_en\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.xadc_den\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.xadc_drdy_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.xadc_do_r\[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.temperature\[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.qcntr_r[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.inv_poc_sample_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.first_rising_ps_clk_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_hi0_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.poc_sample_pd_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rstdiv0_sync_r[11:0] type set Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rstdiv0_sync_r1 type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1330
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rst_sync_r[11:0] type set Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rst_sync_r1 type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rstdiv2_sync_r[11:0] type set Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rstdiv2_sync_r1 type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rst_phaser_ref_sync_r[12:0] type set Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.init_calib_complete_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 117
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_address[55:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_bank[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_cas_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_cs_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_odt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_cke[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_aux_out0[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_aux_out1[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_cmd[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_ras_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_we_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_data_offset[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_data_offset_1[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_data_offset_2[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_cas_slot[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_wrdata_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_rank_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.wr_data_addr[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.wr_data_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.wr_data_offset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.mc_read_idle_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 36
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.mc_ref_zq_wip_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\inhbt_act_faw.faw_cnt_r\[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.inhbt_act_faw_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\wtr_timer.wtr_cnt_r\[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\rtw_timer.rtw_cnt_r[0]\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\refresh_generation.refresh_bank_r[0]\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\periodic_rd_generation.genblk1.read_this_rank_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\periodic_rd_generation.genblk1.read_this_rank_r1\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\periodic_rd_generation.genblk1.periodic_rd_cntr1_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\periodic_rd_generation.genblk1.periodic_rd_timer_r\[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\periodic_rd_generation.genblk1.periodic_rd_request_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\maint_prescaler.maint_prescaler_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_prescaler_tick_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\refresh_timer.refresh_timer_r\[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\zq_cntrl.zq_timer.zq_timer_r\[19:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\zq_cntrl.zq_request_logic.zq_request_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\sr_cntrl.sre_request_logic.sre_request_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\sr_cntrl.ckesr_timer.ckesr_timer_r[0]\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\maintenance_request.upd_last_master_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\maintenance_request.new_maint_rank_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_req_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_rank_r_lcl[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_zq_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 20
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_sre_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 22
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_srx_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.app_sr_active_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.app_ref_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.app_ref_ack_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.app_zq_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.app_zq_ack_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\periodic_read_request.upd_last_master_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.periodic_rd_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\periodic_read_request.periodic_rd_r_cnt\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\periodic_read_request.periodic_rd_grant_r[0]\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.periodic_rd_rank_r_lcl[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_ref_zq_wip_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\maintenance_request.maint_grant_r\[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\maintenance_request.maint_arb0\.last_master_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\periodic_read_request.periodic_rd_arb0\.grant_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\periodic_read_request.periodic_rd_arb0\.last_master_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.req_data_buf_addr_r[4][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.req_periodic_rd_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.req_cmd_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.rd_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.req_bank_r_lcl[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.req_row_r_lcl[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.req_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.req_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rb_hit_busy_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.row_hit_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.req_col_r[9][9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rank_busy_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.bm_end_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.act_wait_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.col_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.ras_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.ras_timer_zero_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.rtp_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.pre_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.act_starve_limit_cntr_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.demand_act_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.act_this_rank_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.req_bank_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.starve_limit_cntr_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.demand_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.demanded_prior_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.phy_mc_ctl_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.phy_mc_cmd_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.ofs_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.override_demand_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.wr_this_rank_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rd_this_rank_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.q_entry_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.head_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.tail_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.idle_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.pass_open_bank_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.auto_pre_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.pre_bm_end_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.pre_passing_open_bank_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.ordered_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.rb_hit_busies_r_lcl[3][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.order_q_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.q_has_rd_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.q_has_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.wait_for_maint_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.req_data_buf_addr_r[9][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.req_periodic_rd_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.req_cmd_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.rd_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.req_bank_r_lcl[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.req_row_r_lcl[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.req_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.req_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rb_hit_busy_r[1] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.row_hit_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.req_col_r[9][9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rank_busy_r[1] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.bm_end_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.act_wait_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.col_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.ras_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.ras_timer_zero_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.rtp_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.pre_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.act_starve_limit_cntr_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.demand_act_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.act_this_rank_r[1] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.req_bank_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.starve_limit_cntr_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.demand_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.demanded_prior_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.phy_mc_ctl_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.phy_mc_cmd_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.ofs_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.override_demand_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.wr_this_rank_r[1] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rd_this_rank_r[1] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.q_entry_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.head_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.tail_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.idle_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.pass_open_bank_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.auto_pre_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.pre_bm_end_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.pre_passing_open_bank_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.ordered_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.rb_hit_busies_r_lcl[4][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.order_q_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.q_has_rd_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.q_has_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.wait_for_maint_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.req_data_buf_addr_r[14][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.req_periodic_rd_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.req_cmd_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.rd_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.req_bank_r_lcl[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.req_row_r_lcl[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.req_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.req_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rb_hit_busy_r[2] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.row_hit_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.req_col_r[9][9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rank_busy_r[2] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.bm_end_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.act_wait_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.col_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.ras_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.ras_timer_zero_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.rtp_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.pre_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.act_starve_limit_cntr_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.demand_act_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.act_this_rank_r[2] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.req_bank_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.starve_limit_cntr_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.demand_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.demanded_prior_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.phy_mc_ctl_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.phy_mc_cmd_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.ofs_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.override_demand_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.wr_this_rank_r[2] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rd_this_rank_r[2] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.q_entry_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.head_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.tail_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.idle_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.pass_open_bank_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.auto_pre_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.pre_bm_end_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.pre_passing_open_bank_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.ordered_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.rb_hit_busies_r_lcl[5][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.order_q_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.q_has_rd_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.q_has_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.wait_for_maint_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.req_data_buf_addr_r[19][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.req_periodic_rd_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.req_cmd_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.rd_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.req_bank_r_lcl[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.req_row_r_lcl[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.req_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.req_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rb_hit_busy_r[3] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.row_hit_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.req_col_r[9][9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rank_busy_r[3] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.bm_end_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.act_wait_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.col_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.ras_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.ras_timer_zero_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.rtp_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.pre_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.act_starve_limit_cntr_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.demand_act_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.act_this_rank_r[3] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.req_bank_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.starve_limit_cntr_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.demand_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.demanded_prior_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.phy_mc_ctl_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.phy_mc_cmd_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.ofs_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.override_demand_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.wr_this_rank_r[3] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rd_this_rank_r[3] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.q_entry_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.head_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.tail_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.idle_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.pass_open_bank_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.auto_pre_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.pre_bm_end_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.pre_passing_open_bank_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.ordered_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.rb_hit_busies_r_lcl[6][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.order_q_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.q_has_rd_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.q_has_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.wait_for_maint_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.accept_internal_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.accept_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.periodic_rd_cntr_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.periodic_rd_ack_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.was_wr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.was_priority type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.maint_wip_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.\maint_controller.maint_hit_busies_r\[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.\maint_controller.maint_rdy_r1\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.\maint_controller.maint_srx_r1\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.\generate_maint_cmds.send_cnt_r\[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.insert_maint_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.granted_row_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.\pre_4_1_1T_arb.granted_pre_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 26
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.rnk_config_strobe_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.rnk_config_valid_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.granted_col_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.sent_col_lcl_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.insert_maint_r1_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 30
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.sent_row_or_maint_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.grant_row_r_lcl[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.row_arb0.last_master_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.\pre_4_1_1T_arb.grant_pre_r_lcl\[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.\pre_4_1_1T_arb.pre_arb0\.last_master_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.grant_config_r_lcl[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.config_arb0.last_master_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.grant_col_r_lcl[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.col_arb0.last_master_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.cke_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\col_mux.col_periodic_rd_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\col_mux.col_rmw_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\col_mux.col_size_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\col_mux.col_data_buf_addr_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.col_rd_wr_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.rnk_config_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\genblk12.mc_aux_out_r\[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\genblk12.mc_aux_out_r_1\[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\genblk12.mc_aux_out_r_2\[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.offset_r1[0] type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.col_rd_wr_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.offset_r2[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.col_rd_wr_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.sent_col_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.sent_col_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.head_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.tail_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_out_data_r\[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[0].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[0].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[0].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[0].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[1].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[1].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[1].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[1].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.parity[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.byte_sel_data_map[95:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.fine_delay_mod[29:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.fine_delay_sel_r type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.phy_ctl_wd_i1[31:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.phy_ctl_wr_i1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.phy_ctl_wd_i2[31:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.phy_ctl_wr_i2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.data_offset_1_i1[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.data_offset_1_i2[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.data_offset_2_i1[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.data_offset_2_i2[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.rd_ptr[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.rd_ptr_timing[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.wr_ptr[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.wr_ptr_timing[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.entry_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.rd_ptr[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.rd_ptr_timing[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.wr_ptr[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.wr_ptr_timing[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.entry_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.rd_ptr[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.rd_ptr_timing[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.wr_ptr[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.wr_ptr_timing[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.entry_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_auxout_r type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain:  Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_auxout_rr type set Dff Data Clock Domain:  Clock Pin's Domain:  Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_auxout type set Dff Data Clock Domain:  Clock Pin's Domain:  Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.mcGo_r[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.aux_out[3:0] type reset Dff register Data Clock Domain:  Clock Pin's Domain:  Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_out_w[0] type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.rst_primitives type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.A_rst_primitives type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 34
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.B_rst_primitives type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 34
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.C_rst_primitives type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 43
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.D_rst_primitives type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 43
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.rclk_delay[31:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.mcGo_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.po_coarse_overflow_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.po_fine_overflow_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.po_counter_read_val_w[0][8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.pi_fine_overflow_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.pi_counter_read_val_w[0][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.pi_phase_locked_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.pi_dqs_found_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.pi_dqs_out_of_range_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ififo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ofifo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 44
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.entry_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.rst_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.rst_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.rst_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.rst_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.idelay_ld_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.fine_delay_r[29:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ififo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ofifo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 44
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.entry_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.rst_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.rst_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.rst_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.rst_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.idelay_ld_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.fine_delay_r[29:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ififo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 17
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ofifo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 44
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.rd_data_r[79:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.if_empty_r[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.my_empty[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 35
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.my_full[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 48
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.rd_ptr[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 14
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.rd_ptr_timing[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.wr_ptr[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.entry_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.rst_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.rst_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.rst_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.rst_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.idelay_ld_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.fine_delay_r[29:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ififo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 17
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ofifo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 44
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.rd_data_r[79:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.if_empty_r[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.my_empty[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 35
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.my_full[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 48
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.rd_ptr[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 14
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.rd_ptr_timing[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.wr_ptr[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.entry_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.rst_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.rst_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.rst_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.rst_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.idelay_ld_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.fine_delay_r[29:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.if_empty_reg type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.pi_stg2_en_reg type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_init_data_sel type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 25
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_final_mux type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_if_reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_pi_f_inc_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_pi_f_en_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_sel_pi_incdec_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_po_f_inc_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_po_f_stg23_sel_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_po_f_en_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_sel_po_incdec_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.tempmon_pi_f_inc_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.tempmon_pi_f_en_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.tempmon_sel_pi_incdec_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_addr_cmd_delay_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_addr_cmd_delay_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_addr_cmd_delay_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_addr_cmd_delay_done_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_addr_cmd_delay_done_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_addr_cmd_delay_done_r6 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.byte_sel_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ctl_lane_sel[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_in_common type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 249
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_sel[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_zero_inputs type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_zero_ctrl type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_stg1_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.prbs_rdlvl_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r6 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r7 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r8 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r9 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.idelay_ce_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.idelay_ce_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.idelay_inc_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.idelay_inc_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.calib_tap_req type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.calib_device_temp[11:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.skip_cal_tempmon_samp_en type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.phy_if_empty_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.sample_cnt_r[6:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.reseed_prbs_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.lfsr_q[64:1] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.rd_addr[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 574
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.dout_o[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.prbs_ignore_first_byte_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.prbs_ignore_last_bytes_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.sel[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_act_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prbs_rdlvl_done_pulse type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrcal_final_chk type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rdlvl_stg1_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prbs_rdlvl_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prbs_rdlvl_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prbs_rdlvl_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrcal_resume_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_sanity_chk type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.mpr_end_if_reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.calib_writes type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_rd_wait type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_complete_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_complete_r_timing type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_complete_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_complete_r1_timing type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_complete_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.calib_complete type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 14
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_oclkdelay_calib_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_ocal_reset_rd_addr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_ocal_wr_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.calib_tap_inc_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.calib_tap_inc_done_r1 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.calib_tap_end_if_reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.pi_phaselock_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rdlvl_last_byte_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prbs_last_byte_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rdlvl_start_dly0_r[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrcal_start_dly_r[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.oclkdelay_start_dly_r[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_done_dly_r[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.oclkdelay_calib_start_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 14
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.ocal_last_byte_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.oclkdelay_ref_cnt[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.oclkdelay_int_ref_req type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.ocal_act_wait_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.oclk_calib_resume_level type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_rdlvl_int_ref_req type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.ext_int_ref_req type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.prech_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 26
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.mpr_rdlvl_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.phy_if_empty_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.prbs_gen_clk_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.prbs_gen_oclk_clk_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_stg1_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rdlvl_stg1_start_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rdlvl_start_pre type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.prbs_rdlvl_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.pi_dqs_found_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.oclkdelay_calib_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_dqs_found_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 18
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_final_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_final_if_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_odt_ctl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.enable_wrlvl_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_odt type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_active type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wr_level_dqs_asrt type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 26
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.dqs_asrt_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wl_sm_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 49
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_active_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wr_level_dqs_asrt_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r6 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r7 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_cntr[2:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_req_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_req_posedge_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_pending_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mask_lim_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_mask_lim_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_cmd_r[6:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_cmd_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 31
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_cmd_done_m7_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_wait[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_wrcal_rd type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.temp_lmr_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.temp_wrcal_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.tg_timer_go type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.tg_timer[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.tg_timer_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.no_rst_tg_mc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.detect_pi_found_dqs type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_pwron_ce_r[9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pwron_ce_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_pwron_r[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_pwron_reset_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_pwron_cke_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 26
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_pwron_cke_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_reset_n type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_txpr_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_txpr_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_pre_wait_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_pre_wait_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_dllk_zqinit_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_dllk_zqinit_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_mr_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_mr_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.ddr2_pre_flag_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.ddr2_refresh_flag_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_af_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_af_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.reg_ctrl_cnt_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.stg1_wr_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 24
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rnk_ref_cnt type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.num_refresh[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_state_r[6:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 76
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_state_r1[6:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mem_init_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_write_calib type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.read_calib_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.read_calib_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_read_calib type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_calib_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_calib_rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_phaselock_timer[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.ddr3_lm_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_dqs_found_rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_phase_locked_all_r1 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_phase_locked_all_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_phase_locked_all_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_phase_locked_all_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_dqs_found_all_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_calib_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 32
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.chip_cnt_r[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.phy_int_cs_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.burst_addr_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.stg1_wr_rd_cnt[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 14
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wr_victim_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.reset_rd_addr_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row_cnt[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row_cnt_ocal[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_odt_ext type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wr_victim_sel[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wr_victim_sel_ocal[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.victim_sel[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.victim_byte_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row0_wr_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row1_wr_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row0_rd_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row0_rd_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row1_rd_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row1_rd_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row1_rd_cnt[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_byte_rd_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_byte_rd_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_ocal_num_samples_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_wr_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_wait_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_num_reads[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_num_reads_dec[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_address[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_oclkdelay_calib_start_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_oclkdelay_calib_start_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_oclkdelay_calib_start_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_oclkdelay_calib_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_num_writes[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_num_writes_dec[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_sample_cnt_inc_ocal type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_sample_cnt_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_sample_cnt_inc_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_sample_cnt_inc_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_ocal_ref_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_ocal_odt_ext type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.oclk_wr_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrcal_wr_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.num_reads[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrcal_reads[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.new_burst_r type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rdlvl_wr_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_wrdata_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.extend_cal_pat type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_data_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.first_rdlvl_pat_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 129
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.first_wrcal_pat_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 129
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_wrdata[127:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_ras_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_cas_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_we_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_cmd[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_data_offset_0[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_data_offset_1[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_data_offset_2[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_cas_slot[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_ctl_wren type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_cmd_wren type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_seq[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr2_r[0][1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr1_r[0][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr2_r[1][1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr1_r[1][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr2_r[2][1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr1_r[2][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr2_r[3][1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr1_r[3][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.tmp_mr2_r[0][1][7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.tmp_mr1_r[0][2][11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.phy_tmp_cs1_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.phy_tmp_odt_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.phy_tmp_odt_r1[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_cke[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_odt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.phy_data_full_r type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_address[55:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_bank[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.po_stg2_wrcal_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrlvl_byte_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrcal_sanity_chk_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 24
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_mux_sel_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_prech_req type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_active_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_active_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_active_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_active_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_active_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_active_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_data_match_valid_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrcal_pat_resume_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrcal_pat_resume_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_pat_resume type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.tap_inc_wait_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.not_empty_wait_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.cal2_state_r1[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrcal_dqs_cnt_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.cal2_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 18
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.cal2_prech_req_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.cal2_state_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 276
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_pat_err type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrcal_pat_resume_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 17
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_act_req type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.cal2_if_reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 18
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.temp_wrcal_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_byte_redo type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 67
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.early1_data type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.early2_data type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.idelay_ld type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 39
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.idelay_ld_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 25
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat1_detect type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_detect type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_sanity_chk_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 23
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrcal_sanity_chk_err type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.cal2_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 141
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.phy_ctl_ready_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.phy_ctl_ready_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.phy_ctl_ready_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.phy_ctl_ready_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.phy_ctl_ready_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.phy_ctl_ready_r6 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wrlvl_byte_redo_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wrlvl_final_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wrlvl_tap_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wait_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.po_rdval_cnt[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.po_cnt_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.po_dec_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dqs_po_dec_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_done_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_done_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 33
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wl_po_fine_cnt[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.done_dqs_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_byte_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wl_corse_cnt[0][0][2][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wl_dqs_tap_count_r[0][0][5][11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.add_smallest[0][5][11:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.add_largest[0][5][11:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.smallest[0][5][11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.largest[0][5][11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.final_val[0][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.final_val[1][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dqs_po_stg2_f_incdec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dqs_po_en_stg2_f type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dqs_wl_po_stg2_c_incdec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dqs_wl_po_en_stg2_c type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.rd_data_rise_wl_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.rd_data_previous_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.stable_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.flag_ck_negedge type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.flag_init type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.rd_data_edge_detect_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_start_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.incdec_wait_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_err type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 41
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 36
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wrlvl_rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 33
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.dqs_count_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 58
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.dq_cnt_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 47
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.rank_cnt_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 36
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wl_state_r[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 706
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wl_state_r1[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.inhibit_edge_detect_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 33
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wl_edge_detect_valid_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 47
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wl_tap_count_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 43
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.fine_dec_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 39
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.corse_cnt[0][2][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 23
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.dual_rnk_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 35
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.fast_cal_fine_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.fast_cal_coarse_cnt[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.final_corse_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 31
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wrlvl_redo_corse_inc[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 37
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wl_po_coarse_cnt[5:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.wait_cnt_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.po_cnt_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.po_cnt_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.cmd_po_stg2_f_incdec type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.cmd_po_en_stg2_f type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.cmd_po_stg2_c_incdec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.cmd_po_en_stg2_c type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delay_cnt_r[5:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delaydec_cnt_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ctl_lane_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delay_dec_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delay_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delay_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delay_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delay_done_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_all_bank[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 18
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_any_bank[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_all_bank_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_any_bank_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.detect_rd_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rst_dqs_find_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rst_dqs_find_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.fine_adjust type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 19
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.ctl_lane_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 19
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.fine_adj_state_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 295
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.fine_adjust_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 17
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_po_stg2_f_indec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_po_stg2_f_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rst_dqs_find type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 22
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dec_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 20
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.dec_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 23
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.inc_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 33
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dec_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 20
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.final_dec_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 23
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.first_fail_detect type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 25
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.second_fail_detect type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.first_fail_taps[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.second_fail_taps[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.stable_pass_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 19
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dqs_found_prech_req type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 24
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.dqs_found_start_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rnk_cnt_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dqsfound_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_lanes_r1[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_lanes_r2[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_lanes_r3[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dqsfound_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dqsfound_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dqsfound_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dqsfound_done_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dqsfound_done_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rank_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.dqsfound_retry_r1 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.dqs_found_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 28
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rd_byte_data_offset[0][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_rst_stg1_cal_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_rst_stg1_cal_r1[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.retry_cnt[9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_err_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.rst_stg1_cal type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.final_do_max[0][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.final_do_index[0][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.final_data_offset[0][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.final_data_offset_mc[0][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.pi_dqs_found_err type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dbg_cpt_first_edge_taps[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dbg_cpt_second_edge_taps[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_stg1_done_int_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_stg1_done_int_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_stg1_done_int_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_last_byte_done_int_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_last_byte_done_int_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_last_byte_done_int_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_assrt_common type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rd_mux_sel_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_rise0_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_fall0_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_rise1_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_fall1_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_rise2_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_fall2_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_rise3_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_fall3_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.stable_idel_cnt[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.inhibit_edge_detect_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_mpr_pat_detect_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_valid_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 66
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dqs_po_dec_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dqs_po_dec_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.fine_dly_dec_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.fine_dly_dec_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.fine_dly_dec_done_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.pi_fine_dly_dec_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.wait_cnt_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pi_rdval_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pi_cnt_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.fine_dly_dec_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pi_en_stg2_f_timing type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pi_stg2_f_incdec_timing type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_pi_stg2_f_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_pi_stg2_f_incdec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.done_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.regl_rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pi_stg2_load_timing type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pi_stg2_reg_l_timing[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.pi_stg2_load type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.pi_stg2_reg_l[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.regl_rank_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.regl_dqs_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.regl_dqs_cnt_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dlyce_dq_r[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dlyinc_dq_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 20
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dlyval_dq_reg_r[0][0][4][79:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dlyval_dq[79:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_wait_cnt_en_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_wait_cnt_r[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 95
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_prech_req type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_stg1_start_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rdlvl_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rdlvl_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rdlvl_start_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cnt_shift_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_valid_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_valid_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.store_sr_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_valid_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_valid_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_valid_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_valid_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_cyc2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_cyc2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_diff_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_diff_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.samp_edge_cnt0_en_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 25
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.samp_edge_cnt0_r[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.samp_edge_cnt1_en_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.samp_edge_cnt1_r[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.samp_cnt_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 81
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[0][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[1][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[2][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[3][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[4][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[5][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[6][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_found_edge_last_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[7][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_last_tap_jitter_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_detect_edge_done_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_found_stable_eye_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_found_edge_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_found_first_edge_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.detect_edge_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 64
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.found_edge_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 26
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.found_edge_all_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.found_stable_eye_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 14
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.found_stable_eye_last_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idelay_tap_cnt_slice_r[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idelay_tap_cnt_r[0][0][4][9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idelay_tap_limit_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.tap_cnt_cpt_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.tap_limit_cpt_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 40
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_cnt_cpt_timing_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_dqs_tap_cnt_r[0][0][5][11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_tap_cnt_dq_pb_r[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_tap_limit_dq_pb_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_state_r1[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_state_r2[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_state_r3[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_cnt_cpt_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 18
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_dlyce_cpt_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_dlyinc_cpt_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_dq_idel_ce type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_dq_idel_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_prech_req_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_state_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 354
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cnt_idel_dec_cpt_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 23
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.found_first_edge_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 85
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.found_second_edge_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 84
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.right_edge_taps_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.first_edge_taps_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.new_cnt_cpt_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_stg1_done_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 170
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_stg1_err type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 65
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.second_edge_taps_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.store_sr_req_pulsed_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.store_sr_req_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rnk_cnt_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 23
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 65
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_dec_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 22
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_last_byte_done_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 69
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat_detect_valid_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 77
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 64
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.mpr_last_byte_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 64
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_adj_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 71
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rdlvl_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 94
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_dec_cpt_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 80
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_pi_incdec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 59
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_dlyce_dq_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 72
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_dlyinc_dq_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 70
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.calib_complete_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.sample_en_cnt[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.tempmon_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.tempmon_state[10:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.pi_f_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.pi_f_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.four_inc_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.three_inc_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.two_inc_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.one_inc_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.neutral_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.one_dec_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.two_dec_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.three_dec_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.three_inc_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.two_inc_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.one_inc_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.neutral_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.one_dec_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.two_dec_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.three_dec_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.four_dec_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.device_temp_init[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.tempmon_init_complete type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.tempmon_sample_en_101 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.tempmon_sample_en_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.device_temp_101[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 18
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.device_temp_capture_102[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_four_inc_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_three_inc_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_two_inc_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_one_inc_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_neutral_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_one_dec_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_two_dec_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_three_dec_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_three_inc_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_two_inc_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_one_inc_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_neutral_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_one_dec_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_two_dec_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_three_dec_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_four_dec_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.update_temp_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 102
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_addr_r1[27:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_addr_r2[27:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_cmd_r1[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_cmd_r2[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_sz_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_sz_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_hi_pri_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_hi_pri_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_en_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_en_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_data_r1[127:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_mask_r1[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_wren_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_end_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.rd_data_indx_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.rd_data_upd_indx_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.data_buf_addr_cnt_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 66
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_rdy_r_copy1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_rdy_r_copy2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 146
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_rdy_r_copy3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_rdy_r_copy4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.wr_data_indx_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 66
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_data_control.wb_wr_data_addr_r\[4:1] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_data_control.wb_wr_data_addr0_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\occupied_counter.occ_cnt\[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 147
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\wr_req_counter.wr_req_cnt_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.wr_buf_out_data[143:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[0].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[0].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[0].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[0].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[1].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[1].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[1].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[1].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[0].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[0].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[0].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[0].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[1].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[1].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[1].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[1].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[2].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[2].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[2].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[2].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[3].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[3].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[3].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[3].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[4].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[4].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[4].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[4].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[5].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[5].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[5].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[5].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[6].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[6].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[6].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[6].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[7].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[7].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[7].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[7].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[8].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[8].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[8].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[8].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[9].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[9].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[9].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[9].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[10].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[10].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[10].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[10].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[11].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[11].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[11].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[11].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[12].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[12].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[12].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[12].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[13].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[13].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[13].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[13].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[14].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[14].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[14].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[14].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[15].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[15].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[15].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[15].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[16].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[16].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[16].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[16].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[17].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[17].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[17].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[17].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[18].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[18].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[18].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[18].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[19].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[19].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[19].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[19].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[20].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[20].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[20].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[20].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[21].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[21].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[21].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[21].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[22].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[22].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[22].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[22].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[23].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[23].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[23].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[23].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.ram_init_done_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.rd_buf_indx_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.status_ram_wr_addr_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.wr_status_r1\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.status_ram_wr_data_r\[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.rd_buf_we_r1\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 256
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buf_indx_copy_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2112
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.app_rd_data_valid type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4130
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.app_rd_data_end type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.app_rd_data[127:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.app_rd_data_valid_copy\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.occ_cnt_r\[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_data_buf_addr_r_lcl\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.areset_d1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 147
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.mc_init_complete_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axvalid type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axid[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axlen[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axqos[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axaddr[27:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axburst[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.axaddr_incr[27:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.axlen_cnt[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.int_next_pending_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.sel_first_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.int_addr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.axlen_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.int_next_pending_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.sel_first_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.awready_d3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 49
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.valid type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.wready_d3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 146
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.mc_app_wdf_wren_reg type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.mc_app_wdf_last_reg type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.mc_app_wdf_mask_reg[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.mc_app_wdf_data_reg[127:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.wdf_mask[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.wdf_data[127:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_b_channel_0.bid_t[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_b_channel_0.bvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_b_channel_0.bid_fifo_0.memory[7][3][31:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_b_channel_0.bid_fifo_0.cnt_read[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axvalid type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axid[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axlen[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axqos[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axaddr[27:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axburst[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.r_push type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 212
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.r_rlast type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.axaddr_incr[27:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.axlen_cnt[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.int_next_pending_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.sel_first_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.int_addr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.axlen_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.int_next_pending_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.sel_first_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.arready_d3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 49
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.r_ignore_begin_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.r_ignore_end_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.rd_last_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.trans_buf_out_r[6:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.trans_buf_out_r1[6:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.state[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.rd_data_fifo_0.memory[31][128][4127:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.rd_data_fifo_0.cnt_read[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.transaction_fifo_0.memory[29][6][209:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.transaction_fifo_0.cnt_read[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.rd_wait_limit\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.rd_starve_cnt\[9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.wr_wait_limit\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.wr_starve_cnt\[9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.rd_cmd_hold\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.wr_cmd_hold\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.rnw_i\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.FDRE_inst.q_o type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.\\BSR_OUT_DFF[0]\.FDRE_BSR\.q_o type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.\\ACTIVE_LOW_BSR_OUT_DFF[0]\.FDRE_BSR_N\.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.\\PR_OUT_DFF[0]\.FDRE_PER\.q_o type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.\\ACTIVE_LOW_PR_OUT_DFF[0]\.FDRE_PER_N\.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.lpf_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.lpf_exr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.lpf_asr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.exr_lpf[1][0:2] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.asr_lpf[1][0:2] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\.F3.q_o type reset Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.from_sys type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.seq_cnt_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.seq_clr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.pr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.pr_dec[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.bsr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.bsr_dec[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.Core type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.core_dec[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.SEQ_COUNTER.q_int[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.de_r type Dff Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 0
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.vsync_r type Dff Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 0
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.hsync_r type Dff Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 0
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.red_r[7:0] type Dff register Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 0
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.green_r[7:0] type Dff register Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 0
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.blue_r[7:0] type Dff register Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 0
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.synchro_reset.temp type set Dff Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 2
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.reset type set Dff Data Clock Domain: pclk_0_group Clock Pin's Domain: pclk_0_group Fanout: 2
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.videoout.reset_int type set Dff Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 5
===============================
