// Seed: 2983875496
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_4;
endmodule
module module_0 (
    input  tri1  id_0,
    output wor   module_1,
    output uwire id_2,
    input  uwire id_3,
    input  tri1  id_4,
    output logic id_5
);
  always @(-1 or negedge id_4 | id_3) id_5 = 1;
  or primCall (id_2, id_4, id_7, id_0, id_3);
  wire id_7;
  ;
  assign id_7 = id_0;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
