{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570848778173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570848778183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 10:52:57 2019 " "Processing started: Sat Oct 12 10:52:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570848778183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1570848778183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nios2_SG_DMA_test -c nios2_SG_DMA_test " "Command: quartus_sta nios2_SG_DMA_test -c nios2_SG_DMA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1570848778183 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1570848778328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1570848780712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848780803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848780803 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1hm1 " "Entity dcfifo_1hm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848781562 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848781562 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570848781562 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3hm1 " "Entity dcfifo_3hm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848781562 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848781562 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570848781562 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848781562 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848781562 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570848781562 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1570848781562 ""}
{ "Info" "ISTA_SDC_FOUND" "src/nios2_SG_DMA_test.sdc " "Reading SDC File: 'src/nios2_SG_DMA_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1570848781633 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 41.666 -waveform \{0.000 20.833\} -name i_sys_clk i_sys_clk " "create_clock -period 41.666 -waveform \{0.000 20.833\} -name i_sys_clk i_sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570848781637 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 120 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 120 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570848781637 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 960 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 960 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570848781637 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 4 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 4 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570848781637 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848781637 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1570848781638 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_clk_16d " "Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] s_clk_16d " "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] is being clocked by s_clk_16d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848781680 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848781680 "|nios2_SG_DMA_test|s_clk_16d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[0\] PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[0\] is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848781680 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848781680 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848781680 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848781680 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848781743 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1570848781770 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1570848781828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 38.091 " "Worst-case setup slack is 38.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848781997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848781997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.091               0.000 altera_reserved_tck  " "   38.091               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848781997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  153.535               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  153.535               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848781997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2496.408               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2496.408               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848781997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "39994.133               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "39994.133               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848781997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848781997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.412 " "Worst-case hold slack is 0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.412               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 altera_reserved_tck  " "    0.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.455               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.502               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848782024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.312 " "Worst-case recovery slack is 95.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.312               0.000 altera_reserved_tck  " "   95.312               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4997.133               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4997.133               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848782033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.618 " "Worst-case removal slack is 1.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.618               0.000 altera_reserved_tck  " "    1.618               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.623               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.623               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848782042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 20.691 " "Worst-case minimum pulse width slack is 20.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.691               0.000 i_sys_clk  " "   20.691               0.000 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.492               0.000 altera_reserved_tck  " "   49.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   77.810               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   77.810               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.646               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.646               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "19999.370               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "19999.370               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848782049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848782049 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848782263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848782263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848782263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.432 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.432" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848782263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.545 ns " "Worst Case Available Settling Time: 342.545 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848782263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848782263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848782263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848782263 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848782263 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570848782277 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1570848782316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1570848783728 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_clk_16d " "Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] s_clk_16d " "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] is being clocked by s_clk_16d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848784187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848784187 "|nios2_SG_DMA_test|s_clk_16d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[0\] PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[0\] is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848784187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848784187 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848784188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848784188 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848784199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 38.746 " "Worst-case setup slack is 38.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.746               0.000 altera_reserved_tck  " "   38.746               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  153.756               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  153.756               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2496.572               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2496.572               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "39994.408               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "39994.408               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848784281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.396 " "Worst-case hold slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.396               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.464               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848784311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.665 " "Worst-case recovery slack is 95.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.665               0.000 altera_reserved_tck  " "   95.665               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4997.288               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4997.288               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848784328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.448 " "Worst-case removal slack is 1.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.448               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.448               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.457               0.000 altera_reserved_tck  " "    1.457               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848784342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 20.688 " "Worst-case minimum pulse width slack is 20.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.688               0.000 i_sys_clk  " "   20.688               0.000 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.344               0.000 altera_reserved_tck  " "   49.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   77.815               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   77.815               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.648               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.648               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "19999.371               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "19999.371               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848784351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848784351 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848784595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848784595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848784595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.432 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.432" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848784595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.231 ns " "Worst Case Available Settling Time: 343.231 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848784595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848784595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848784595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848784595 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848784595 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570848784612 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_clk_16d " "Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] s_clk_16d " "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] is being clocked by s_clk_16d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848785038 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848785038 "|nios2_SG_DMA_test|s_clk_16d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[0\] PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[0\] is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848785039 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848785039 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848785039 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570848785039 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848785045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.995 " "Worst-case setup slack is 44.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.995               0.000 altera_reserved_tck  " "   44.995               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  155.120               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  155.120               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2498.315               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2498.315               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "39997.111               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "39997.111               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848785079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.149               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.206               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848785106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.771 " "Worst-case recovery slack is 97.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.771               0.000 altera_reserved_tck  " "   97.771               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4998.645               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4998.645               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848785120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.675 " "Worst-case removal slack is 0.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.675               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 altera_reserved_tck  " "    0.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848785136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 20.250 " "Worst-case minimum pulse width slack is 20.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.250               0.000 i_sys_clk  " "   20.250               0.000 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466               0.000 altera_reserved_tck  " "   49.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   77.904               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   77.904               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.713               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.713               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "19999.461               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "19999.461               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570848785148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570848785148 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 44 synchronizer chains. " "Report Metastability: Found 44 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848785431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 44 " "Number of Synchronizer Chains Found: 44" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848785431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848785431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.432 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.432" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848785431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.990 ns " "Worst Case Available Settling Time: 346.990 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848785431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848785431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848785431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570848785431 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570848785431 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570848785897 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570848785898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570848786231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:53:06 2019 " "Processing ended: Sat Oct 12 10:53:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570848786231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570848786231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570848786231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1570848786231 ""}
