
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/codegen_c_builder.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__flatcc_fb_gen_common_c_builder_header>:
       0:	push	{fp, lr}
       4:	mov	fp, sp
       8:	sub	sp, sp, #400	; 0x190
       c:	str	r0, [fp, #-4]
      10:	ldr	r0, [fp, #-4]
      14:	str	r0, [fp, #-8]
      18:	ldr	r0, [fp, #-4]
      1c:	add	r0, r0, #102	; 0x66
      20:	str	r0, [fp, #-12]
      24:	ldr	r0, [fp, #-4]
      28:	ldr	r0, [r0, #204]	; 0xcc
      2c:	ldr	r2, [fp, #-12]
      30:	movw	r1, #0
      34:	movt	r1, #0
      38:	bl	0 <fprintf>
      3c:	ldr	r1, [fp, #-4]
      40:	ldr	r1, [r1, #204]	; 0xcc
      44:	ldr	r2, [fp, #-12]
      48:	str	r0, [fp, #-16]
      4c:	mov	r0, r1
      50:	movw	r1, #0
      54:	movt	r1, #0
      58:	bl	0 <fprintf>
      5c:	ldr	r1, [fp, #-4]
      60:	ldr	r1, [r1, #204]	; 0xcc
      64:	str	r0, [fp, #-20]	; 0xffffffec
      68:	mov	r0, r1
      6c:	movw	r1, #0
      70:	movt	r1, #0
      74:	bl	0 <fprintf>
      78:	ldr	r1, [fp, #-4]
      7c:	ldr	r1, [r1, #204]	; 0xcc
      80:	str	r0, [fp, #-24]	; 0xffffffe8
      84:	mov	r0, r1
      88:	movw	r1, #0
      8c:	movt	r1, #0
      90:	bl	0 <fprintf>
      94:	ldr	r1, [fp, #-4]
      98:	str	r0, [fp, #-28]	; 0xffffffe4
      9c:	mov	r0, r1
      a0:	bl	d28 <gen_prologue>
      a4:	ldr	r1, [fp, #-4]
      a8:	ldr	r1, [r1, #204]	; 0xcc
      ac:	str	r0, [fp, #-32]	; 0xffffffe0
      b0:	mov	r0, r1
      b4:	movw	r1, #0
      b8:	movt	r1, #0
      bc:	bl	0 <fprintf>
      c0:	ldr	r1, [fp, #-4]
      c4:	ldr	r1, [r1, #204]	; 0xcc
      c8:	str	r0, [fp, #-36]	; 0xffffffdc
      cc:	mov	r0, r1
      d0:	movw	r1, #0
      d4:	movt	r1, #0
      d8:	bl	0 <fprintf>
      dc:	ldr	r1, [fp, #-4]
      e0:	ldr	r1, [r1, #204]	; 0xcc
      e4:	str	r0, [fp, #-40]	; 0xffffffd8
      e8:	mov	r0, r1
      ec:	movw	r1, #0
      f0:	movt	r1, #0
      f4:	bl	0 <fprintf>
      f8:	ldr	r1, [fp, #-8]
      fc:	movw	r2, #0
     100:	movt	r2, #0
     104:	str	r0, [fp, #-44]	; 0xffffffd4
     108:	mov	r0, r1
     10c:	mov	r1, r2
     110:	bl	0 <strcmp>
     114:	cmp	r0, #0
     118:	beq	1d8 <__flatcc_fb_gen_common_c_builder_header+0x1d8>
     11c:	ldr	r0, [fp, #-4]
     120:	ldr	r0, [r0, #204]	; 0xcc
     124:	ldr	r2, [fp, #-8]
     128:	movw	r1, #0
     12c:	movt	r1, #0
     130:	bl	0 <fprintf>
     134:	ldr	r1, [fp, #-4]
     138:	ldr	r1, [r1, #204]	; 0xcc
     13c:	ldr	r2, [fp, #-8]
     140:	str	r0, [fp, #-48]	; 0xffffffd0
     144:	mov	r0, r1
     148:	movw	r1, #0
     14c:	movt	r1, #0
     150:	bl	0 <fprintf>
     154:	ldr	r1, [fp, #-4]
     158:	ldr	r1, [r1, #204]	; 0xcc
     15c:	ldr	r2, [fp, #-8]
     160:	str	r0, [fp, #-52]	; 0xffffffcc
     164:	mov	r0, r1
     168:	movw	r1, #0
     16c:	movt	r1, #0
     170:	bl	0 <fprintf>
     174:	ldr	r1, [fp, #-4]
     178:	ldr	r1, [r1, #204]	; 0xcc
     17c:	ldr	r2, [fp, #-8]
     180:	str	r0, [fp, #-56]	; 0xffffffc8
     184:	mov	r0, r1
     188:	movw	r1, #0
     18c:	movt	r1, #0
     190:	bl	0 <fprintf>
     194:	ldr	r1, [fp, #-4]
     198:	ldr	r1, [r1, #204]	; 0xcc
     19c:	ldr	r2, [fp, #-8]
     1a0:	str	r0, [fp, #-60]	; 0xffffffc4
     1a4:	mov	r0, r1
     1a8:	movw	r1, #0
     1ac:	movt	r1, #0
     1b0:	bl	0 <fprintf>
     1b4:	ldr	r1, [fp, #-4]
     1b8:	ldr	r1, [r1, #204]	; 0xcc
     1bc:	ldr	r2, [fp, #-8]
     1c0:	str	r0, [fp, #-64]	; 0xffffffc0
     1c4:	mov	r0, r1
     1c8:	movw	r1, #0
     1cc:	movt	r1, #0
     1d0:	bl	0 <fprintf>
     1d4:	str	r0, [fp, #-68]	; 0xffffffbc
     1d8:	ldr	r0, [fp, #-4]
     1dc:	ldr	r0, [r0, #204]	; 0xcc
     1e0:	ldr	r2, [fp, #-8]
     1e4:	ldr	r3, [fp, #-8]
     1e8:	movw	r1, #0
     1ec:	movt	r1, #0
     1f0:	bl	0 <fprintf>
     1f4:	ldr	r1, [fp, #-4]
     1f8:	ldr	r1, [r1, #204]	; 0xcc
     1fc:	ldr	r2, [fp, #-8]
     200:	ldr	r3, [fp, #-8]
     204:	str	r0, [fp, #-72]	; 0xffffffb8
     208:	mov	r0, r1
     20c:	movw	r1, #0
     210:	movt	r1, #0
     214:	bl	0 <fprintf>
     218:	ldr	r1, [fp, #-8]
     21c:	movw	r2, #0
     220:	movt	r2, #0
     224:	str	r0, [fp, #-76]	; 0xffffffb4
     228:	mov	r0, r1
     22c:	mov	r1, r2
     230:	bl	0 <strcmp>
     234:	cmp	r0, #0
     238:	beq	278 <__flatcc_fb_gen_common_c_builder_header+0x278>
     23c:	ldr	r0, [fp, #-4]
     240:	ldr	r0, [r0, #204]	; 0xcc
     244:	ldr	r2, [fp, #-8]
     248:	movw	r1, #0
     24c:	movt	r1, #0
     250:	bl	0 <fprintf>
     254:	ldr	r1, [fp, #-4]
     258:	ldr	r1, [r1, #204]	; 0xcc
     25c:	ldr	r2, [fp, #-8]
     260:	str	r0, [fp, #-80]	; 0xffffffb0
     264:	mov	r0, r1
     268:	movw	r1, #0
     26c:	movt	r1, #0
     270:	bl	0 <fprintf>
     274:	str	r0, [fp, #-84]	; 0xffffffac
     278:	ldr	r0, [fp, #-4]
     27c:	ldr	r0, [r0, #204]	; 0xcc
     280:	movw	r1, #0
     284:	movt	r1, #0
     288:	bl	0 <fprintf>
     28c:	ldr	r1, [fp, #-4]
     290:	ldr	r1, [r1, #204]	; 0xcc
     294:	ldr	r2, [fp, #-8]
     298:	str	r0, [fp, #-88]	; 0xffffffa8
     29c:	mov	r0, r1
     2a0:	movw	r1, #0
     2a4:	movt	r1, #0
     2a8:	bl	0 <fprintf>
     2ac:	ldr	r1, [fp, #-4]
     2b0:	ldr	r1, [r1, #204]	; 0xcc
     2b4:	ldr	r2, [fp, #-8]
     2b8:	str	r0, [fp, #-92]	; 0xffffffa4
     2bc:	mov	r0, r1
     2c0:	movw	r1, #0
     2c4:	movt	r1, #0
     2c8:	bl	0 <fprintf>
     2cc:	ldr	r1, [fp, #-4]
     2d0:	ldr	r1, [r1, #204]	; 0xcc
     2d4:	ldr	r2, [fp, #-8]
     2d8:	ldr	r3, [fp, #-8]
     2dc:	ldr	lr, [fp, #-8]
     2e0:	str	r0, [fp, #-96]	; 0xffffffa0
     2e4:	mov	r0, r1
     2e8:	movw	r1, #0
     2ec:	movt	r1, #0
     2f0:	str	lr, [sp]
     2f4:	bl	0 <fprintf>
     2f8:	ldr	r1, [fp, #-4]
     2fc:	ldr	r1, [r1, #204]	; 0xcc
     300:	ldr	r2, [fp, #-8]
     304:	str	r0, [fp, #-100]	; 0xffffff9c
     308:	mov	r0, r1
     30c:	movw	r1, #0
     310:	movt	r1, #0
     314:	bl	0 <fprintf>
     318:	ldr	r1, [fp, #-4]
     31c:	ldr	r1, [r1, #204]	; 0xcc
     320:	ldr	r2, [fp, #-8]
     324:	str	r0, [fp, #-104]	; 0xffffff98
     328:	mov	r0, r1
     32c:	movw	r1, #0
     330:	movt	r1, #0
     334:	bl	0 <fprintf>
     338:	ldr	r1, [fp, #-4]
     33c:	ldr	r1, [r1, #204]	; 0xcc
     340:	ldr	r2, [fp, #-8]
     344:	str	r0, [fp, #-108]	; 0xffffff94
     348:	mov	r0, r1
     34c:	movw	r1, #0
     350:	movt	r1, #0
     354:	bl	0 <fprintf>
     358:	ldr	r1, [fp, #-4]
     35c:	ldr	r1, [r1, #204]	; 0xcc
     360:	ldr	r2, [fp, #-8]
     364:	str	r0, [fp, #-112]	; 0xffffff90
     368:	mov	r0, r1
     36c:	movw	r1, #0
     370:	movt	r1, #0
     374:	bl	0 <fprintf>
     378:	ldr	r1, [fp, #-4]
     37c:	ldr	r1, [r1, #204]	; 0xcc
     380:	ldr	r2, [fp, #-8]
     384:	ldr	r3, [fp, #-8]
     388:	str	r0, [fp, #-116]	; 0xffffff8c
     38c:	mov	r0, r1
     390:	movw	r1, #0
     394:	movt	r1, #0
     398:	bl	0 <fprintf>
     39c:	ldr	r1, [fp, #-4]
     3a0:	ldr	r1, [r1, #204]	; 0xcc
     3a4:	ldr	r2, [fp, #-8]
     3a8:	ldr	r3, [fp, #-8]
     3ac:	ldr	lr, [fp, #-8]
     3b0:	str	r0, [fp, #-120]	; 0xffffff88
     3b4:	mov	r0, r1
     3b8:	movw	r1, #0
     3bc:	movt	r1, #0
     3c0:	str	lr, [sp]
     3c4:	bl	0 <fprintf>
     3c8:	ldr	r1, [fp, #-4]
     3cc:	ldr	r1, [r1, #204]	; 0xcc
     3d0:	ldr	r2, [fp, #-8]
     3d4:	str	r0, [fp, #-124]	; 0xffffff84
     3d8:	mov	r0, r1
     3dc:	movw	r1, #0
     3e0:	movt	r1, #0
     3e4:	bl	0 <fprintf>
     3e8:	ldr	r1, [fp, #-4]
     3ec:	ldr	r1, [r1, #204]	; 0xcc
     3f0:	ldr	r2, [fp, #-8]
     3f4:	str	r0, [fp, #-128]	; 0xffffff80
     3f8:	mov	r0, r1
     3fc:	movw	r1, #0
     400:	movt	r1, #0
     404:	bl	0 <fprintf>
     408:	ldr	r1, [fp, #-4]
     40c:	ldr	r1, [r1, #204]	; 0xcc
     410:	ldr	r2, [fp, #-8]
     414:	str	r0, [fp, #-132]	; 0xffffff7c
     418:	mov	r0, r1
     41c:	movw	r1, #0
     420:	movt	r1, #0
     424:	bl	0 <fprintf>
     428:	ldr	r1, [fp, #-4]
     42c:	ldr	r1, [r1, #204]	; 0xcc
     430:	ldr	r2, [fp, #-8]
     434:	ldr	r3, [fp, #-8]
     438:	str	r0, [fp, #-136]	; 0xffffff78
     43c:	mov	r0, r1
     440:	movw	r1, #0
     444:	movt	r1, #0
     448:	bl	0 <fprintf>
     44c:	ldr	r1, [fp, #-4]
     450:	ldr	r1, [r1, #204]	; 0xcc
     454:	ldr	r2, [fp, #-8]
     458:	str	r0, [fp, #-140]	; 0xffffff74
     45c:	mov	r0, r1
     460:	movw	r1, #0
     464:	movt	r1, #0
     468:	bl	0 <fprintf>
     46c:	ldr	r1, [fp, #-4]
     470:	ldr	r1, [r1, #204]	; 0xcc
     474:	ldr	r2, [fp, #-8]
     478:	ldr	r3, [fp, #-8]
     47c:	ldr	lr, [fp, #-8]
     480:	str	r0, [fp, #-144]	; 0xffffff70
     484:	mov	r0, r1
     488:	movw	r1, #0
     48c:	movt	r1, #0
     490:	str	lr, [sp]
     494:	bl	0 <fprintf>
     498:	ldr	r1, [fp, #-4]
     49c:	ldr	r1, [r1, #204]	; 0xcc
     4a0:	ldr	r2, [fp, #-8]
     4a4:	ldr	r3, [fp, #-8]
     4a8:	ldr	lr, [fp, #-8]
     4ac:	ldr	ip, [fp, #-8]
     4b0:	str	r0, [fp, #-148]	; 0xffffff6c
     4b4:	mov	r0, r1
     4b8:	movw	r1, #0
     4bc:	movt	r1, #0
     4c0:	str	lr, [sp]
     4c4:	str	ip, [sp, #4]
     4c8:	bl	0 <fprintf>
     4cc:	ldr	r1, [fp, #-4]
     4d0:	ldr	r1, [r1, #204]	; 0xcc
     4d4:	ldr	r2, [fp, #-8]
     4d8:	ldr	r3, [fp, #-8]
     4dc:	str	r0, [fp, #-152]	; 0xffffff68
     4e0:	mov	r0, r1
     4e4:	movw	r1, #0
     4e8:	movt	r1, #0
     4ec:	bl	0 <fprintf>
     4f0:	ldr	r1, [fp, #-4]
     4f4:	ldr	r1, [r1, #204]	; 0xcc
     4f8:	ldr	r2, [fp, #-8]
     4fc:	ldr	r3, [fp, #-8]
     500:	ldr	ip, [fp, #-8]
     504:	ldr	lr, [fp, #-8]
     508:	str	r0, [fp, #-156]	; 0xffffff64
     50c:	mov	r0, r1
     510:	movw	r1, #0
     514:	movt	r1, #0
     518:	str	ip, [sp]
     51c:	str	lr, [sp, #4]
     520:	bl	0 <fprintf>
     524:	ldr	r1, [fp, #-4]
     528:	ldr	r1, [r1, #204]	; 0xcc
     52c:	ldr	r2, [fp, #-8]
     530:	ldr	r3, [fp, #-8]
     534:	str	r0, [fp, #-160]	; 0xffffff60
     538:	mov	r0, r1
     53c:	movw	r1, #0
     540:	movt	r1, #0
     544:	bl	0 <fprintf>
     548:	ldr	r1, [fp, #-4]
     54c:	ldr	r1, [r1, #204]	; 0xcc
     550:	ldr	r2, [fp, #-8]
     554:	str	r0, [fp, #-164]	; 0xffffff5c
     558:	mov	r0, r1
     55c:	movw	r1, #0
     560:	movt	r1, #0
     564:	bl	0 <fprintf>
     568:	ldr	r1, [fp, #-4]
     56c:	ldr	r1, [r1, #204]	; 0xcc
     570:	ldr	r2, [fp, #-8]
     574:	str	r0, [fp, #-168]	; 0xffffff58
     578:	mov	r0, r1
     57c:	movw	r1, #0
     580:	movt	r1, #0
     584:	bl	0 <fprintf>
     588:	ldr	r1, [fp, #-4]
     58c:	ldr	r1, [r1, #204]	; 0xcc
     590:	ldr	r2, [fp, #-8]
     594:	str	r0, [fp, #-172]	; 0xffffff54
     598:	mov	r0, r1
     59c:	movw	r1, #0
     5a0:	movt	r1, #0
     5a4:	bl	0 <fprintf>
     5a8:	ldr	r1, [fp, #-4]
     5ac:	ldr	r1, [r1, #204]	; 0xcc
     5b0:	ldr	r2, [fp, #-8]
     5b4:	str	r0, [fp, #-176]	; 0xffffff50
     5b8:	mov	r0, r1
     5bc:	movw	r1, #0
     5c0:	movt	r1, #0
     5c4:	bl	0 <fprintf>
     5c8:	ldr	r1, [fp, #-4]
     5cc:	ldr	r1, [r1, #204]	; 0xcc
     5d0:	ldr	r2, [fp, #-8]
     5d4:	ldr	r3, [fp, #-8]
     5d8:	str	r0, [fp, #-180]	; 0xffffff4c
     5dc:	mov	r0, r1
     5e0:	movw	r1, #0
     5e4:	movt	r1, #0
     5e8:	bl	0 <fprintf>
     5ec:	ldr	r1, [fp, #-4]
     5f0:	ldr	r1, [r1, #204]	; 0xcc
     5f4:	ldr	r2, [fp, #-8]
     5f8:	str	r0, [fp, #-184]	; 0xffffff48
     5fc:	mov	r0, r1
     600:	movw	r1, #0
     604:	movt	r1, #0
     608:	bl	0 <fprintf>
     60c:	ldr	r1, [fp, #-4]
     610:	ldr	r1, [r1, #204]	; 0xcc
     614:	ldr	r2, [fp, #-8]
     618:	str	r0, [fp, #-188]	; 0xffffff44
     61c:	mov	r0, r1
     620:	movw	r1, #0
     624:	movt	r1, #0
     628:	bl	0 <fprintf>
     62c:	ldr	r1, [fp, #-4]
     630:	ldr	r1, [r1, #204]	; 0xcc
     634:	ldr	r2, [fp, #-8]
     638:	ldr	r3, [fp, #-8]
     63c:	str	r0, [fp, #-192]	; 0xffffff40
     640:	mov	r0, r1
     644:	movw	r1, #0
     648:	movt	r1, #0
     64c:	bl	0 <fprintf>
     650:	ldr	r1, [fp, #-4]
     654:	ldr	r1, [r1, #204]	; 0xcc
     658:	ldr	r2, [fp, #-8]
     65c:	ldr	r3, [fp, #-8]
     660:	str	r0, [fp, #-196]	; 0xffffff3c
     664:	mov	r0, r1
     668:	movw	r1, #0
     66c:	movt	r1, #0
     670:	bl	0 <fprintf>
     674:	ldr	r1, [fp, #-4]
     678:	ldr	r1, [r1, #204]	; 0xcc
     67c:	ldr	r2, [fp, #-8]
     680:	ldr	r3, [fp, #-8]
     684:	str	r0, [sp, #200]	; 0xc8
     688:	mov	r0, r1
     68c:	movw	r1, #0
     690:	movt	r1, #0
     694:	bl	0 <fprintf>
     698:	ldr	r1, [fp, #-4]
     69c:	ldr	r1, [r1, #204]	; 0xcc
     6a0:	ldr	r2, [fp, #-8]
     6a4:	ldr	r3, [fp, #-8]
     6a8:	str	r0, [sp, #196]	; 0xc4
     6ac:	mov	r0, r1
     6b0:	movw	r1, #0
     6b4:	movt	r1, #0
     6b8:	bl	0 <fprintf>
     6bc:	ldr	r1, [fp, #-4]
     6c0:	ldr	r1, [r1, #204]	; 0xcc
     6c4:	ldr	r2, [fp, #-8]
     6c8:	ldr	r3, [fp, #-8]
     6cc:	ldr	ip, [fp, #-8]
     6d0:	str	r0, [sp, #192]	; 0xc0
     6d4:	mov	r0, r1
     6d8:	movw	r1, #0
     6dc:	movt	r1, #0
     6e0:	str	ip, [sp]
     6e4:	bl	0 <fprintf>
     6e8:	ldr	r1, [fp, #-4]
     6ec:	ldr	r1, [r1, #204]	; 0xcc
     6f0:	ldr	r2, [fp, #-8]
     6f4:	ldr	r3, [fp, #-8]
     6f8:	str	r0, [sp, #188]	; 0xbc
     6fc:	mov	r0, r1
     700:	movw	r1, #0
     704:	movt	r1, #0
     708:	bl	0 <fprintf>
     70c:	ldr	r1, [fp, #-4]
     710:	ldr	r1, [r1, #204]	; 0xcc
     714:	ldr	r2, [fp, #-8]
     718:	str	r0, [sp, #184]	; 0xb8
     71c:	mov	r0, r1
     720:	movw	r1, #0
     724:	movt	r1, #0
     728:	bl	0 <fprintf>
     72c:	ldr	r1, [fp, #-4]
     730:	ldr	r1, [r1, #204]	; 0xcc
     734:	ldr	r2, [fp, #-8]
     738:	str	r0, [sp, #180]	; 0xb4
     73c:	mov	r0, r1
     740:	movw	r1, #0
     744:	movt	r1, #0
     748:	bl	0 <fprintf>
     74c:	ldr	r1, [fp, #-4]
     750:	ldr	r1, [r1, #204]	; 0xcc
     754:	ldr	r2, [fp, #-8]
     758:	str	r0, [sp, #176]	; 0xb0
     75c:	mov	r0, r1
     760:	movw	r1, #0
     764:	movt	r1, #0
     768:	bl	0 <fprintf>
     76c:	ldr	r1, [fp, #-4]
     770:	ldr	r1, [r1, #204]	; 0xcc
     774:	ldr	r2, [fp, #-8]
     778:	ldr	r3, [fp, #-8]
     77c:	ldr	ip, [fp, #-8]
     780:	str	r0, [sp, #172]	; 0xac
     784:	mov	r0, r1
     788:	movw	r1, #0
     78c:	movt	r1, #0
     790:	str	ip, [sp]
     794:	bl	0 <fprintf>
     798:	ldr	r1, [fp, #-4]
     79c:	ldr	r1, [r1, #204]	; 0xcc
     7a0:	ldr	r2, [fp, #-8]
     7a4:	str	r0, [sp, #168]	; 0xa8
     7a8:	mov	r0, r1
     7ac:	movw	r1, #0
     7b0:	movt	r1, #0
     7b4:	bl	0 <fprintf>
     7b8:	ldr	r1, [fp, #-4]
     7bc:	ldr	r1, [r1, #204]	; 0xcc
     7c0:	ldr	r2, [fp, #-8]
     7c4:	str	r0, [sp, #164]	; 0xa4
     7c8:	mov	r0, r1
     7cc:	movw	r1, #0
     7d0:	movt	r1, #0
     7d4:	bl	0 <fprintf>
     7d8:	ldr	r1, [fp, #-4]
     7dc:	ldr	r1, [r1, #204]	; 0xcc
     7e0:	ldr	r2, [fp, #-8]
     7e4:	str	r0, [sp, #160]	; 0xa0
     7e8:	mov	r0, r1
     7ec:	movw	r1, #0
     7f0:	movt	r1, #0
     7f4:	bl	0 <fprintf>
     7f8:	ldr	r1, [fp, #-4]
     7fc:	ldr	r1, [r1, #204]	; 0xcc
     800:	ldr	r2, [fp, #-8]
     804:	str	r0, [sp, #156]	; 0x9c
     808:	mov	r0, r1
     80c:	movw	r1, #0
     810:	movt	r1, #0
     814:	bl	0 <fprintf>
     818:	ldr	r1, [fp, #-4]
     81c:	ldr	r1, [r1, #204]	; 0xcc
     820:	ldr	r2, [fp, #-8]
     824:	ldr	r3, [fp, #-8]
     828:	str	r0, [sp, #152]	; 0x98
     82c:	mov	r0, r1
     830:	movw	r1, #0
     834:	movt	r1, #0
     838:	bl	0 <fprintf>
     83c:	ldr	r1, [fp, #-4]
     840:	ldr	r1, [r1, #204]	; 0xcc
     844:	ldr	r2, [fp, #-8]
     848:	str	r0, [sp, #148]	; 0x94
     84c:	mov	r0, r1
     850:	movw	r1, #0
     854:	movt	r1, #0
     858:	bl	0 <fprintf>
     85c:	ldr	r1, [fp, #-4]
     860:	ldr	r1, [r1, #204]	; 0xcc
     864:	ldr	r2, [fp, #-8]
     868:	str	r0, [sp, #144]	; 0x90
     86c:	mov	r0, r1
     870:	movw	r1, #0
     874:	movt	r1, #0
     878:	bl	0 <fprintf>
     87c:	ldr	r1, [fp, #-4]
     880:	ldr	r1, [r1, #204]	; 0xcc
     884:	ldr	r2, [fp, #-8]
     888:	str	r0, [sp, #140]	; 0x8c
     88c:	mov	r0, r1
     890:	movw	r1, #0
     894:	movt	r1, #0
     898:	bl	0 <fprintf>
     89c:	ldr	r1, [fp, #-4]
     8a0:	ldr	r1, [r1, #204]	; 0xcc
     8a4:	ldr	r2, [fp, #-8]
     8a8:	str	r0, [sp, #136]	; 0x88
     8ac:	mov	r0, r1
     8b0:	movw	r1, #0
     8b4:	movt	r1, #0
     8b8:	bl	0 <fprintf>
     8bc:	ldr	r1, [fp, #-4]
     8c0:	ldr	r1, [r1, #204]	; 0xcc
     8c4:	ldr	r2, [fp, #-8]
     8c8:	str	r0, [sp, #132]	; 0x84
     8cc:	mov	r0, r1
     8d0:	movw	r1, #0
     8d4:	movt	r1, #0
     8d8:	bl	0 <fprintf>
     8dc:	ldr	r1, [fp, #-4]
     8e0:	ldr	r1, [r1, #204]	; 0xcc
     8e4:	ldr	r2, [fp, #-8]
     8e8:	str	r0, [sp, #128]	; 0x80
     8ec:	mov	r0, r1
     8f0:	movw	r1, #0
     8f4:	movt	r1, #0
     8f8:	bl	0 <fprintf>
     8fc:	ldr	r1, [fp, #-4]
     900:	ldr	r1, [r1, #204]	; 0xcc
     904:	ldr	r2, [fp, #-8]
     908:	str	r0, [sp, #124]	; 0x7c
     90c:	mov	r0, r1
     910:	movw	r1, #0
     914:	movt	r1, #0
     918:	bl	0 <fprintf>
     91c:	ldr	r1, [fp, #-4]
     920:	ldr	r1, [r1, #204]	; 0xcc
     924:	ldr	r2, [fp, #-8]
     928:	str	r0, [sp, #120]	; 0x78
     92c:	mov	r0, r1
     930:	movw	r1, #0
     934:	movt	r1, #0
     938:	bl	0 <fprintf>
     93c:	ldr	r1, [fp, #-4]
     940:	ldr	r1, [r1, #204]	; 0xcc
     944:	ldr	r2, [fp, #-8]
     948:	str	r0, [sp, #116]	; 0x74
     94c:	mov	r0, r1
     950:	movw	r1, #0
     954:	movt	r1, #0
     958:	bl	0 <fprintf>
     95c:	ldr	r1, [fp, #-4]
     960:	ldr	r1, [r1, #204]	; 0xcc
     964:	ldr	r2, [fp, #-8]
     968:	str	r0, [sp, #112]	; 0x70
     96c:	mov	r0, r1
     970:	movw	r1, #0
     974:	movt	r1, #0
     978:	bl	0 <fprintf>
     97c:	ldr	r1, [fp, #-4]
     980:	ldr	r1, [r1, #204]	; 0xcc
     984:	ldr	r2, [fp, #-8]
     988:	str	r0, [sp, #108]	; 0x6c
     98c:	mov	r0, r1
     990:	movw	r1, #0
     994:	movt	r1, #0
     998:	bl	0 <fprintf>
     99c:	ldr	r1, [fp, #-4]
     9a0:	ldr	r1, [r1, #204]	; 0xcc
     9a4:	ldr	r2, [fp, #-8]
     9a8:	str	r0, [sp, #104]	; 0x68
     9ac:	mov	r0, r1
     9b0:	movw	r1, #0
     9b4:	movt	r1, #0
     9b8:	bl	0 <fprintf>
     9bc:	ldr	r1, [fp, #-4]
     9c0:	ldr	r1, [r1, #204]	; 0xcc
     9c4:	ldr	r2, [fp, #-8]
     9c8:	str	r0, [sp, #100]	; 0x64
     9cc:	mov	r0, r1
     9d0:	movw	r1, #0
     9d4:	movt	r1, #0
     9d8:	bl	0 <fprintf>
     9dc:	ldr	r1, [fp, #-4]
     9e0:	ldr	r1, [r1, #204]	; 0xcc
     9e4:	ldr	r2, [fp, #-8]
     9e8:	str	r0, [sp, #96]	; 0x60
     9ec:	mov	r0, r1
     9f0:	movw	r1, #0
     9f4:	movt	r1, #0
     9f8:	bl	0 <fprintf>
     9fc:	ldr	r1, [fp, #-4]
     a00:	ldr	r1, [r1, #204]	; 0xcc
     a04:	ldr	r2, [fp, #-8]
     a08:	str	r0, [sp, #92]	; 0x5c
     a0c:	mov	r0, r1
     a10:	movw	r1, #0
     a14:	movt	r1, #0
     a18:	bl	0 <fprintf>
     a1c:	ldr	r1, [fp, #-4]
     a20:	ldr	r1, [r1, #204]	; 0xcc
     a24:	ldr	r2, [fp, #-8]
     a28:	str	r0, [sp, #88]	; 0x58
     a2c:	mov	r0, r1
     a30:	movw	r1, #0
     a34:	movt	r1, #0
     a38:	bl	0 <fprintf>
     a3c:	ldr	r1, [fp, #-4]
     a40:	ldr	r1, [r1, #204]	; 0xcc
     a44:	ldr	r2, [fp, #-8]
     a48:	str	r0, [sp, #84]	; 0x54
     a4c:	mov	r0, r1
     a50:	movw	r1, #0
     a54:	movt	r1, #0
     a58:	bl	0 <fprintf>
     a5c:	ldr	r1, [fp, #-4]
     a60:	ldr	r1, [r1, #204]	; 0xcc
     a64:	str	r0, [sp, #80]	; 0x50
     a68:	mov	r0, r1
     a6c:	movw	r1, #0
     a70:	movt	r1, #0
     a74:	bl	0 <fprintf>
     a78:	ldr	r1, [fp, #-4]
     a7c:	ldr	r1, [r1, #204]	; 0xcc
     a80:	ldr	r2, [fp, #-8]
     a84:	ldr	r3, [fp, #-8]
     a88:	ldr	ip, [fp, #-8]
     a8c:	str	r0, [sp, #76]	; 0x4c
     a90:	mov	r0, r1
     a94:	movw	r1, #0
     a98:	movt	r1, #0
     a9c:	str	ip, [sp]
     aa0:	bl	0 <fprintf>
     aa4:	ldr	r1, [fp, #-4]
     aa8:	ldr	r1, [r1, #204]	; 0xcc
     aac:	ldr	r2, [fp, #-8]
     ab0:	ldr	r3, [fp, #-8]
     ab4:	ldr	ip, [fp, #-8]
     ab8:	str	r0, [sp, #72]	; 0x48
     abc:	mov	r0, r1
     ac0:	movw	r1, #0
     ac4:	movt	r1, #0
     ac8:	str	ip, [sp]
     acc:	bl	0 <fprintf>
     ad0:	ldr	r1, [fp, #-4]
     ad4:	ldr	r1, [r1, #204]	; 0xcc
     ad8:	ldr	r2, [fp, #-8]
     adc:	ldr	r3, [fp, #-8]
     ae0:	ldr	ip, [fp, #-8]
     ae4:	ldr	lr, [fp, #-8]
     ae8:	str	r0, [sp, #68]	; 0x44
     aec:	mov	r0, r1
     af0:	movw	r1, #0
     af4:	movt	r1, #0
     af8:	str	ip, [sp]
     afc:	str	lr, [sp, #4]
     b00:	bl	0 <fprintf>
     b04:	ldr	r1, [fp, #-4]
     b08:	ldr	r1, [r1, #204]	; 0xcc
     b0c:	ldr	r2, [fp, #-8]
     b10:	ldr	r3, [fp, #-8]
     b14:	ldr	ip, [fp, #-8]
     b18:	str	r0, [sp, #64]	; 0x40
     b1c:	mov	r0, r1
     b20:	movw	r1, #0
     b24:	movt	r1, #0
     b28:	str	ip, [sp]
     b2c:	bl	0 <fprintf>
     b30:	ldr	r1, [fp, #-4]
     b34:	ldr	r1, [r1, #204]	; 0xcc
     b38:	ldr	r2, [fp, #-8]
     b3c:	ldr	r3, [fp, #-8]
     b40:	ldr	ip, [fp, #-8]
     b44:	str	r0, [sp, #60]	; 0x3c
     b48:	mov	r0, r1
     b4c:	movw	r1, #0
     b50:	movt	r1, #0
     b54:	str	ip, [sp]
     b58:	bl	0 <fprintf>
     b5c:	ldr	r1, [fp, #-4]
     b60:	ldr	r1, [r1, #204]	; 0xcc
     b64:	ldr	r2, [fp, #-8]
     b68:	ldr	r3, [fp, #-8]
     b6c:	ldr	ip, [fp, #-8]
     b70:	str	r0, [sp, #56]	; 0x38
     b74:	mov	r0, r1
     b78:	movw	r1, #0
     b7c:	movt	r1, #0
     b80:	str	ip, [sp]
     b84:	bl	0 <fprintf>
     b88:	ldr	r1, [fp, #-4]
     b8c:	ldr	r1, [r1, #204]	; 0xcc
     b90:	ldr	r2, [fp, #-8]
     b94:	ldr	r3, [fp, #-8]
     b98:	ldr	ip, [fp, #-8]
     b9c:	str	r0, [sp, #52]	; 0x34
     ba0:	mov	r0, r1
     ba4:	movw	r1, #0
     ba8:	movt	r1, #0
     bac:	str	ip, [sp]
     bb0:	bl	0 <fprintf>
     bb4:	ldr	r1, [fp, #-4]
     bb8:	ldr	r1, [r1, #204]	; 0xcc
     bbc:	ldr	r2, [fp, #-8]
     bc0:	ldr	r3, [fp, #-8]
     bc4:	ldr	ip, [fp, #-8]
     bc8:	str	r0, [sp, #48]	; 0x30
     bcc:	mov	r0, r1
     bd0:	movw	r1, #0
     bd4:	movt	r1, #0
     bd8:	str	ip, [sp]
     bdc:	bl	0 <fprintf>
     be0:	ldr	r1, [fp, #-4]
     be4:	ldr	r1, [r1, #204]	; 0xcc
     be8:	ldr	r2, [fp, #-8]
     bec:	ldr	r3, [fp, #-8]
     bf0:	ldr	ip, [fp, #-8]
     bf4:	str	r0, [sp, #44]	; 0x2c
     bf8:	mov	r0, r1
     bfc:	movw	r1, #0
     c00:	movt	r1, #0
     c04:	str	ip, [sp]
     c08:	bl	0 <fprintf>
     c0c:	ldr	r1, [fp, #-4]
     c10:	ldr	r1, [r1, #204]	; 0xcc
     c14:	ldr	r2, [fp, #-8]
     c18:	ldr	r3, [fp, #-8]
     c1c:	ldr	ip, [fp, #-8]
     c20:	str	r0, [sp, #40]	; 0x28
     c24:	mov	r0, r1
     c28:	movw	r1, #0
     c2c:	movt	r1, #0
     c30:	str	ip, [sp]
     c34:	bl	0 <fprintf>
     c38:	ldr	r1, [fp, #-4]
     c3c:	ldr	r1, [r1, #204]	; 0xcc
     c40:	ldr	r2, [fp, #-8]
     c44:	ldr	r3, [fp, #-8]
     c48:	ldr	ip, [fp, #-8]
     c4c:	str	r0, [sp, #36]	; 0x24
     c50:	mov	r0, r1
     c54:	movw	r1, #0
     c58:	movt	r1, #0
     c5c:	str	ip, [sp]
     c60:	bl	0 <fprintf>
     c64:	ldr	r1, [fp, #-4]
     c68:	ldr	r1, [r1, #204]	; 0xcc
     c6c:	str	r0, [sp, #32]
     c70:	mov	r0, r1
     c74:	movw	r1, #0
     c78:	movt	r1, #0
     c7c:	bl	0 <fprintf>
     c80:	ldr	r1, [fp, #-4]
     c84:	ldr	r1, [r1, #204]	; 0xcc
     c88:	ldr	r2, [fp, #-8]
     c8c:	ldr	r3, [fp, #-8]
     c90:	str	r0, [sp, #28]
     c94:	mov	r0, r1
     c98:	movw	r1, #0
     c9c:	movt	r1, #0
     ca0:	bl	0 <fprintf>
     ca4:	ldr	r1, [fp, #-4]
     ca8:	ldr	r1, [r1, #204]	; 0xcc
     cac:	str	r0, [sp, #24]
     cb0:	mov	r0, r1
     cb4:	movw	r1, #0
     cb8:	movt	r1, #0
     cbc:	bl	0 <fprintf>
     cc0:	ldr	r1, [fp, #-4]
     cc4:	ldr	r1, [r1, #204]	; 0xcc
     cc8:	ldr	r2, [fp, #-8]
     ccc:	ldr	r3, [fp, #-8]
     cd0:	str	r0, [sp, #20]
     cd4:	mov	r0, r1
     cd8:	movw	r1, #0
     cdc:	movt	r1, #0
     ce0:	bl	0 <fprintf>
     ce4:	ldr	r1, [fp, #-4]
     ce8:	str	r0, [sp, #16]
     cec:	mov	r0, r1
     cf0:	bl	d70 <gen_epilogue>
     cf4:	ldr	r1, [fp, #-4]
     cf8:	ldr	r1, [r1, #204]	; 0xcc
     cfc:	ldr	r2, [fp, #-12]
     d00:	str	r0, [sp, #12]
     d04:	mov	r0, r1
     d08:	movw	r1, #0
     d0c:	movt	r1, #0
     d10:	bl	0 <fprintf>
     d14:	movw	r1, #0
     d18:	str	r0, [sp, #8]
     d1c:	mov	r0, r1
     d20:	mov	sp, fp
     d24:	pop	{fp, pc}

00000d28 <gen_prologue>:
     d28:	push	{fp, lr}
     d2c:	mov	fp, sp
     d30:	sub	sp, sp, #8
     d34:	str	r0, [sp, #4]
     d38:	ldr	r0, [sp, #4]
     d3c:	ldr	r0, [r0, #212]	; 0xd4
     d40:	ldr	r0, [r0, #140]	; 0x8c
     d44:	cmp	r0, #0
     d48:	beq	d64 <gen_prologue+0x3c>
     d4c:	ldr	r0, [sp, #4]
     d50:	ldr	r0, [r0, #204]	; 0xcc
     d54:	movw	r1, #0
     d58:	movt	r1, #0
     d5c:	bl	0 <fprintf>
     d60:	str	r0, [sp]
     d64:	movw	r0, #0
     d68:	mov	sp, fp
     d6c:	pop	{fp, pc}

00000d70 <gen_epilogue>:
     d70:	push	{fp, lr}
     d74:	mov	fp, sp
     d78:	sub	sp, sp, #8
     d7c:	str	r0, [sp, #4]
     d80:	ldr	r0, [sp, #4]
     d84:	ldr	r0, [r0, #212]	; 0xd4
     d88:	ldr	r0, [r0, #140]	; 0x8c
     d8c:	cmp	r0, #0
     d90:	beq	dac <gen_epilogue+0x3c>
     d94:	ldr	r0, [sp, #4]
     d98:	ldr	r0, [r0, #204]	; 0xcc
     d9c:	movw	r1, #0
     da0:	movt	r1, #0
     da4:	bl	0 <fprintf>
     da8:	str	r0, [sp]
     dac:	movw	r0, #0
     db0:	mov	sp, fp
     db4:	pop	{fp, pc}

00000db8 <__flatcc_fb_gen_c_builder>:
     db8:	push	{fp, lr}
     dbc:	mov	fp, sp
     dc0:	sub	sp, sp, #24
     dc4:	str	r0, [fp, #-4]
     dc8:	ldr	r0, [fp, #-4]
     dcc:	bl	e24 <gen_builder_pretext>
     dd0:	ldr	lr, [fp, #-4]
     dd4:	str	r0, [fp, #-8]
     dd8:	mov	r0, lr
     ddc:	bl	10d0 <gen_builder_enums>
     de0:	ldr	lr, [fp, #-4]
     de4:	str	r0, [sp, #12]
     de8:	mov	r0, lr
     dec:	bl	1210 <gen_builder_structs>
     df0:	ldr	lr, [fp, #-4]
     df4:	str	r0, [sp, #8]
     df8:	mov	r0, lr
     dfc:	bl	1280 <gen_builder_tables>
     e00:	ldr	lr, [fp, #-4]
     e04:	str	r0, [sp, #4]
     e08:	mov	r0, lr
     e0c:	bl	148c <gen_builder_footer>
     e10:	movw	lr, #0
     e14:	str	r0, [sp]
     e18:	mov	r0, lr
     e1c:	mov	sp, fp
     e20:	pop	{fp, pc}

00000e24 <gen_builder_pretext>:
     e24:	push	{fp, lr}
     e28:	mov	fp, sp
     e2c:	sub	sp, sp, #88	; 0x58
     e30:	str	r0, [fp, #-4]
     e34:	ldr	r0, [fp, #-4]
     e38:	str	r0, [fp, #-8]
     e3c:	ldr	r0, [fp, #-4]
     e40:	add	r0, r0, #102	; 0x66
     e44:	str	r0, [fp, #-12]
     e48:	ldr	r0, [fp, #-4]
     e4c:	ldr	r0, [r0, #204]	; 0xcc
     e50:	ldr	r1, [fp, #-4]
     e54:	ldr	r1, [r1, #208]	; 0xd0
     e58:	ldr	r2, [r1, #164]	; 0xa4
     e5c:	ldr	r1, [fp, #-4]
     e60:	ldr	r1, [r1, #208]	; 0xd0
     e64:	ldr	r3, [r1, #164]	; 0xa4
     e68:	movw	r1, #0
     e6c:	movt	r1, #0
     e70:	bl	0 <fprintf>
     e74:	ldr	r1, [fp, #-4]
     e78:	ldr	r1, [r1, #204]	; 0xcc
     e7c:	str	r0, [fp, #-16]
     e80:	mov	r0, r1
     e84:	movw	r1, #0
     e88:	movt	r1, #0
     e8c:	bl	0 <fprintf>
     e90:	ldr	r1, [fp, #-4]
     e94:	ldr	r1, [r1, #204]	; 0xcc
     e98:	ldr	r2, [fp, #-4]
     e9c:	ldr	r2, [r2, #208]	; 0xd0
     ea0:	ldr	r2, [r2, #164]	; 0xa4
     ea4:	str	r0, [fp, #-20]	; 0xffffffec
     ea8:	mov	r0, r1
     eac:	movw	r1, #0
     eb0:	movt	r1, #0
     eb4:	bl	0 <fprintf>
     eb8:	ldr	r1, [fp, #-4]
     ebc:	ldr	r1, [r1, #204]	; 0xcc
     ec0:	ldr	r2, [fp, #-4]
     ec4:	ldr	r2, [r2, #208]	; 0xd0
     ec8:	ldr	r2, [r2, #160]	; 0xa0
     ecc:	str	r0, [fp, #-24]	; 0xffffffe8
     ed0:	mov	r0, r1
     ed4:	movw	r1, #0
     ed8:	movt	r1, #0
     edc:	bl	0 <fprintf>
     ee0:	ldr	r1, [fp, #-4]
     ee4:	ldr	r1, [r1, #204]	; 0xcc
     ee8:	str	r0, [fp, #-28]	; 0xffffffe4
     eec:	mov	r0, r1
     ef0:	movw	r1, #0
     ef4:	movt	r1, #0
     ef8:	bl	0 <fprintf>
     efc:	ldr	r1, [fp, #-4]
     f00:	ldr	r1, [r1, #204]	; 0xcc
     f04:	ldr	r2, [fp, #-12]
     f08:	str	r0, [fp, #-32]	; 0xffffffe0
     f0c:	mov	r0, r1
     f10:	movw	r1, #0
     f14:	movt	r1, #0
     f18:	bl	0 <fprintf>
     f1c:	ldr	r1, [fp, #-4]
     f20:	ldr	r1, [r1, #204]	; 0xcc
     f24:	ldr	r2, [fp, #-8]
     f28:	str	r0, [fp, #-36]	; 0xffffffdc
     f2c:	mov	r0, r1
     f30:	movw	r1, #0
     f34:	movt	r1, #0
     f38:	bl	0 <fprintf>
     f3c:	ldr	r1, [fp, #-4]
     f40:	ldr	r1, [r1, #204]	; 0xcc
     f44:	str	r0, [fp, #-40]	; 0xffffffd8
     f48:	mov	r0, r1
     f4c:	movw	r1, #0
     f50:	movt	r1, #0
     f54:	bl	0 <fprintf>
     f58:	ldr	r1, [fp, #-4]
     f5c:	str	r0, [sp, #44]	; 0x2c
     f60:	mov	r0, r1
     f64:	movw	r1, #0
     f68:	movt	r1, #0
     f6c:	movw	r2, #0
     f70:	movt	r2, #0
     f74:	bl	0 <__flatcc_fb_gen_c_includes>
     f78:	ldr	r0, [fp, #-4]
     f7c:	bl	d28 <gen_prologue>
     f80:	ldr	r1, [fp, #-4]
     f84:	ldr	r1, [r1, #208]	; 0xd0
     f88:	ldrh	r1, [r1, #16]
     f8c:	cmp	r1, #2
     f90:	str	r0, [sp, #40]	; 0x28
     f94:	bne	fe8 <gen_builder_pretext+0x1c4>
     f98:	ldr	r0, [fp, #-4]
     f9c:	ldr	r0, [r0, #204]	; 0xcc
     fa0:	ldr	r2, [fp, #-8]
     fa4:	ldr	r3, [fp, #-8]
     fa8:	ldr	r1, [fp, #-4]
     fac:	ldr	r1, [r1, #208]	; 0xd0
     fb0:	ldr	r1, [r1, #12]
     fb4:	ldr	ip, [fp, #-4]
     fb8:	ldr	ip, [ip, #208]	; 0xd0
     fbc:	ldr	ip, [ip, #8]
     fc0:	movw	lr, #0
     fc4:	movt	lr, #0
     fc8:	str	r1, [sp, #36]	; 0x24
     fcc:	mov	r1, lr
     fd0:	ldr	lr, [sp, #36]	; 0x24
     fd4:	str	lr, [sp]
     fd8:	str	ip, [sp, #4]
     fdc:	bl	0 <fprintf>
     fe0:	str	r0, [sp, #32]
     fe4:	b	1008 <gen_builder_pretext+0x1e4>
     fe8:	ldr	r0, [fp, #-4]
     fec:	ldr	r0, [r0, #204]	; 0xcc
     ff0:	ldr	r2, [fp, #-8]
     ff4:	ldr	r3, [fp, #-8]
     ff8:	movw	r1, #0
     ffc:	movt	r1, #0
    1000:	bl	0 <fprintf>
    1004:	str	r0, [sp, #28]
    1008:	ldr	r0, [fp, #-4]
    100c:	ldr	r0, [r0, #208]	; 0xd0
    1010:	ldrh	r0, [r0, #32]
    1014:	cmp	r0, #2
    1018:	bne	106c <gen_builder_pretext+0x248>
    101c:	ldr	r0, [fp, #-4]
    1020:	ldr	r0, [r0, #204]	; 0xcc
    1024:	ldr	r2, [fp, #-8]
    1028:	ldr	r3, [fp, #-8]
    102c:	ldr	r1, [fp, #-4]
    1030:	ldr	r1, [r1, #208]	; 0xd0
    1034:	ldr	r1, [r1, #28]
    1038:	ldr	ip, [fp, #-4]
    103c:	ldr	ip, [ip, #208]	; 0xd0
    1040:	ldr	ip, [ip, #24]
    1044:	movw	lr, #0
    1048:	movt	lr, #0
    104c:	str	r1, [sp, #24]
    1050:	mov	r1, lr
    1054:	ldr	lr, [sp, #24]
    1058:	str	lr, [sp]
    105c:	str	ip, [sp, #4]
    1060:	bl	0 <fprintf>
    1064:	str	r0, [sp, #20]
    1068:	b	10a8 <gen_builder_pretext+0x284>
    106c:	ldr	r0, [fp, #-4]
    1070:	ldr	r0, [r0, #204]	; 0xcc
    1074:	ldr	r2, [fp, #-8]
    1078:	ldr	r3, [fp, #-8]
    107c:	ldr	r1, [fp, #-4]
    1080:	ldr	r1, [r1, #212]	; 0xd4
    1084:	ldr	r1, [r1, #104]	; 0x68
    1088:	movw	ip, #0
    108c:	movt	ip, #0
    1090:	str	r1, [sp, #16]
    1094:	mov	r1, ip
    1098:	ldr	ip, [sp, #16]
    109c:	str	ip, [sp]
    10a0:	bl	0 <fprintf>
    10a4:	str	r0, [sp, #12]
    10a8:	ldr	r0, [fp, #-4]
    10ac:	ldr	r0, [r0, #204]	; 0xcc
    10b0:	movw	r1, #0
    10b4:	movt	r1, #0
    10b8:	bl	0 <fprintf>
    10bc:	movw	r1, #0
    10c0:	str	r0, [sp, #8]
    10c4:	mov	r0, r1
    10c8:	mov	sp, fp
    10cc:	pop	{fp, pc}

000010d0 <gen_builder_enums>:
    10d0:	push	{r4, r5, fp, lr}
    10d4:	add	fp, sp, #8
    10d8:	sub	sp, sp, #264	; 0x108
    10dc:	str	r0, [fp, #-12]
    10e0:	ldr	r0, [fp, #-12]
    10e4:	str	r0, [fp, #-16]
    10e8:	movw	r0, #0
    10ec:	str	r0, [fp, #-24]	; 0xffffffe8
    10f0:	add	r0, sp, #28
    10f4:	movw	r1, #0
    10f8:	and	r1, r1, #255	; 0xff
    10fc:	movw	r2, #220	; 0xdc
    1100:	bl	0 <memset>
    1104:	ldr	r0, [fp, #-12]
    1108:	ldr	r0, [r0, #208]	; 0xd0
    110c:	ldr	r0, [r0, #40]	; 0x28
    1110:	str	r0, [fp, #-20]	; 0xffffffec
    1114:	ldr	r0, [fp, #-20]	; 0xffffffec
    1118:	movw	r1, #0
    111c:	cmp	r0, r1
    1120:	beq	11e0 <gen_builder_enums+0x110>
    1124:	ldr	r0, [fp, #-20]	; 0xffffffec
    1128:	ldrh	r0, [r0, #8]
    112c:	cmp	r0, #3
    1130:	bne	11c8 <gen_builder_enums+0xf8>
    1134:	b	1138 <gen_builder_enums+0x68>
    1138:	ldr	r0, [fp, #-20]	; 0xffffffec
    113c:	add	r1, sp, #28
    1140:	bl	14e0 <fb_compound_name>
    1144:	add	r0, sp, #28
    1148:	ldr	r1, [fp, #-12]
    114c:	ldr	r1, [r1, #204]	; 0xcc
    1150:	str	r0, [sp, #24]
    1154:	mov	r0, r1
    1158:	movw	r1, #0
    115c:	movt	r1, #0
    1160:	ldr	r2, [sp, #24]
    1164:	ldr	r3, [sp, #24]
    1168:	ldr	lr, [sp, #24]
    116c:	str	lr, [sp]
    1170:	bl	0 <fprintf>
    1174:	add	r1, sp, #28
    1178:	ldr	r2, [fp, #-12]
    117c:	ldr	r2, [r2, #204]	; 0xcc
    1180:	ldr	r3, [fp, #-16]
    1184:	ldr	lr, [fp, #-16]
    1188:	str	r0, [sp, #20]
    118c:	mov	r0, r2
    1190:	movw	r2, #0
    1194:	movt	r2, #0
    1198:	str	r1, [sp, #16]
    119c:	mov	r1, r2
    11a0:	mov	r2, r3
    11a4:	mov	r3, lr
    11a8:	ldr	lr, [sp, #16]
    11ac:	str	lr, [sp]
    11b0:	str	lr, [sp, #4]
    11b4:	bl	0 <fprintf>
    11b8:	movw	r1, #1
    11bc:	str	r1, [fp, #-24]	; 0xffffffe8
    11c0:	str	r0, [sp, #12]
    11c4:	b	11cc <gen_builder_enums+0xfc>
    11c8:	b	11d0 <gen_builder_enums+0x100>
    11cc:	b	11d0 <gen_builder_enums+0x100>
    11d0:	ldr	r0, [fp, #-20]	; 0xffffffec
    11d4:	ldr	r0, [r0]
    11d8:	str	r0, [fp, #-20]	; 0xffffffec
    11dc:	b	1114 <gen_builder_enums+0x44>
    11e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    11e4:	cmp	r0, #0
    11e8:	beq	1204 <gen_builder_enums+0x134>
    11ec:	ldr	r0, [fp, #-12]
    11f0:	ldr	r0, [r0, #204]	; 0xcc
    11f4:	movw	r1, #0
    11f8:	movt	r1, #0
    11fc:	bl	0 <fprintf>
    1200:	str	r0, [sp, #8]
    1204:	movw	r0, #0
    1208:	sub	sp, fp, #8
    120c:	pop	{r4, r5, fp, pc}

00001210 <gen_builder_structs>:
    1210:	push	{fp, lr}
    1214:	mov	fp, sp
    1218:	sub	sp, sp, #16
    121c:	str	r0, [fp, #-4]
    1220:	ldr	r0, [fp, #-4]
    1224:	ldr	r0, [r0, #208]	; 0xd0
    1228:	ldr	r0, [r0, #44]	; 0x2c
    122c:	str	r0, [sp, #8]
    1230:	ldr	r0, [sp, #8]
    1234:	movw	r1, #0
    1238:	cmp	r0, r1
    123c:	beq	1274 <gen_builder_structs+0x64>
    1240:	ldr	r0, [fp, #-4]
    1244:	ldr	r1, [sp, #8]
    1248:	bl	1510 <gen_builder_struct>
    124c:	ldr	r0, [fp, #-4]
    1250:	ldr	r0, [r0, #204]	; 0xcc
    1254:	movw	r1, #0
    1258:	movt	r1, #0
    125c:	bl	0 <fprintf>
    1260:	str	r0, [sp, #4]
    1264:	ldr	r0, [sp, #8]
    1268:	ldr	r0, [r0, #120]	; 0x78
    126c:	str	r0, [sp, #8]
    1270:	b	1230 <gen_builder_structs+0x20>
    1274:	movw	r0, #0
    1278:	mov	sp, fp
    127c:	pop	{fp, pc}

00001280 <gen_builder_tables>:
    1280:	push	{fp, lr}
    1284:	mov	fp, sp
    1288:	sub	sp, sp, #56	; 0x38
    128c:	str	r0, [fp, #-8]
    1290:	movw	r0, #0
    1294:	str	r0, [fp, #-16]
    1298:	ldr	r0, [fp, #-8]
    129c:	bl	2bc8 <gen_union_typedefs>
    12a0:	ldr	lr, [fp, #-8]
    12a4:	ldr	lr, [lr, #208]	; 0xd0
    12a8:	ldr	lr, [lr, #40]	; 0x28
    12ac:	str	lr, [fp, #-12]
    12b0:	str	r0, [fp, #-20]	; 0xffffffec
    12b4:	ldr	r0, [fp, #-12]
    12b8:	movw	r1, #0
    12bc:	cmp	r0, r1
    12c0:	beq	1324 <gen_builder_tables+0xa4>
    12c4:	ldr	r0, [fp, #-12]
    12c8:	ldrh	r0, [r0, #8]
    12cc:	cmp	r0, #0
    12d0:	bne	130c <gen_builder_tables+0x8c>
    12d4:	b	12d8 <gen_builder_tables+0x58>
    12d8:	movw	r0, #1
    12dc:	str	r0, [fp, #-16]
    12e0:	ldr	r0, [fp, #-8]
    12e4:	ldr	r1, [fp, #-12]
    12e8:	bl	2ccc <gen_required_table_fields>
    12ec:	ldr	r1, [fp, #-8]
    12f0:	ldr	lr, [fp, #-12]
    12f4:	str	r0, [fp, #-24]	; 0xffffffe8
    12f8:	mov	r0, r1
    12fc:	mov	r1, lr
    1300:	bl	2e54 <gen_builder_table>
    1304:	str	r0, [sp, #28]
    1308:	b	1310 <gen_builder_tables+0x90>
    130c:	b	1314 <gen_builder_tables+0x94>
    1310:	b	1314 <gen_builder_tables+0x94>
    1314:	ldr	r0, [fp, #-12]
    1318:	ldr	r0, [r0]
    131c:	str	r0, [fp, #-12]
    1320:	b	12b4 <gen_builder_tables+0x34>
    1324:	ldr	r0, [fp, #-8]
    1328:	ldr	r0, [r0, #208]	; 0xd0
    132c:	ldr	r0, [r0, #40]	; 0x28
    1330:	str	r0, [fp, #-12]
    1334:	ldr	r0, [fp, #-12]
    1338:	movw	r1, #0
    133c:	cmp	r0, r1
    1340:	beq	1384 <gen_builder_tables+0x104>
    1344:	ldr	r0, [fp, #-12]
    1348:	ldrh	r0, [r0, #8]
    134c:	cmp	r0, #0
    1350:	bne	136c <gen_builder_tables+0xec>
    1354:	b	1358 <gen_builder_tables+0xd8>
    1358:	ldr	r0, [fp, #-8]
    135c:	ldr	r1, [fp, #-12]
    1360:	bl	2ef4 <gen_builder_create_table_decl>
    1364:	str	r0, [sp, #24]
    1368:	b	1370 <gen_builder_tables+0xf0>
    136c:	b	1374 <gen_builder_tables+0xf4>
    1370:	b	1374 <gen_builder_tables+0xf4>
    1374:	ldr	r0, [fp, #-12]
    1378:	ldr	r0, [r0]
    137c:	str	r0, [fp, #-12]
    1380:	b	1334 <gen_builder_tables+0xb4>
    1384:	ldr	r0, [fp, #-16]
    1388:	cmp	r0, #0
    138c:	beq	13a8 <gen_builder_tables+0x128>
    1390:	ldr	r0, [fp, #-8]
    1394:	ldr	r0, [r0, #204]	; 0xcc
    1398:	movw	r1, #0
    139c:	movt	r1, #0
    13a0:	bl	0 <fprintf>
    13a4:	str	r0, [sp, #20]
    13a8:	ldr	r0, [fp, #-8]
    13ac:	bl	3040 <gen_unions>
    13b0:	ldr	lr, [fp, #-16]
    13b4:	cmp	lr, #0
    13b8:	str	r0, [sp, #16]
    13bc:	bne	13cc <gen_builder_tables+0x14c>
    13c0:	movw	r0, #0
    13c4:	str	r0, [fp, #-4]
    13c8:	b	1480 <gen_builder_tables+0x200>
    13cc:	ldr	r0, [fp, #-8]
    13d0:	ldr	r0, [r0, #208]	; 0xd0
    13d4:	ldr	r0, [r0, #40]	; 0x28
    13d8:	str	r0, [fp, #-12]
    13dc:	ldr	r0, [fp, #-12]
    13e0:	movw	r1, #0
    13e4:	cmp	r0, r1
    13e8:	beq	1478 <gen_builder_tables+0x1f8>
    13ec:	ldr	r0, [fp, #-12]
    13f0:	ldrh	r0, [r0, #8]
    13f4:	cmp	r0, #0
    13f8:	bne	1460 <gen_builder_tables+0x1e0>
    13fc:	b	1400 <gen_builder_tables+0x180>
    1400:	ldr	r0, [fp, #-8]
    1404:	ldr	r1, [fp, #-12]
    1408:	bl	30f0 <gen_builder_table_fields>
    140c:	ldr	r1, [fp, #-8]
    1410:	ldr	lr, [fp, #-12]
    1414:	str	r0, [sp, #12]
    1418:	mov	r0, r1
    141c:	mov	r1, lr
    1420:	bl	3ce8 <gen_builder_create_table>
    1424:	ldr	r1, [fp, #-8]
    1428:	ldr	lr, [fp, #-12]
    142c:	str	r0, [sp, #8]
    1430:	mov	r0, r1
    1434:	mov	r1, lr
    1438:	bl	3fdc <gen_builder_table_prolog>
    143c:	ldr	r1, [fp, #-8]
    1440:	ldr	r1, [r1, #204]	; 0xcc
    1444:	str	r0, [sp, #4]
    1448:	mov	r0, r1
    144c:	movw	r1, #0
    1450:	movt	r1, #0
    1454:	bl	0 <fprintf>
    1458:	str	r0, [sp]
    145c:	b	1464 <gen_builder_tables+0x1e4>
    1460:	b	1468 <gen_builder_tables+0x1e8>
    1464:	b	1468 <gen_builder_tables+0x1e8>
    1468:	ldr	r0, [fp, #-12]
    146c:	ldr	r0, [r0]
    1470:	str	r0, [fp, #-12]
    1474:	b	13dc <gen_builder_tables+0x15c>
    1478:	movw	r0, #0
    147c:	str	r0, [fp, #-4]
    1480:	ldr	r0, [fp, #-4]
    1484:	mov	sp, fp
    1488:	pop	{fp, pc}

0000148c <gen_builder_footer>:
    148c:	push	{fp, lr}
    1490:	mov	fp, sp
    1494:	sub	sp, sp, #16
    1498:	str	r0, [fp, #-4]
    149c:	ldr	r0, [fp, #-4]
    14a0:	bl	d70 <gen_epilogue>
    14a4:	ldr	lr, [fp, #-4]
    14a8:	ldr	lr, [lr, #204]	; 0xcc
    14ac:	ldr	r1, [fp, #-4]
    14b0:	ldr	r1, [r1, #208]	; 0xd0
    14b4:	ldr	r2, [r1, #164]	; 0xa4
    14b8:	str	r0, [sp, #8]
    14bc:	mov	r0, lr
    14c0:	movw	r1, #0
    14c4:	movt	r1, #0
    14c8:	bl	0 <fprintf>
    14cc:	movw	r1, #0
    14d0:	str	r0, [sp, #4]
    14d4:	mov	r0, r1
    14d8:	mov	sp, fp
    14dc:	pop	{fp, pc}

000014e0 <fb_compound_name>:
    14e0:	push	{fp, lr}
    14e4:	mov	fp, sp
    14e8:	sub	sp, sp, #8
    14ec:	str	r0, [sp, #4]
    14f0:	str	r1, [sp]
    14f4:	ldr	r0, [sp, #4]
    14f8:	ldr	r0, [r0, #12]
    14fc:	ldr	r1, [sp, #4]
    1500:	ldr	r2, [sp]
    1504:	bl	0 <__flatcc_fb_scoped_symbol_name>
    1508:	mov	sp, fp
    150c:	pop	{fp, pc}

00001510 <gen_builder_struct>:
    1510:	push	{r4, r5, r6, sl, fp, lr}
    1514:	add	fp, sp, #16
    1518:	sub	sp, sp, #432	; 0x1b0
    151c:	str	r0, [fp, #-20]	; 0xffffffec
    1520:	str	r1, [fp, #-24]	; 0xffffffe8
    1524:	ldr	r0, [fp, #-20]	; 0xffffffec
    1528:	str	r0, [fp, #-28]	; 0xffffffe4
    152c:	add	r0, sp, #196	; 0xc4
    1530:	movw	r1, #0
    1534:	and	r1, r1, #255	; 0xff
    1538:	movw	r2, #220	; 0xdc
    153c:	bl	0 <memset>
    1540:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1544:	ldrh	r0, [r0, #8]
    1548:	cmp	r0, #1
    154c:	bne	1554 <gen_builder_struct+0x44>
    1550:	b	1574 <gen_builder_struct+0x64>
    1554:	movw	r0, #0
    1558:	movt	r0, #0
    155c:	movw	r1, #0
    1560:	movt	r1, #0
    1564:	movw	r2, #1010	; 0x3f2
    1568:	movw	r3, #0
    156c:	movt	r3, #0
    1570:	bl	0 <__assert_fail>
    1574:	add	r0, sp, #196	; 0xc4
    1578:	ldr	r1, [fp, #-24]	; 0xffffffe8
    157c:	add	r2, sp, #196	; 0xc4
    1580:	str	r0, [sp, #192]	; 0xc0
    1584:	mov	r0, r1
    1588:	mov	r1, r2
    158c:	str	r2, [sp, #188]	; 0xbc
    1590:	bl	14e0 <fb_compound_name>
    1594:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1598:	bl	1b00 <get_total_struct_field_count>
    159c:	str	r0, [fp, #-32]	; 0xffffffe0
    15a0:	ldr	r0, [fp, #-20]	; 0xffffffec
    15a4:	ldr	r0, [r0, #204]	; 0xcc
    15a8:	movw	r1, #0
    15ac:	movt	r1, #0
    15b0:	ldr	r2, [sp, #188]	; 0xbc
    15b4:	bl	0 <fprintf>
    15b8:	ldr	r1, [fp, #-20]	; 0xffffffec
    15bc:	ldr	r2, [fp, #-24]	; 0xffffffe8
    15c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    15c4:	mov	lr, sp
    15c8:	mov	ip, #1
    15cc:	str	ip, [lr]
    15d0:	mov	lr, #0
    15d4:	str	r0, [sp, #184]	; 0xb8
    15d8:	mov	r0, r1
    15dc:	mov	r1, r2
    15e0:	mov	r2, lr
    15e4:	str	ip, [sp, #180]	; 0xb4
    15e8:	str	lr, [sp, #176]	; 0xb0
    15ec:	bl	1bc8 <gen_builder_struct_args>
    15f0:	ldr	r1, [fp, #-20]	; 0xffffffec
    15f4:	ldr	r1, [r1, #204]	; 0xcc
    15f8:	movw	r2, #0
    15fc:	movt	r2, #0
    1600:	str	r0, [sp, #172]	; 0xac
    1604:	mov	r0, r1
    1608:	mov	r1, r2
    160c:	ldr	r2, [sp, #188]	; 0xbc
    1610:	bl	0 <fprintf>
    1614:	ldr	r1, [fp, #-20]	; 0xffffffec
    1618:	ldr	r2, [fp, #-24]	; 0xffffffe8
    161c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1620:	mov	ip, sp
    1624:	ldr	lr, [sp, #180]	; 0xb4
    1628:	str	lr, [ip]
    162c:	str	r0, [sp, #168]	; 0xa8
    1630:	mov	r0, r1
    1634:	mov	r1, r2
    1638:	ldr	r2, [sp, #176]	; 0xb0
    163c:	bl	1df4 <gen_builder_struct_call_list>
    1640:	ldr	r1, [fp, #-20]	; 0xffffffec
    1644:	ldr	r1, [r1, #204]	; 0xcc
    1648:	movw	r2, #0
    164c:	movt	r2, #0
    1650:	str	r0, [sp, #164]	; 0xa4
    1654:	mov	r0, r1
    1658:	mov	r1, r2
    165c:	bl	0 <fprintf>
    1660:	ldr	r1, [fp, #-20]	; 0xffffffec
    1664:	ldr	r1, [r1, #204]	; 0xcc
    1668:	mov	r2, sp
    166c:	ldr	r3, [sp, #188]	; 0xbc
    1670:	str	r3, [r2]
    1674:	movw	r2, #0
    1678:	movt	r2, #0
    167c:	str	r0, [sp, #160]	; 0xa0
    1680:	mov	r0, r1
    1684:	mov	r1, r2
    1688:	mov	r2, r3
    168c:	bl	0 <fprintf>
    1690:	ldr	r1, [fp, #-20]	; 0xffffffec
    1694:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1698:	ldr	r3, [fp, #-32]	; 0xffffffe0
    169c:	mov	ip, sp
    16a0:	ldr	lr, [sp, #176]	; 0xb0
    16a4:	str	lr, [ip]
    16a8:	str	r0, [sp, #156]	; 0x9c
    16ac:	mov	r0, r1
    16b0:	mov	r1, r2
    16b4:	mov	r2, lr
    16b8:	bl	1bc8 <gen_builder_struct_args>
    16bc:	ldr	r1, [fp, #-20]	; 0xffffffec
    16c0:	ldr	r1, [r1, #204]	; 0xcc
    16c4:	movw	r2, #0
    16c8:	movt	r2, #0
    16cc:	str	r0, [sp, #152]	; 0x98
    16d0:	mov	r0, r1
    16d4:	mov	r1, r2
    16d8:	str	r2, [sp, #148]	; 0x94
    16dc:	bl	0 <fprintf>
    16e0:	ldr	r1, [fp, #-20]	; 0xffffffec
    16e4:	ldr	r2, [fp, #-24]	; 0xffffffe8
    16e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
    16ec:	mov	ip, sp
    16f0:	ldr	lr, [sp, #176]	; 0xb0
    16f4:	str	lr, [ip, #4]
    16f8:	str	lr, [ip]
    16fc:	str	r0, [sp, #144]	; 0x90
    1700:	mov	r0, r1
    1704:	mov	r1, r2
    1708:	mov	r2, lr
    170c:	bl	1e9c <gen_builder_struct_field_assign>
    1710:	ldr	r1, [fp, #-20]	; 0xffffffec
    1714:	ldr	r1, [r1, #204]	; 0xcc
    1718:	movw	r2, #0
    171c:	movt	r2, #0
    1720:	str	r0, [sp, #140]	; 0x8c
    1724:	mov	r0, r1
    1728:	mov	r1, r2
    172c:	str	r2, [sp, #136]	; 0x88
    1730:	bl	0 <fprintf>
    1734:	ldr	r1, [fp, #-20]	; 0xffffffec
    1738:	ldr	r1, [r1, #204]	; 0xcc
    173c:	mov	r2, sp
    1740:	ldr	r3, [sp, #188]	; 0xbc
    1744:	str	r3, [r2, #4]
    1748:	str	r3, [r2]
    174c:	movw	r2, #0
    1750:	movt	r2, #0
    1754:	str	r0, [sp, #132]	; 0x84
    1758:	mov	r0, r1
    175c:	mov	r1, r2
    1760:	mov	r2, r3
    1764:	bl	0 <fprintf>
    1768:	ldr	r1, [fp, #-20]	; 0xffffffec
    176c:	ldr	r1, [r1, #204]	; 0xcc
    1770:	movw	r2, #0
    1774:	movt	r2, #0
    1778:	str	r0, [sp, #128]	; 0x80
    177c:	mov	r0, r1
    1780:	mov	r1, r2
    1784:	str	r2, [sp, #124]	; 0x7c
    1788:	bl	0 <fprintf>
    178c:	ldr	r1, [fp, #-20]	; 0xffffffec
    1790:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1794:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1798:	mov	ip, sp
    179c:	ldr	lr, [sp, #180]	; 0xb4
    17a0:	str	lr, [ip, #4]
    17a4:	ldr	r4, [sp, #176]	; 0xb0
    17a8:	str	r4, [ip]
    17ac:	str	r0, [sp, #120]	; 0x78
    17b0:	mov	r0, r1
    17b4:	mov	r1, r2
    17b8:	mov	r2, r4
    17bc:	bl	1e9c <gen_builder_struct_field_assign>
    17c0:	ldr	r1, [fp, #-20]	; 0xffffffec
    17c4:	ldr	r1, [r1, #204]	; 0xcc
    17c8:	str	r0, [sp, #116]	; 0x74
    17cc:	mov	r0, r1
    17d0:	ldr	r1, [sp, #136]	; 0x88
    17d4:	bl	0 <fprintf>
    17d8:	ldr	r1, [fp, #-20]	; 0xffffffec
    17dc:	ldr	r1, [r1, #204]	; 0xcc
    17e0:	mov	r2, sp
    17e4:	ldr	r3, [sp, #188]	; 0xbc
    17e8:	str	r3, [r2]
    17ec:	movw	r2, #0
    17f0:	movt	r2, #0
    17f4:	str	r0, [sp, #112]	; 0x70
    17f8:	mov	r0, r1
    17fc:	mov	r1, r2
    1800:	mov	r2, r3
    1804:	bl	0 <fprintf>
    1808:	ldr	r1, [fp, #-20]	; 0xffffffec
    180c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1810:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1814:	mov	ip, sp
    1818:	ldr	lr, [sp, #176]	; 0xb0
    181c:	str	lr, [ip]
    1820:	str	r0, [sp, #108]	; 0x6c
    1824:	mov	r0, r1
    1828:	mov	r1, r2
    182c:	mov	r2, lr
    1830:	bl	1bc8 <gen_builder_struct_args>
    1834:	ldr	r1, [fp, #-20]	; 0xffffffec
    1838:	ldr	r1, [r1, #204]	; 0xcc
    183c:	str	r0, [sp, #104]	; 0x68
    1840:	mov	r0, r1
    1844:	ldr	r1, [sp, #148]	; 0x94
    1848:	bl	0 <fprintf>
    184c:	ldr	r1, [fp, #-20]	; 0xffffffec
    1850:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1854:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1858:	mov	ip, sp
    185c:	ldr	lr, [sp, #176]	; 0xb0
    1860:	str	lr, [ip, #4]
    1864:	mov	r4, #2
    1868:	str	r4, [ip]
    186c:	str	r0, [sp, #100]	; 0x64
    1870:	mov	r0, r1
    1874:	mov	r1, r2
    1878:	mov	r2, lr
    187c:	str	r4, [sp, #96]	; 0x60
    1880:	bl	1e9c <gen_builder_struct_field_assign>
    1884:	ldr	r1, [fp, #-20]	; 0xffffffec
    1888:	ldr	r1, [r1, #204]	; 0xcc
    188c:	str	r0, [sp, #92]	; 0x5c
    1890:	mov	r0, r1
    1894:	ldr	r1, [sp, #136]	; 0x88
    1898:	bl	0 <fprintf>
    189c:	ldr	r1, [fp, #-20]	; 0xffffffec
    18a0:	ldr	r1, [r1, #204]	; 0xcc
    18a4:	mov	r2, sp
    18a8:	ldr	r3, [sp, #188]	; 0xbc
    18ac:	str	r3, [r2, #4]
    18b0:	str	r3, [r2]
    18b4:	movw	r2, #0
    18b8:	movt	r2, #0
    18bc:	str	r0, [sp, #88]	; 0x58
    18c0:	mov	r0, r1
    18c4:	mov	r1, r2
    18c8:	mov	r2, r3
    18cc:	bl	0 <fprintf>
    18d0:	ldr	r1, [fp, #-20]	; 0xffffffec
    18d4:	ldr	r1, [r1, #204]	; 0xcc
    18d8:	str	r0, [sp, #84]	; 0x54
    18dc:	mov	r0, r1
    18e0:	ldr	r1, [sp, #124]	; 0x7c
    18e4:	bl	0 <fprintf>
    18e8:	ldr	r1, [fp, #-20]	; 0xffffffec
    18ec:	ldr	r2, [fp, #-24]	; 0xffffffe8
    18f0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    18f4:	mov	ip, sp
    18f8:	ldr	lr, [sp, #180]	; 0xb4
    18fc:	str	lr, [ip, #4]
    1900:	ldr	r4, [sp, #96]	; 0x60
    1904:	str	r4, [ip]
    1908:	str	r0, [sp, #80]	; 0x50
    190c:	mov	r0, r1
    1910:	mov	r1, r2
    1914:	ldr	r2, [sp, #176]	; 0xb0
    1918:	bl	1e9c <gen_builder_struct_field_assign>
    191c:	ldr	r1, [fp, #-20]	; 0xffffffec
    1920:	ldr	r1, [r1, #204]	; 0xcc
    1924:	str	r0, [sp, #76]	; 0x4c
    1928:	mov	r0, r1
    192c:	ldr	r1, [sp, #136]	; 0x88
    1930:	bl	0 <fprintf>
    1934:	ldr	r1, [fp, #-20]	; 0xffffffec
    1938:	ldr	r1, [r1, #204]	; 0xcc
    193c:	mov	r2, sp
    1940:	ldr	r3, [sp, #188]	; 0xbc
    1944:	str	r3, [r2]
    1948:	movw	r2, #0
    194c:	movt	r2, #0
    1950:	str	r0, [sp, #72]	; 0x48
    1954:	mov	r0, r1
    1958:	mov	r1, r2
    195c:	mov	r2, r3
    1960:	bl	0 <fprintf>
    1964:	ldr	r1, [fp, #-20]	; 0xffffffec
    1968:	ldr	r2, [fp, #-24]	; 0xffffffe8
    196c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1970:	mov	ip, sp
    1974:	ldr	lr, [sp, #176]	; 0xb0
    1978:	str	lr, [ip]
    197c:	str	r0, [sp, #68]	; 0x44
    1980:	mov	r0, r1
    1984:	mov	r1, r2
    1988:	mov	r2, lr
    198c:	bl	1bc8 <gen_builder_struct_args>
    1990:	ldr	r1, [fp, #-20]	; 0xffffffec
    1994:	ldr	r1, [r1, #204]	; 0xcc
    1998:	str	r0, [sp, #64]	; 0x40
    199c:	mov	r0, r1
    19a0:	ldr	r1, [sp, #148]	; 0x94
    19a4:	bl	0 <fprintf>
    19a8:	ldr	r1, [fp, #-20]	; 0xffffffec
    19ac:	ldr	r2, [fp, #-24]	; 0xffffffe8
    19b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    19b4:	mov	ip, sp
    19b8:	ldr	lr, [sp, #176]	; 0xb0
    19bc:	str	lr, [ip, #4]
    19c0:	ldr	r4, [sp, #180]	; 0xb4
    19c4:	str	r4, [ip]
    19c8:	str	r0, [sp, #60]	; 0x3c
    19cc:	mov	r0, r1
    19d0:	mov	r1, r2
    19d4:	mov	r2, lr
    19d8:	bl	1e9c <gen_builder_struct_field_assign>
    19dc:	ldr	r1, [fp, #-20]	; 0xffffffec
    19e0:	ldr	r1, [r1, #204]	; 0xcc
    19e4:	str	r0, [sp, #56]	; 0x38
    19e8:	mov	r0, r1
    19ec:	ldr	r1, [sp, #136]	; 0x88
    19f0:	bl	0 <fprintf>
    19f4:	ldr	r1, [fp, #-20]	; 0xffffffec
    19f8:	ldr	r1, [r1, #204]	; 0xcc
    19fc:	mov	r2, sp
    1a00:	ldr	r3, [sp, #188]	; 0xbc
    1a04:	str	r3, [r2, #4]
    1a08:	str	r3, [r2]
    1a0c:	movw	r2, #0
    1a10:	movt	r2, #0
    1a14:	str	r0, [sp, #52]	; 0x34
    1a18:	mov	r0, r1
    1a1c:	mov	r1, r2
    1a20:	mov	r2, r3
    1a24:	bl	0 <fprintf>
    1a28:	ldr	r1, [fp, #-20]	; 0xffffffec
    1a2c:	ldr	r1, [r1, #204]	; 0xcc
    1a30:	str	r0, [sp, #48]	; 0x30
    1a34:	mov	r0, r1
    1a38:	ldr	r1, [sp, #124]	; 0x7c
    1a3c:	bl	0 <fprintf>
    1a40:	ldr	r1, [fp, #-20]	; 0xffffffec
    1a44:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1a48:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1a4c:	mov	ip, sp
    1a50:	ldr	lr, [sp, #180]	; 0xb4
    1a54:	str	lr, [ip, #4]
    1a58:	str	lr, [ip]
    1a5c:	str	r0, [sp, #44]	; 0x2c
    1a60:	mov	r0, r1
    1a64:	mov	r1, r2
    1a68:	ldr	r2, [sp, #176]	; 0xb0
    1a6c:	bl	1e9c <gen_builder_struct_field_assign>
    1a70:	ldr	r1, [fp, #-20]	; 0xffffffec
    1a74:	ldr	r1, [r1, #204]	; 0xcc
    1a78:	str	r0, [sp, #40]	; 0x28
    1a7c:	mov	r0, r1
    1a80:	ldr	r1, [sp, #136]	; 0x88
    1a84:	bl	0 <fprintf>
    1a88:	ldr	r1, [fp, #-20]	; 0xffffffec
    1a8c:	ldr	r1, [r1, #204]	; 0xcc
    1a90:	ldr	r2, [fp, #-28]	; 0xffffffe4
    1a94:	mov	r3, r2
    1a98:	ldr	ip, [fp, #-24]	; 0xffffffe8
    1a9c:	ldr	lr, [ip, #112]	; 0x70
    1aa0:	ldr	ip, [ip, #116]	; 0x74
    1aa4:	ldr	r4, [fp, #-24]	; 0xffffffe8
    1aa8:	ldrh	r4, [r4, #104]	; 0x68
    1aac:	mov	r5, sp
    1ab0:	ldr	r6, [sp, #192]	; 0xc0
    1ab4:	str	r6, [r5, #24]
    1ab8:	str	r6, [r5, #20]
    1abc:	str	r4, [r5, #16]
    1ac0:	str	ip, [r5, #12]
    1ac4:	str	lr, [r5, #8]
    1ac8:	ldr	ip, [sp, #188]	; 0xbc
    1acc:	str	ip, [r5]
    1ad0:	movw	lr, #0
    1ad4:	movt	lr, #0
    1ad8:	str	r0, [sp, #36]	; 0x24
    1adc:	mov	r0, r1
    1ae0:	mov	r1, lr
    1ae4:	str	r2, [sp, #32]
    1ae8:	mov	r2, r3
    1aec:	ldr	r3, [sp, #32]
    1af0:	bl	0 <fprintf>
    1af4:	str	r0, [sp, #28]
    1af8:	sub	sp, fp, #16
    1afc:	pop	{r4, r5, r6, sl, fp, pc}

00001b00 <get_total_struct_field_count>:
    1b00:	push	{fp, lr}
    1b04:	mov	fp, sp
    1b08:	sub	sp, sp, #16
    1b0c:	str	r0, [fp, #-4]
    1b10:	movw	r0, #0
    1b14:	str	r0, [sp]
    1b18:	ldr	r0, [fp, #-4]
    1b1c:	ldr	r0, [r0, #20]
    1b20:	str	r0, [sp, #4]
    1b24:	ldr	r0, [sp, #4]
    1b28:	movw	r1, #0
    1b2c:	cmp	r0, r1
    1b30:	beq	1bbc <get_total_struct_field_count+0xbc>
    1b34:	ldr	r0, [sp, #4]
    1b38:	str	r0, [sp, #8]
    1b3c:	ldr	r0, [sp, #8]
    1b40:	ldrh	r0, [r0, #72]	; 0x48
    1b44:	and	r0, r0, #4
    1b48:	cmp	r0, #0
    1b4c:	beq	1b54 <get_total_struct_field_count+0x54>
    1b50:	b	1bac <get_total_struct_field_count+0xac>
    1b54:	ldr	r0, [sp, #8]
    1b58:	ldrh	r0, [r0, #24]
    1b5c:	cmp	r0, #14
    1b60:	bne	1b9c <get_total_struct_field_count+0x9c>
    1b64:	b	1b68 <get_total_struct_field_count+0x68>
    1b68:	ldr	r0, [sp, #8]
    1b6c:	ldr	r0, [r0, #16]
    1b70:	ldrh	r0, [r0, #8]
    1b74:	cmp	r0, #1
    1b78:	bne	1b98 <get_total_struct_field_count+0x98>
    1b7c:	ldr	r0, [sp, #8]
    1b80:	ldr	r0, [r0, #16]
    1b84:	bl	1b00 <get_total_struct_field_count>
    1b88:	ldr	lr, [sp]
    1b8c:	add	r0, lr, r0
    1b90:	str	r0, [sp]
    1b94:	b	1bac <get_total_struct_field_count+0xac>
    1b98:	b	1b9c <get_total_struct_field_count+0x9c>
    1b9c:	ldr	r0, [sp]
    1ba0:	add	r0, r0, #1
    1ba4:	str	r0, [sp]
    1ba8:	b	1bac <get_total_struct_field_count+0xac>
    1bac:	ldr	r0, [sp, #4]
    1bb0:	ldr	r0, [r0]
    1bb4:	str	r0, [sp, #4]
    1bb8:	b	1b24 <get_total_struct_field_count+0x24>
    1bbc:	ldr	r0, [sp]
    1bc0:	mov	sp, fp
    1bc4:	pop	{fp, pc}

00001bc8 <gen_builder_struct_args>:
    1bc8:	push	{r4, r5, fp, lr}
    1bcc:	add	fp, sp, #8
    1bd0:	sub	sp, sp, #288	; 0x120
    1bd4:	ldr	ip, [fp, #8]
    1bd8:	str	r0, [fp, #-12]
    1bdc:	str	r1, [fp, #-16]
    1be0:	str	r2, [fp, #-20]	; 0xffffffec
    1be4:	str	r3, [fp, #-24]	; 0xffffffe8
    1be8:	ldr	r0, [fp, #-12]
    1bec:	str	r0, [fp, #-28]	; 0xffffffe4
    1bf0:	add	r0, sp, #32
    1bf4:	movw	r1, #0
    1bf8:	and	r1, r1, #255	; 0xff
    1bfc:	movw	r2, #220	; 0xdc
    1c00:	str	ip, [sp, #28]
    1c04:	bl	0 <memset>
    1c08:	ldr	r0, [fp, #-16]
    1c0c:	ldr	r0, [r0, #20]
    1c10:	str	r0, [fp, #-36]	; 0xffffffdc
    1c14:	ldr	r0, [fp, #-36]	; 0xffffffdc
    1c18:	movw	r1, #0
    1c1c:	cmp	r0, r1
    1c20:	beq	1de8 <gen_builder_struct_args+0x220>
    1c24:	ldr	r0, [fp, #-36]	; 0xffffffdc
    1c28:	str	r0, [fp, #-32]	; 0xffffffe0
    1c2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1c30:	ldrh	r0, [r0, #72]	; 0x48
    1c34:	and	r0, r0, #4
    1c38:	cmp	r0, #0
    1c3c:	beq	1c44 <gen_builder_struct_args+0x7c>
    1c40:	b	1dd8 <gen_builder_struct_args+0x210>
    1c44:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1c48:	ldrh	r0, [r0, #24]
    1c4c:	cmp	r0, #8
    1c50:	str	r0, [sp, #24]
    1c54:	beq	1d04 <gen_builder_struct_args+0x13c>
    1c58:	b	1c5c <gen_builder_struct_args+0x94>
    1c5c:	ldr	r0, [sp, #24]
    1c60:	cmp	r0, #14
    1c64:	bne	1d7c <gen_builder_struct_args+0x1b4>
    1c68:	b	1c6c <gen_builder_struct_args+0xa4>
    1c6c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1c70:	ldr	r0, [r0, #16]
    1c74:	ldrh	r0, [r0, #8]
    1c78:	cmp	r0, #1
    1c7c:	bne	1ca8 <gen_builder_struct_args+0xe0>
    1c80:	ldr	r0, [fp, #-12]
    1c84:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1c88:	ldr	r1, [r1, #16]
    1c8c:	ldr	r2, [fp, #-20]	; 0xffffffec
    1c90:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1c94:	ldr	ip, [fp, #8]
    1c98:	str	ip, [sp]
    1c9c:	bl	1bc8 <gen_builder_struct_args>
    1ca0:	str	r0, [fp, #-20]	; 0xffffffec
    1ca4:	b	1dd8 <gen_builder_struct_args+0x210>
    1ca8:	ldr	r0, [fp, #-12]
    1cac:	ldr	r1, [fp, #-20]	; 0xffffffec
    1cb0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1cb4:	ldr	r3, [fp, #8]
    1cb8:	bl	2714 <gen_comma>
    1cbc:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1cc0:	ldr	r0, [r0, #16]
    1cc4:	add	r1, sp, #32
    1cc8:	bl	14e0 <fb_compound_name>
    1ccc:	add	r2, sp, #32
    1cd0:	ldr	r0, [fp, #-12]
    1cd4:	ldr	r0, [r0, #204]	; 0xcc
    1cd8:	ldr	r1, [fp, #-20]	; 0xffffffec
    1cdc:	add	r3, r1, #1
    1ce0:	str	r3, [fp, #-20]	; 0xffffffec
    1ce4:	movw	r3, #0
    1ce8:	movt	r3, #0
    1cec:	str	r1, [sp, #20]
    1cf0:	mov	r1, r3
    1cf4:	ldr	r3, [sp, #20]
    1cf8:	bl	0 <fprintf>
    1cfc:	str	r0, [sp, #16]
    1d00:	b	1dd4 <gen_builder_struct_args+0x20c>
    1d04:	ldr	r0, [fp, #-12]
    1d08:	ldr	r1, [fp, #-20]	; 0xffffffec
    1d0c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1d10:	ldr	r3, [fp, #8]
    1d14:	bl	2714 <gen_comma>
    1d18:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1d1c:	ldr	r0, [r0, #16]
    1d20:	ldr	r1, [fp, #-28]	; 0xffffffe4
    1d24:	bl	2834 <scalar_type_ns>
    1d28:	str	r0, [fp, #-44]	; 0xffffffd4
    1d2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1d30:	ldr	r0, [r0, #16]
    1d34:	bl	2874 <scalar_type_name>
    1d38:	str	r0, [fp, #-40]	; 0xffffffd8
    1d3c:	ldr	r0, [fp, #-12]
    1d40:	ldr	r0, [r0, #204]	; 0xcc
    1d44:	ldr	r2, [fp, #-44]	; 0xffffffd4
    1d48:	ldr	r3, [fp, #-40]	; 0xffffffd8
    1d4c:	ldr	r1, [fp, #-20]	; 0xffffffec
    1d50:	add	lr, r1, #1
    1d54:	str	lr, [fp, #-20]	; 0xffffffec
    1d58:	movw	lr, #0
    1d5c:	movt	lr, #0
    1d60:	str	r1, [sp, #12]
    1d64:	mov	r1, lr
    1d68:	ldr	lr, [sp, #12]
    1d6c:	str	lr, [sp]
    1d70:	bl	0 <fprintf>
    1d74:	str	r0, [sp, #8]
    1d78:	b	1dd4 <gen_builder_struct_args+0x20c>
    1d7c:	movw	r0, #0
    1d80:	movt	r0, #0
    1d84:	ldr	r0, [r0]
    1d88:	movw	r1, #0
    1d8c:	movt	r1, #0
    1d90:	movw	r2, #0
    1d94:	movt	r2, #0
    1d98:	movw	r3, #850	; 0x352
    1d9c:	movw	ip, #0
    1da0:	movt	ip, #0
    1da4:	str	ip, [sp]
    1da8:	bl	0 <fprintf>
    1dac:	movw	r1, #0
    1db0:	movt	r1, #0
    1db4:	str	r0, [sp, #4]
    1db8:	mov	r0, r1
    1dbc:	movw	r1, #0
    1dc0:	movt	r1, #0
    1dc4:	movw	r2, #850	; 0x352
    1dc8:	movw	r3, #0
    1dcc:	movt	r3, #0
    1dd0:	bl	0 <__assert_fail>
    1dd4:	b	1dd8 <gen_builder_struct_args+0x210>
    1dd8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    1ddc:	ldr	r0, [r0]
    1de0:	str	r0, [fp, #-36]	; 0xffffffdc
    1de4:	b	1c14 <gen_builder_struct_args+0x4c>
    1de8:	ldr	r0, [fp, #-20]	; 0xffffffec
    1dec:	sub	sp, fp, #8
    1df0:	pop	{r4, r5, fp, pc}

00001df4 <gen_builder_struct_call_list>:
    1df4:	push	{fp, lr}
    1df8:	mov	fp, sp
    1dfc:	sub	sp, sp, #40	; 0x28
    1e00:	ldr	ip, [fp, #8]
    1e04:	str	r0, [fp, #-4]
    1e08:	str	r1, [fp, #-8]
    1e0c:	str	r2, [fp, #-12]
    1e10:	str	r3, [fp, #-16]
    1e14:	ldr	r0, [fp, #-8]
    1e18:	str	ip, [sp, #12]
    1e1c:	bl	1b00 <get_total_struct_field_count>
    1e20:	str	r0, [sp, #16]
    1e24:	movw	r0, #0
    1e28:	str	r0, [sp, #20]
    1e2c:	ldr	r0, [sp, #20]
    1e30:	ldr	r1, [sp, #16]
    1e34:	cmp	r0, r1
    1e38:	bge	1e90 <gen_builder_struct_call_list+0x9c>
    1e3c:	ldr	r0, [fp, #-4]
    1e40:	ldr	r1, [sp, #20]
    1e44:	ldr	r2, [fp, #-16]
    1e48:	ldr	r3, [fp, #8]
    1e4c:	bl	2714 <gen_comma>
    1e50:	ldr	r0, [fp, #-4]
    1e54:	ldr	r0, [r0, #204]	; 0xcc
    1e58:	ldr	r1, [fp, #-12]
    1e5c:	add	r2, r1, #1
    1e60:	str	r2, [fp, #-12]
    1e64:	movw	r2, #0
    1e68:	movt	r2, #0
    1e6c:	str	r1, [sp, #8]
    1e70:	mov	r1, r2
    1e74:	ldr	r2, [sp, #8]
    1e78:	bl	0 <fprintf>
    1e7c:	str	r0, [sp, #4]
    1e80:	ldr	r0, [sp, #20]
    1e84:	add	r0, r0, #1
    1e88:	str	r0, [sp, #20]
    1e8c:	b	1e2c <gen_builder_struct_call_list+0x38>
    1e90:	ldr	r0, [fp, #-12]
    1e94:	mov	sp, fp
    1e98:	pop	{fp, pc}

00001e9c <gen_builder_struct_field_assign>:
    1e9c:	push	{r4, r5, r6, r7, fp, lr}
    1ea0:	add	fp, sp, #16
    1ea4:	sub	sp, sp, #480	; 0x1e0
    1ea8:	ldr	ip, [fp, #12]
    1eac:	ldr	lr, [fp, #8]
    1eb0:	str	r0, [fp, #-20]	; 0xffffffec
    1eb4:	str	r1, [fp, #-24]	; 0xffffffe8
    1eb8:	str	r2, [fp, #-28]	; 0xffffffe4
    1ebc:	str	r3, [fp, #-32]	; 0xffffffe0
    1ec0:	ldr	r0, [fp, #-20]	; 0xffffffec
    1ec4:	str	r0, [fp, #-36]	; 0xffffffdc
    1ec8:	mov	r0, #0
    1ecc:	str	r0, [fp, #-56]	; 0xffffffc8
    1ed0:	add	r1, sp, #212	; 0xd4
    1ed4:	mov	r2, #220	; 0xdc
    1ed8:	str	r0, [sp, #208]	; 0xd0
    1edc:	mov	r0, r1
    1ee0:	ldr	r1, [sp, #208]	; 0xd0
    1ee4:	str	lr, [sp, #204]	; 0xcc
    1ee8:	str	ip, [sp, #200]	; 0xc8
    1eec:	bl	0 <memset>
    1ef0:	ldr	r1, [fp, #8]
    1ef4:	cmp	r1, #1
    1ef8:	str	r0, [sp, #196]	; 0xc4
    1efc:	str	r1, [sp, #192]	; 0xc0
    1f00:	beq	1f28 <gen_builder_struct_field_assign+0x8c>
    1f04:	b	1f08 <gen_builder_struct_field_assign+0x6c>
    1f08:	ldr	r0, [sp, #192]	; 0xc0
    1f0c:	cmp	r0, #2
    1f10:	bne	1f38 <gen_builder_struct_field_assign+0x9c>
    1f14:	b	1f18 <gen_builder_struct_field_assign+0x7c>
    1f18:	movw	r0, #0
    1f1c:	movt	r0, #0
    1f20:	str	r0, [fp, #-60]	; 0xffffffc4
    1f24:	b	1f44 <gen_builder_struct_field_assign+0xa8>
    1f28:	movw	r0, #0
    1f2c:	movt	r0, #0
    1f30:	str	r0, [fp, #-60]	; 0xffffffc4
    1f34:	b	1f44 <gen_builder_struct_field_assign+0xa8>
    1f38:	movw	r0, #0
    1f3c:	movt	r0, #0
    1f40:	str	r0, [fp, #-60]	; 0xffffffc4
    1f44:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1f48:	ldr	r0, [r0, #20]
    1f4c:	str	r0, [fp, #-44]	; 0xffffffd4
    1f50:	ldr	r0, [fp, #-44]	; 0xffffffd4
    1f54:	movw	r1, #0
    1f58:	cmp	r0, r1
    1f5c:	beq	26e4 <gen_builder_struct_field_assign+0x848>
    1f60:	ldr	r0, [fp, #-44]	; 0xffffffd4
    1f64:	str	r0, [fp, #-40]	; 0xffffffd8
    1f68:	ldr	r0, [fp, #-44]	; 0xffffffd4
    1f6c:	sub	r1, fp, #48	; 0x30
    1f70:	sub	r2, fp, #52	; 0x34
    1f74:	bl	29e8 <symbol_name>
    1f78:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1f7c:	cmp	r0, #0
    1f80:	ble	1fd8 <gen_builder_struct_field_assign+0x13c>
    1f84:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1f88:	asr	r1, r0, #31
    1f8c:	add	r1, r0, r1, lsr #30
    1f90:	bic	r1, r1, #3
    1f94:	sub	r0, r0, r1
    1f98:	cmp	r0, #0
    1f9c:	bne	1fbc <gen_builder_struct_field_assign+0x120>
    1fa0:	ldr	r0, [fp, #-20]	; 0xffffffec
    1fa4:	ldr	r0, [r0, #204]	; 0xcc
    1fa8:	movw	r1, #0
    1fac:	movt	r1, #0
    1fb0:	bl	0 <fprintf>
    1fb4:	str	r0, [sp, #188]	; 0xbc
    1fb8:	b	1fd4 <gen_builder_struct_field_assign+0x138>
    1fbc:	ldr	r0, [fp, #-20]	; 0xffffffec
    1fc0:	ldr	r0, [r0, #204]	; 0xcc
    1fc4:	movw	r1, #0
    1fc8:	movt	r1, #0
    1fcc:	bl	0 <fprintf>
    1fd0:	str	r0, [sp, #184]	; 0xb8
    1fd4:	b	1fd8 <gen_builder_struct_field_assign+0x13c>
    1fd8:	ldr	r0, [fp, #-40]	; 0xffffffd8
    1fdc:	ldrh	r0, [r0, #24]
    1fe0:	cmp	r0, #8
    1fe4:	str	r0, [sp, #180]	; 0xb4
    1fe8:	beq	23e0 <gen_builder_struct_field_assign+0x544>
    1fec:	b	1ff0 <gen_builder_struct_field_assign+0x154>
    1ff0:	ldr	r0, [sp, #180]	; 0xb4
    1ff4:	cmp	r0, #14
    1ff8:	bne	2678 <gen_builder_struct_field_assign+0x7dc>
    1ffc:	b	2000 <gen_builder_struct_field_assign+0x164>
    2000:	ldr	r0, [fp, #-40]	; 0xffffffd8
    2004:	ldr	r0, [r0, #16]
    2008:	add	r1, sp, #212	; 0xd4
    200c:	bl	14e0 <fb_compound_name>
    2010:	ldr	r0, [fp, #-40]	; 0xffffffd8
    2014:	ldr	r0, [r0, #16]
    2018:	ldrh	r0, [r0, #8]
    201c:	cmp	r0, #1
    2020:	bne	2178 <gen_builder_struct_field_assign+0x2dc>
    2024:	ldr	r0, [fp, #-40]	; 0xffffffd8
    2028:	ldrh	r0, [r0, #72]	; 0x48
    202c:	and	r0, r0, #4
    2030:	cmp	r0, #0
    2034:	beq	2084 <gen_builder_struct_field_assign+0x1e8>
    2038:	ldr	r0, [fp, #-20]	; 0xffffffec
    203c:	ldr	r0, [r0, #204]	; 0xcc
    2040:	ldr	r2, [fp, #-56]	; 0xffffffc8
    2044:	ldr	r3, [fp, #-56]	; 0xffffffc8
    2048:	movw	r1, #0
    204c:	movt	r1, #0
    2050:	bl	0 <fprintf>
    2054:	ldr	r1, [fp, #-56]	; 0xffffffc8
    2058:	add	r1, r1, #1
    205c:	str	r1, [fp, #-56]	; 0xffffffc8
    2060:	ldr	r1, [fp, #-40]	; 0xffffffd8
    2064:	ldr	r1, [r1, #16]
    2068:	str	r0, [sp, #176]	; 0xb0
    206c:	mov	r0, r1
    2070:	bl	1b00 <get_total_struct_field_count>
    2074:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2078:	add	r0, r1, r0
    207c:	str	r0, [fp, #-28]	; 0xffffffe4
    2080:	b	26d4 <gen_builder_struct_field_assign+0x838>
    2084:	ldr	r0, [fp, #12]
    2088:	cmp	r0, #0
    208c:	beq	20ec <gen_builder_struct_field_assign+0x250>
    2090:	add	r2, sp, #212	; 0xd4
    2094:	ldr	r0, [fp, #-20]	; 0xffffffec
    2098:	ldr	r0, [r0, #204]	; 0xcc
    209c:	ldr	r3, [fp, #-60]	; 0xffffffc4
    20a0:	ldr	r1, [fp, #-48]	; 0xffffffd0
    20a4:	ldr	ip, [fp, #-52]	; 0xffffffcc
    20a8:	ldr	lr, [fp, #-48]	; 0xffffffd0
    20ac:	ldr	r4, [fp, #-52]	; 0xffffffcc
    20b0:	movw	r5, #0
    20b4:	movt	r5, #0
    20b8:	str	r1, [sp, #172]	; 0xac
    20bc:	mov	r1, r5
    20c0:	ldr	r5, [sp, #172]	; 0xac
    20c4:	str	r5, [sp]
    20c8:	str	ip, [sp, #4]
    20cc:	str	lr, [sp, #8]
    20d0:	str	r4, [sp, #12]
    20d4:	bl	0 <fprintf>
    20d8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    20dc:	add	r1, r1, #1
    20e0:	str	r1, [fp, #-28]	; 0xffffffe4
    20e4:	str	r0, [sp, #168]	; 0xa8
    20e8:	b	2174 <gen_builder_struct_field_assign+0x2d8>
    20ec:	add	r2, sp, #212	; 0xd4
    20f0:	ldr	r0, [fp, #-20]	; 0xffffffec
    20f4:	ldr	r0, [r0, #204]	; 0xcc
    20f8:	ldr	r3, [fp, #-60]	; 0xffffffc4
    20fc:	ldr	r1, [fp, #-48]	; 0xffffffd0
    2100:	ldr	ip, [fp, #-52]	; 0xffffffcc
    2104:	movw	lr, #0
    2108:	movt	lr, #0
    210c:	str	r1, [sp, #164]	; 0xa4
    2110:	mov	r1, lr
    2114:	ldr	lr, [sp, #164]	; 0xa4
    2118:	str	lr, [sp]
    211c:	str	ip, [sp, #4]
    2120:	bl	0 <fprintf>
    2124:	ldr	r1, [fp, #-20]	; 0xffffffec
    2128:	ldr	r2, [fp, #-40]	; 0xffffffd8
    212c:	ldr	r2, [r2, #16]
    2130:	ldr	r3, [fp, #-28]	; 0xffffffe4
    2134:	ldr	ip, [fp, #-32]	; 0xffffffe0
    2138:	str	r0, [sp, #160]	; 0xa0
    213c:	mov	r0, r1
    2140:	mov	r1, r2
    2144:	mov	r2, r3
    2148:	mov	r3, ip
    214c:	movw	ip, #0
    2150:	str	ip, [sp]
    2154:	bl	1df4 <gen_builder_struct_call_list>
    2158:	str	r0, [fp, #-28]	; 0xffffffe4
    215c:	ldr	r0, [fp, #-20]	; 0xffffffec
    2160:	ldr	r0, [r0, #204]	; 0xcc
    2164:	movw	r1, #0
    2168:	movt	r1, #0
    216c:	bl	0 <fprintf>
    2170:	str	r0, [sp, #156]	; 0x9c
    2174:	b	26d4 <gen_builder_struct_field_assign+0x838>
    2178:	ldr	r0, [fp, #-40]	; 0xffffffd8
    217c:	ldrh	r0, [r0, #72]	; 0x48
    2180:	and	r0, r0, #4
    2184:	cmp	r0, #0
    2188:	beq	21cc <gen_builder_struct_field_assign+0x330>
    218c:	ldr	r0, [fp, #-20]	; 0xffffffec
    2190:	ldr	r0, [r0, #204]	; 0xcc
    2194:	ldr	r1, [fp, #-56]	; 0xffffffc8
    2198:	add	r2, r1, #1
    219c:	str	r2, [fp, #-56]	; 0xffffffc8
    21a0:	movw	r2, #0
    21a4:	movt	r2, #0
    21a8:	str	r1, [sp, #152]	; 0x98
    21ac:	mov	r1, r2
    21b0:	ldr	r2, [sp, #152]	; 0x98
    21b4:	bl	0 <fprintf>
    21b8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    21bc:	add	r1, r1, #1
    21c0:	str	r1, [fp, #-28]	; 0xffffffe4
    21c4:	str	r0, [sp, #148]	; 0x94
    21c8:	b	26d4 <gen_builder_struct_field_assign+0x838>
    21cc:	ldr	r0, [fp, #-40]	; 0xffffffd8
    21d0:	ldr	r1, [r0, #88]	; 0x58
    21d4:	ldr	r0, [r0, #92]	; 0x5c
    21d8:	eor	r1, r1, #1
    21dc:	orr	r0, r1, r0
    21e0:	cmp	r0, #0
    21e4:	bne	21f8 <gen_builder_struct_field_assign+0x35c>
    21e8:	b	21ec <gen_builder_struct_field_assign+0x350>
    21ec:	movw	r0, #0
    21f0:	str	r0, [sp, #144]	; 0x90
    21f4:	b	2200 <gen_builder_struct_field_assign+0x364>
    21f8:	ldr	r0, [fp, #8]
    21fc:	str	r0, [sp, #144]	; 0x90
    2200:	ldr	r0, [sp, #144]	; 0x90
    2204:	cmp	r0, #1
    2208:	str	r0, [sp, #140]	; 0x8c
    220c:	beq	2224 <gen_builder_struct_field_assign+0x388>
    2210:	b	2214 <gen_builder_struct_field_assign+0x378>
    2214:	ldr	r0, [sp, #140]	; 0x8c
    2218:	cmp	r0, #2
    221c:	beq	22b8 <gen_builder_struct_field_assign+0x41c>
    2220:	b	234c <gen_builder_struct_field_assign+0x4b0>
    2224:	ldr	r0, [fp, #12]
    2228:	cmp	r0, #0
    222c:	beq	2278 <gen_builder_struct_field_assign+0x3dc>
    2230:	add	r2, sp, #212	; 0xd4
    2234:	ldr	r0, [fp, #-20]	; 0xffffffec
    2238:	ldr	r0, [r0, #204]	; 0xcc
    223c:	ldr	r3, [fp, #-48]	; 0xffffffd0
    2240:	ldr	r1, [fp, #-52]	; 0xffffffcc
    2244:	ldr	ip, [fp, #-48]	; 0xffffffd0
    2248:	ldr	lr, [fp, #-52]	; 0xffffffcc
    224c:	movw	r4, #0
    2250:	movt	r4, #0
    2254:	str	r1, [sp, #136]	; 0x88
    2258:	mov	r1, r4
    225c:	ldr	r4, [sp, #136]	; 0x88
    2260:	str	r4, [sp]
    2264:	str	ip, [sp, #4]
    2268:	str	lr, [sp, #8]
    226c:	bl	0 <fprintf>
    2270:	str	r0, [sp, #132]	; 0x84
    2274:	b	22b4 <gen_builder_struct_field_assign+0x418>
    2278:	add	r2, sp, #212	; 0xd4
    227c:	ldr	r0, [fp, #-20]	; 0xffffffec
    2280:	ldr	r0, [r0, #204]	; 0xcc
    2284:	ldr	r3, [fp, #-48]	; 0xffffffd0
    2288:	ldr	r1, [fp, #-52]	; 0xffffffcc
    228c:	ldr	ip, [fp, #-28]	; 0xffffffe4
    2290:	movw	lr, #0
    2294:	movt	lr, #0
    2298:	str	r1, [sp, #128]	; 0x80
    229c:	mov	r1, lr
    22a0:	ldr	lr, [sp, #128]	; 0x80
    22a4:	str	lr, [sp]
    22a8:	str	ip, [sp, #4]
    22ac:	bl	0 <fprintf>
    22b0:	str	r0, [sp, #124]	; 0x7c
    22b4:	b	23d0 <gen_builder_struct_field_assign+0x534>
    22b8:	ldr	r0, [fp, #12]
    22bc:	cmp	r0, #0
    22c0:	beq	230c <gen_builder_struct_field_assign+0x470>
    22c4:	add	r2, sp, #212	; 0xd4
    22c8:	ldr	r0, [fp, #-20]	; 0xffffffec
    22cc:	ldr	r0, [r0, #204]	; 0xcc
    22d0:	ldr	r3, [fp, #-48]	; 0xffffffd0
    22d4:	ldr	r1, [fp, #-52]	; 0xffffffcc
    22d8:	ldr	ip, [fp, #-48]	; 0xffffffd0
    22dc:	ldr	lr, [fp, #-52]	; 0xffffffcc
    22e0:	movw	r4, #0
    22e4:	movt	r4, #0
    22e8:	str	r1, [sp, #120]	; 0x78
    22ec:	mov	r1, r4
    22f0:	ldr	r4, [sp, #120]	; 0x78
    22f4:	str	r4, [sp]
    22f8:	str	ip, [sp, #4]
    22fc:	str	lr, [sp, #8]
    2300:	bl	0 <fprintf>
    2304:	str	r0, [sp, #116]	; 0x74
    2308:	b	2348 <gen_builder_struct_field_assign+0x4ac>
    230c:	add	r2, sp, #212	; 0xd4
    2310:	ldr	r0, [fp, #-20]	; 0xffffffec
    2314:	ldr	r0, [r0, #204]	; 0xcc
    2318:	ldr	r3, [fp, #-48]	; 0xffffffd0
    231c:	ldr	r1, [fp, #-52]	; 0xffffffcc
    2320:	ldr	ip, [fp, #-28]	; 0xffffffe4
    2324:	movw	lr, #0
    2328:	movt	lr, #0
    232c:	str	r1, [sp, #112]	; 0x70
    2330:	mov	r1, lr
    2334:	ldr	lr, [sp, #112]	; 0x70
    2338:	str	lr, [sp]
    233c:	str	ip, [sp, #4]
    2340:	bl	0 <fprintf>
    2344:	str	r0, [sp, #108]	; 0x6c
    2348:	b	23d0 <gen_builder_struct_field_assign+0x534>
    234c:	ldr	r0, [fp, #12]
    2350:	cmp	r0, #0
    2354:	beq	2398 <gen_builder_struct_field_assign+0x4fc>
    2358:	ldr	r0, [fp, #-20]	; 0xffffffec
    235c:	ldr	r0, [r0, #204]	; 0xcc
    2360:	ldr	r2, [fp, #-48]	; 0xffffffd0
    2364:	ldr	r3, [fp, #-52]	; 0xffffffcc
    2368:	ldr	r1, [fp, #-48]	; 0xffffffd0
    236c:	ldr	ip, [fp, #-52]	; 0xffffffcc
    2370:	movw	lr, #0
    2374:	movt	lr, #0
    2378:	str	r1, [sp, #104]	; 0x68
    237c:	mov	r1, lr
    2380:	ldr	lr, [sp, #104]	; 0x68
    2384:	str	lr, [sp]
    2388:	str	ip, [sp, #4]
    238c:	bl	0 <fprintf>
    2390:	str	r0, [sp, #100]	; 0x64
    2394:	b	23cc <gen_builder_struct_field_assign+0x530>
    2398:	ldr	r0, [fp, #-20]	; 0xffffffec
    239c:	ldr	r0, [r0, #204]	; 0xcc
    23a0:	ldr	r2, [fp, #-48]	; 0xffffffd0
    23a4:	ldr	r3, [fp, #-52]	; 0xffffffcc
    23a8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    23ac:	movw	ip, #0
    23b0:	movt	ip, #0
    23b4:	str	r1, [sp, #96]	; 0x60
    23b8:	mov	r1, ip
    23bc:	ldr	ip, [sp, #96]	; 0x60
    23c0:	str	ip, [sp]
    23c4:	bl	0 <fprintf>
    23c8:	str	r0, [sp, #92]	; 0x5c
    23cc:	b	23d0 <gen_builder_struct_field_assign+0x534>
    23d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    23d4:	add	r0, r0, #1
    23d8:	str	r0, [fp, #-28]	; 0xffffffe4
    23dc:	b	26d4 <gen_builder_struct_field_assign+0x838>
    23e0:	ldr	r0, [fp, #-40]	; 0xffffffd8
    23e4:	ldr	r0, [r0, #16]
    23e8:	bl	2a1c <scalar_type_prefix>
    23ec:	str	r0, [fp, #-64]	; 0xffffffc0
    23f0:	ldr	r0, [fp, #-40]	; 0xffffffd8
    23f4:	ldrh	r0, [r0, #72]	; 0x48
    23f8:	and	r0, r0, #4
    23fc:	cmp	r0, #0
    2400:	beq	2444 <gen_builder_struct_field_assign+0x5a8>
    2404:	ldr	r0, [fp, #-20]	; 0xffffffec
    2408:	ldr	r0, [r0, #204]	; 0xcc
    240c:	ldr	r1, [fp, #-56]	; 0xffffffc8
    2410:	add	r2, r1, #1
    2414:	str	r2, [fp, #-56]	; 0xffffffc8
    2418:	movw	r2, #0
    241c:	movt	r2, #0
    2420:	str	r1, [sp, #88]	; 0x58
    2424:	mov	r1, r2
    2428:	ldr	r2, [sp, #88]	; 0x58
    242c:	bl	0 <fprintf>
    2430:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2434:	add	r1, r1, #1
    2438:	str	r1, [fp, #-28]	; 0xffffffe4
    243c:	str	r0, [sp, #84]	; 0x54
    2440:	b	26d4 <gen_builder_struct_field_assign+0x838>
    2444:	ldr	r0, [fp, #-40]	; 0xffffffd8
    2448:	ldr	r1, [r0, #88]	; 0x58
    244c:	ldr	r0, [r0, #92]	; 0x5c
    2450:	eor	r1, r1, #1
    2454:	orr	r0, r1, r0
    2458:	cmp	r0, #0
    245c:	bne	2470 <gen_builder_struct_field_assign+0x5d4>
    2460:	b	2464 <gen_builder_struct_field_assign+0x5c8>
    2464:	movw	r0, #0
    2468:	str	r0, [sp, #80]	; 0x50
    246c:	b	2478 <gen_builder_struct_field_assign+0x5dc>
    2470:	ldr	r0, [fp, #8]
    2474:	str	r0, [sp, #80]	; 0x50
    2478:	ldr	r0, [sp, #80]	; 0x50
    247c:	cmp	r0, #1
    2480:	str	r0, [sp, #76]	; 0x4c
    2484:	beq	249c <gen_builder_struct_field_assign+0x600>
    2488:	b	248c <gen_builder_struct_field_assign+0x5f0>
    248c:	ldr	r0, [sp, #76]	; 0x4c
    2490:	cmp	r0, #2
    2494:	beq	2540 <gen_builder_struct_field_assign+0x6a4>
    2498:	b	25e4 <gen_builder_struct_field_assign+0x748>
    249c:	ldr	r0, [fp, #12]
    24a0:	cmp	r0, #0
    24a4:	beq	24f8 <gen_builder_struct_field_assign+0x65c>
    24a8:	ldr	r0, [fp, #-20]	; 0xffffffec
    24ac:	ldr	r0, [r0, #204]	; 0xcc
    24b0:	ldr	r2, [fp, #-36]	; 0xffffffdc
    24b4:	ldr	r3, [fp, #-64]	; 0xffffffc0
    24b8:	ldr	r1, [fp, #-48]	; 0xffffffd0
    24bc:	ldr	ip, [fp, #-52]	; 0xffffffcc
    24c0:	ldr	lr, [fp, #-48]	; 0xffffffd0
    24c4:	ldr	r4, [fp, #-52]	; 0xffffffcc
    24c8:	movw	r5, #0
    24cc:	movt	r5, #0
    24d0:	str	r1, [sp, #72]	; 0x48
    24d4:	mov	r1, r5
    24d8:	ldr	r5, [sp, #72]	; 0x48
    24dc:	str	r5, [sp]
    24e0:	str	ip, [sp, #4]
    24e4:	str	lr, [sp, #8]
    24e8:	str	r4, [sp, #12]
    24ec:	bl	0 <fprintf>
    24f0:	str	r0, [sp, #68]	; 0x44
    24f4:	b	253c <gen_builder_struct_field_assign+0x6a0>
    24f8:	ldr	r0, [fp, #-20]	; 0xffffffec
    24fc:	ldr	r0, [r0, #204]	; 0xcc
    2500:	ldr	r2, [fp, #-36]	; 0xffffffdc
    2504:	ldr	r3, [fp, #-64]	; 0xffffffc0
    2508:	ldr	r1, [fp, #-48]	; 0xffffffd0
    250c:	ldr	ip, [fp, #-52]	; 0xffffffcc
    2510:	ldr	lr, [fp, #-28]	; 0xffffffe4
    2514:	movw	r4, #0
    2518:	movt	r4, #0
    251c:	str	r1, [sp, #64]	; 0x40
    2520:	mov	r1, r4
    2524:	ldr	r4, [sp, #64]	; 0x40
    2528:	str	r4, [sp]
    252c:	str	ip, [sp, #4]
    2530:	str	lr, [sp, #8]
    2534:	bl	0 <fprintf>
    2538:	str	r0, [sp, #60]	; 0x3c
    253c:	b	2668 <gen_builder_struct_field_assign+0x7cc>
    2540:	ldr	r0, [fp, #12]
    2544:	cmp	r0, #0
    2548:	beq	259c <gen_builder_struct_field_assign+0x700>
    254c:	ldr	r0, [fp, #-20]	; 0xffffffec
    2550:	ldr	r0, [r0, #204]	; 0xcc
    2554:	ldr	r2, [fp, #-36]	; 0xffffffdc
    2558:	ldr	r3, [fp, #-64]	; 0xffffffc0
    255c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    2560:	ldr	ip, [fp, #-52]	; 0xffffffcc
    2564:	ldr	lr, [fp, #-48]	; 0xffffffd0
    2568:	ldr	r4, [fp, #-52]	; 0xffffffcc
    256c:	movw	r5, #0
    2570:	movt	r5, #0
    2574:	str	r1, [sp, #56]	; 0x38
    2578:	mov	r1, r5
    257c:	ldr	r5, [sp, #56]	; 0x38
    2580:	str	r5, [sp]
    2584:	str	ip, [sp, #4]
    2588:	str	lr, [sp, #8]
    258c:	str	r4, [sp, #12]
    2590:	bl	0 <fprintf>
    2594:	str	r0, [sp, #52]	; 0x34
    2598:	b	25e0 <gen_builder_struct_field_assign+0x744>
    259c:	ldr	r0, [fp, #-20]	; 0xffffffec
    25a0:	ldr	r0, [r0, #204]	; 0xcc
    25a4:	ldr	r2, [fp, #-36]	; 0xffffffdc
    25a8:	ldr	r3, [fp, #-64]	; 0xffffffc0
    25ac:	ldr	r1, [fp, #-48]	; 0xffffffd0
    25b0:	ldr	ip, [fp, #-52]	; 0xffffffcc
    25b4:	ldr	lr, [fp, #-28]	; 0xffffffe4
    25b8:	movw	r4, #0
    25bc:	movt	r4, #0
    25c0:	str	r1, [sp, #48]	; 0x30
    25c4:	mov	r1, r4
    25c8:	ldr	r4, [sp, #48]	; 0x30
    25cc:	str	r4, [sp]
    25d0:	str	ip, [sp, #4]
    25d4:	str	lr, [sp, #8]
    25d8:	bl	0 <fprintf>
    25dc:	str	r0, [sp, #44]	; 0x2c
    25e0:	b	2668 <gen_builder_struct_field_assign+0x7cc>
    25e4:	ldr	r0, [fp, #12]
    25e8:	cmp	r0, #0
    25ec:	beq	2630 <gen_builder_struct_field_assign+0x794>
    25f0:	ldr	r0, [fp, #-20]	; 0xffffffec
    25f4:	ldr	r0, [r0, #204]	; 0xcc
    25f8:	ldr	r2, [fp, #-48]	; 0xffffffd0
    25fc:	ldr	r3, [fp, #-52]	; 0xffffffcc
    2600:	ldr	r1, [fp, #-48]	; 0xffffffd0
    2604:	ldr	ip, [fp, #-52]	; 0xffffffcc
    2608:	movw	lr, #0
    260c:	movt	lr, #0
    2610:	str	r1, [sp, #40]	; 0x28
    2614:	mov	r1, lr
    2618:	ldr	lr, [sp, #40]	; 0x28
    261c:	str	lr, [sp]
    2620:	str	ip, [sp, #4]
    2624:	bl	0 <fprintf>
    2628:	str	r0, [sp, #36]	; 0x24
    262c:	b	2664 <gen_builder_struct_field_assign+0x7c8>
    2630:	ldr	r0, [fp, #-20]	; 0xffffffec
    2634:	ldr	r0, [r0, #204]	; 0xcc
    2638:	ldr	r2, [fp, #-48]	; 0xffffffd0
    263c:	ldr	r3, [fp, #-52]	; 0xffffffcc
    2640:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2644:	movw	ip, #0
    2648:	movt	ip, #0
    264c:	str	r1, [sp, #32]
    2650:	mov	r1, ip
    2654:	ldr	ip, [sp, #32]
    2658:	str	ip, [sp]
    265c:	bl	0 <fprintf>
    2660:	str	r0, [sp, #28]
    2664:	b	2668 <gen_builder_struct_field_assign+0x7cc>
    2668:	ldr	r0, [fp, #-28]	; 0xffffffe4
    266c:	add	r0, r0, #1
    2670:	str	r0, [fp, #-28]	; 0xffffffe4
    2674:	b	26d0 <gen_builder_struct_field_assign+0x834>
    2678:	movw	r0, #0
    267c:	movt	r0, #0
    2680:	ldr	r0, [r0]
    2684:	movw	r1, #0
    2688:	movt	r1, #0
    268c:	movw	r2, #0
    2690:	movt	r2, #0
    2694:	movw	r3, #993	; 0x3e1
    2698:	movw	ip, #0
    269c:	movt	ip, #0
    26a0:	str	ip, [sp]
    26a4:	bl	0 <fprintf>
    26a8:	movw	r1, #0
    26ac:	movt	r1, #0
    26b0:	str	r0, [sp, #24]
    26b4:	mov	r0, r1
    26b8:	movw	r1, #0
    26bc:	movt	r1, #0
    26c0:	movw	r2, #993	; 0x3e1
    26c4:	movw	r3, #0
    26c8:	movt	r3, #0
    26cc:	bl	0 <__assert_fail>
    26d0:	b	26d4 <gen_builder_struct_field_assign+0x838>
    26d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
    26d8:	ldr	r0, [r0]
    26dc:	str	r0, [fp, #-44]	; 0xffffffd4
    26e0:	b	1f50 <gen_builder_struct_field_assign+0xb4>
    26e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    26e8:	cmp	r0, #0
    26ec:	ble	2708 <gen_builder_struct_field_assign+0x86c>
    26f0:	ldr	r0, [fp, #-20]	; 0xffffffec
    26f4:	ldr	r0, [r0, #204]	; 0xcc
    26f8:	movw	r1, #0
    26fc:	movt	r1, #0
    2700:	bl	0 <fprintf>
    2704:	str	r0, [sp, #20]
    2708:	ldr	r0, [fp, #-28]	; 0xffffffe4
    270c:	sub	sp, fp, #16
    2710:	pop	{r4, r5, r6, r7, fp, pc}

00002714 <gen_comma>:
    2714:	push	{fp, lr}
    2718:	mov	fp, sp
    271c:	sub	sp, sp, #40	; 0x28
    2720:	str	r0, [fp, #-4]
    2724:	str	r1, [fp, #-8]
    2728:	str	r2, [fp, #-12]
    272c:	str	r3, [fp, #-16]
    2730:	ldr	r0, [fp, #-16]
    2734:	cmp	r0, #0
    2738:	movw	r0, #0
    273c:	movne	r0, #1
    2740:	tst	r0, #1
    2744:	movw	r0, #0
    2748:	movt	r0, #0
    274c:	movw	r1, #0
    2750:	movt	r1, #0
    2754:	movne	r0, r1
    2758:	str	r0, [sp, #20]
    275c:	ldr	r0, [fp, #-12]
    2760:	cmp	r0, #0
    2764:	bne	276c <gen_comma+0x58>
    2768:	b	282c <gen_comma+0x118>
    276c:	ldr	r0, [fp, #-8]
    2770:	cmp	r0, #0
    2774:	bne	27c0 <gen_comma+0xac>
    2778:	ldr	r0, [fp, #-12]
    277c:	cmp	r0, #4
    2780:	ble	27a4 <gen_comma+0x90>
    2784:	ldr	r0, [fp, #-4]
    2788:	ldr	r0, [r0, #204]	; 0xcc
    278c:	ldr	r2, [sp, #20]
    2790:	movw	r1, #0
    2794:	movt	r1, #0
    2798:	bl	0 <fprintf>
    279c:	str	r0, [sp, #16]
    27a0:	b	27bc <gen_comma+0xa8>
    27a4:	ldr	r0, [fp, #-4]
    27a8:	ldr	r0, [r0, #204]	; 0xcc
    27ac:	movw	r1, #0
    27b0:	movt	r1, #0
    27b4:	bl	0 <fprintf>
    27b8:	str	r0, [sp, #12]
    27bc:	b	282c <gen_comma+0x118>
    27c0:	ldr	r0, [fp, #-8]
    27c4:	asr	r1, r0, #31
    27c8:	add	r1, r0, r1, lsr #30
    27cc:	bic	r1, r1, #3
    27d0:	sub	r0, r0, r1
    27d4:	cmp	r0, #0
    27d8:	bne	27f0 <gen_comma+0xdc>
    27dc:	ldr	r0, [fp, #-12]
    27e0:	ldr	r1, [fp, #-8]
    27e4:	sub	r0, r0, r1
    27e8:	cmp	r0, #2
    27ec:	bgt	280c <gen_comma+0xf8>
    27f0:	ldr	r0, [fp, #-4]
    27f4:	ldr	r0, [r0, #204]	; 0xcc
    27f8:	movw	r1, #0
    27fc:	movt	r1, #0
    2800:	bl	0 <fprintf>
    2804:	str	r0, [sp, #8]
    2808:	b	2828 <gen_comma+0x114>
    280c:	ldr	r0, [fp, #-4]
    2810:	ldr	r0, [r0, #204]	; 0xcc
    2814:	ldr	r2, [sp, #20]
    2818:	movw	r1, #0
    281c:	movt	r1, #0
    2820:	bl	0 <fprintf>
    2824:	str	r0, [sp, #4]
    2828:	b	282c <gen_comma+0x118>
    282c:	mov	sp, fp
    2830:	pop	{fp, pc}

00002834 <scalar_type_ns>:
    2834:	sub	sp, sp, #12
    2838:	str	r0, [sp, #8]
    283c:	str	r1, [sp, #4]
    2840:	ldr	r0, [sp, #8]
    2844:	cmp	r0, #5
    2848:	bne	2858 <scalar_type_ns+0x24>
    284c:	ldr	r0, [sp, #4]
    2850:	str	r0, [sp]
    2854:	b	2868 <scalar_type_ns+0x34>
    2858:	movw	r0, #0
    285c:	movt	r0, #0
    2860:	str	r0, [sp]
    2864:	b	2868 <scalar_type_ns+0x34>
    2868:	ldr	r0, [sp]
    286c:	add	sp, sp, #12
    2870:	bx	lr

00002874 <scalar_type_name>:
    2874:	push	{fp, lr}
    2878:	mov	fp, sp
    287c:	sub	sp, sp, #24
    2880:	str	r0, [fp, #-4]
    2884:	ldr	r0, [fp, #-4]
    2888:	sub	r0, r0, #1
    288c:	cmp	r0, #10
    2890:	str	r0, [sp, #12]
    2894:	bhi	2984 <scalar_type_name+0x110>
    2898:	add	r0, pc, #8
    289c:	ldr	r1, [sp, #12]
    28a0:	ldr	r0, [r0, r1, lsl #2]
    28a4:	mov	pc, r0
    28a8:	.word	0x000028d4
    28ac:	.word	0x000028e4
    28b0:	.word	0x000028f4
    28b4:	.word	0x00002904
    28b8:	.word	0x00002914
    28bc:	.word	0x00002924
    28c0:	.word	0x00002934
    28c4:	.word	0x00002944
    28c8:	.word	0x00002954
    28cc:	.word	0x00002974
    28d0:	.word	0x00002964
    28d4:	movw	r0, #0
    28d8:	movt	r0, #0
    28dc:	str	r0, [fp, #-8]
    28e0:	b	29dc <scalar_type_name+0x168>
    28e4:	movw	r0, #0
    28e8:	movt	r0, #0
    28ec:	str	r0, [fp, #-8]
    28f0:	b	29dc <scalar_type_name+0x168>
    28f4:	movw	r0, #0
    28f8:	movt	r0, #0
    28fc:	str	r0, [fp, #-8]
    2900:	b	29dc <scalar_type_name+0x168>
    2904:	movw	r0, #0
    2908:	movt	r0, #0
    290c:	str	r0, [fp, #-8]
    2910:	b	29dc <scalar_type_name+0x168>
    2914:	movw	r0, #0
    2918:	movt	r0, #0
    291c:	str	r0, [fp, #-8]
    2920:	b	29dc <scalar_type_name+0x168>
    2924:	movw	r0, #0
    2928:	movt	r0, #0
    292c:	str	r0, [fp, #-8]
    2930:	b	29dc <scalar_type_name+0x168>
    2934:	movw	r0, #0
    2938:	movt	r0, #0
    293c:	str	r0, [fp, #-8]
    2940:	b	29dc <scalar_type_name+0x168>
    2944:	movw	r0, #0
    2948:	movt	r0, #0
    294c:	str	r0, [fp, #-8]
    2950:	b	29dc <scalar_type_name+0x168>
    2954:	movw	r0, #0
    2958:	movt	r0, #0
    295c:	str	r0, [fp, #-8]
    2960:	b	29dc <scalar_type_name+0x168>
    2964:	movw	r0, #0
    2968:	movt	r0, #0
    296c:	str	r0, [fp, #-8]
    2970:	b	29dc <scalar_type_name+0x168>
    2974:	movw	r0, #0
    2978:	movt	r0, #0
    297c:	str	r0, [fp, #-8]
    2980:	b	29dc <scalar_type_name+0x168>
    2984:	movw	r0, #0
    2988:	movt	r0, #0
    298c:	ldr	r0, [r0]
    2990:	movw	r1, #0
    2994:	movt	r1, #0
    2998:	movw	r2, #0
    299c:	movt	r2, #0
    29a0:	movw	r3, #141	; 0x8d
    29a4:	movw	ip, #0
    29a8:	movt	ip, #0
    29ac:	str	ip, [sp]
    29b0:	bl	0 <fprintf>
    29b4:	movw	r1, #0
    29b8:	movt	r1, #0
    29bc:	str	r0, [sp, #8]
    29c0:	mov	r0, r1
    29c4:	movw	r1, #0
    29c8:	movt	r1, #0
    29cc:	movw	r2, #141	; 0x8d
    29d0:	movw	r3, #0
    29d4:	movt	r3, #0
    29d8:	bl	0 <__assert_fail>
    29dc:	ldr	r0, [fp, #-8]
    29e0:	mov	sp, fp
    29e4:	pop	{fp, pc}

000029e8 <symbol_name>:
    29e8:	push	{fp, lr}
    29ec:	mov	fp, sp
    29f0:	sub	sp, sp, #16
    29f4:	str	r0, [fp, #-4]
    29f8:	str	r1, [sp, #8]
    29fc:	str	r2, [sp, #4]
    2a00:	ldr	r0, [fp, #-4]
    2a04:	ldr	r0, [r0, #4]
    2a08:	ldr	r1, [sp, #8]
    2a0c:	ldr	r2, [sp, #4]
    2a10:	bl	2b90 <token_name>
    2a14:	mov	sp, fp
    2a18:	pop	{fp, pc}

00002a1c <scalar_type_prefix>:
    2a1c:	push	{fp, lr}
    2a20:	mov	fp, sp
    2a24:	sub	sp, sp, #24
    2a28:	str	r0, [fp, #-4]
    2a2c:	ldr	r0, [fp, #-4]
    2a30:	sub	r0, r0, #1
    2a34:	cmp	r0, #10
    2a38:	str	r0, [sp, #12]
    2a3c:	bhi	2b2c <scalar_type_prefix+0x110>
    2a40:	add	r0, pc, #8
    2a44:	ldr	r1, [sp, #12]
    2a48:	ldr	r0, [r0, r1, lsl #2]
    2a4c:	mov	pc, r0
    2a50:	.word	0x00002a7c
    2a54:	.word	0x00002a8c
    2a58:	.word	0x00002a9c
    2a5c:	.word	0x00002aac
    2a60:	.word	0x00002abc
    2a64:	.word	0x00002acc
    2a68:	.word	0x00002adc
    2a6c:	.word	0x00002aec
    2a70:	.word	0x00002afc
    2a74:	.word	0x00002b1c
    2a78:	.word	0x00002b0c
    2a7c:	movw	r0, #0
    2a80:	movt	r0, #0
    2a84:	str	r0, [fp, #-8]
    2a88:	b	2b84 <scalar_type_prefix+0x168>
    2a8c:	movw	r0, #0
    2a90:	movt	r0, #0
    2a94:	str	r0, [fp, #-8]
    2a98:	b	2b84 <scalar_type_prefix+0x168>
    2a9c:	movw	r0, #0
    2aa0:	movt	r0, #0
    2aa4:	str	r0, [fp, #-8]
    2aa8:	b	2b84 <scalar_type_prefix+0x168>
    2aac:	movw	r0, #0
    2ab0:	movt	r0, #0
    2ab4:	str	r0, [fp, #-8]
    2ab8:	b	2b84 <scalar_type_prefix+0x168>
    2abc:	movw	r0, #0
    2ac0:	movt	r0, #0
    2ac4:	str	r0, [fp, #-8]
    2ac8:	b	2b84 <scalar_type_prefix+0x168>
    2acc:	movw	r0, #0
    2ad0:	movt	r0, #0
    2ad4:	str	r0, [fp, #-8]
    2ad8:	b	2b84 <scalar_type_prefix+0x168>
    2adc:	movw	r0, #0
    2ae0:	movt	r0, #0
    2ae4:	str	r0, [fp, #-8]
    2ae8:	b	2b84 <scalar_type_prefix+0x168>
    2aec:	movw	r0, #0
    2af0:	movt	r0, #0
    2af4:	str	r0, [fp, #-8]
    2af8:	b	2b84 <scalar_type_prefix+0x168>
    2afc:	movw	r0, #0
    2b00:	movt	r0, #0
    2b04:	str	r0, [fp, #-8]
    2b08:	b	2b84 <scalar_type_prefix+0x168>
    2b0c:	movw	r0, #0
    2b10:	movt	r0, #0
    2b14:	str	r0, [fp, #-8]
    2b18:	b	2b84 <scalar_type_prefix+0x168>
    2b1c:	movw	r0, #0
    2b20:	movt	r0, #0
    2b24:	str	r0, [fp, #-8]
    2b28:	b	2b84 <scalar_type_prefix+0x168>
    2b2c:	movw	r0, #0
    2b30:	movt	r0, #0
    2b34:	ldr	r0, [r0]
    2b38:	movw	r1, #0
    2b3c:	movt	r1, #0
    2b40:	movw	r2, #0
    2b44:	movt	r2, #0
    2b48:	movw	r3, #96	; 0x60
    2b4c:	movw	ip, #0
    2b50:	movt	ip, #0
    2b54:	str	ip, [sp]
    2b58:	bl	0 <fprintf>
    2b5c:	movw	r1, #0
    2b60:	movt	r1, #0
    2b64:	str	r0, [sp, #8]
    2b68:	mov	r0, r1
    2b6c:	movw	r1, #0
    2b70:	movt	r1, #0
    2b74:	movw	r2, #96	; 0x60
    2b78:	movw	r3, #0
    2b7c:	movt	r3, #0
    2b80:	bl	0 <__assert_fail>
    2b84:	ldr	r0, [fp, #-8]
    2b88:	mov	sp, fp
    2b8c:	pop	{fp, pc}

00002b90 <token_name>:
    2b90:	sub	sp, sp, #12
    2b94:	str	r0, [sp, #8]
    2b98:	str	r1, [sp, #4]
    2b9c:	str	r2, [sp]
    2ba0:	ldr	r0, [sp, #8]
    2ba4:	ldr	r0, [r0, #4]
    2ba8:	ldr	r1, [sp, #4]
    2bac:	str	r0, [r1]
    2bb0:	ldr	r0, [sp, #8]
    2bb4:	ldr	r0, [r0]
    2bb8:	ldr	r1, [sp]
    2bbc:	str	r0, [r1]
    2bc0:	add	sp, sp, #12
    2bc4:	bx	lr

00002bc8 <gen_union_typedefs>:
    2bc8:	push	{r4, r5, fp, lr}
    2bcc:	add	fp, sp, #8
    2bd0:	sub	sp, sp, #256	; 0x100
    2bd4:	str	r0, [fp, #-12]
    2bd8:	ldr	r0, [fp, #-12]
    2bdc:	str	r0, [fp, #-16]
    2be0:	movw	r0, #0
    2be4:	str	r0, [fp, #-24]	; 0xffffffe8
    2be8:	add	r0, sp, #20
    2bec:	movw	r1, #0
    2bf0:	and	r1, r1, #255	; 0xff
    2bf4:	movw	r2, #220	; 0xdc
    2bf8:	bl	0 <memset>
    2bfc:	ldr	r0, [fp, #-12]
    2c00:	ldr	r0, [r0, #208]	; 0xd0
    2c04:	ldr	r0, [r0, #40]	; 0x28
    2c08:	str	r0, [fp, #-20]	; 0xffffffec
    2c0c:	ldr	r0, [fp, #-20]	; 0xffffffec
    2c10:	movw	r1, #0
    2c14:	cmp	r0, r1
    2c18:	beq	2c9c <gen_union_typedefs+0xd4>
    2c1c:	ldr	r0, [fp, #-20]	; 0xffffffec
    2c20:	ldrh	r0, [r0, #8]
    2c24:	cmp	r0, #4
    2c28:	bne	2c84 <gen_union_typedefs+0xbc>
    2c2c:	b	2c30 <gen_union_typedefs+0x68>
    2c30:	ldr	r0, [fp, #-20]	; 0xffffffec
    2c34:	add	r1, sp, #20
    2c38:	bl	14e0 <fb_compound_name>
    2c3c:	add	r0, sp, #20
    2c40:	ldr	r1, [fp, #-12]
    2c44:	ldr	r1, [r1, #204]	; 0xcc
    2c48:	ldr	r2, [fp, #-16]
    2c4c:	ldr	lr, [fp, #-16]
    2c50:	str	r0, [sp, #16]
    2c54:	mov	r0, r1
    2c58:	movw	r1, #0
    2c5c:	movt	r1, #0
    2c60:	ldr	r3, [sp, #16]
    2c64:	str	lr, [sp]
    2c68:	ldr	lr, [sp, #16]
    2c6c:	str	lr, [sp, #4]
    2c70:	bl	0 <fprintf>
    2c74:	movw	r1, #1
    2c78:	str	r1, [fp, #-24]	; 0xffffffe8
    2c7c:	str	r0, [sp, #12]
    2c80:	b	2c88 <gen_union_typedefs+0xc0>
    2c84:	b	2c8c <gen_union_typedefs+0xc4>
    2c88:	b	2c8c <gen_union_typedefs+0xc4>
    2c8c:	ldr	r0, [fp, #-20]	; 0xffffffec
    2c90:	ldr	r0, [r0]
    2c94:	str	r0, [fp, #-20]	; 0xffffffec
    2c98:	b	2c0c <gen_union_typedefs+0x44>
    2c9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    2ca0:	cmp	r0, #0
    2ca4:	beq	2cc0 <gen_union_typedefs+0xf8>
    2ca8:	ldr	r0, [fp, #-12]
    2cac:	ldr	r0, [r0, #204]	; 0xcc
    2cb0:	movw	r1, #0
    2cb4:	movt	r1, #0
    2cb8:	bl	0 <fprintf>
    2cbc:	str	r0, [sp, #8]
    2cc0:	movw	r0, #0
    2cc4:	sub	sp, fp, #8
    2cc8:	pop	{r4, r5, fp, pc}

00002ccc <gen_required_table_fields>:
    2ccc:	push	{r4, r5, fp, lr}
    2cd0:	add	fp, sp, #8
    2cd4:	sub	sp, sp, #272	; 0x110
    2cd8:	str	r0, [fp, #-12]
    2cdc:	str	r1, [fp, #-16]
    2ce0:	ldr	r0, [fp, #-12]
    2ce4:	str	r0, [fp, #-20]	; 0xffffffec
    2ce8:	add	r0, sp, #24
    2cec:	movw	r1, #0
    2cf0:	and	r1, r1, #255	; 0xff
    2cf4:	movw	r2, #220	; 0xdc
    2cf8:	bl	0 <memset>
    2cfc:	ldr	r0, [fp, #-16]
    2d00:	bl	4070 <get_create_table_arg_count>
    2d04:	str	r0, [fp, #-36]	; 0xffffffdc
    2d08:	movw	r0, #0
    2d0c:	str	r0, [fp, #-32]	; 0xffffffe0
    2d10:	ldr	r0, [fp, #-16]
    2d14:	add	r1, sp, #24
    2d18:	bl	14e0 <fb_compound_name>
    2d1c:	add	r3, sp, #24
    2d20:	ldr	r0, [fp, #-12]
    2d24:	ldr	r0, [r0, #204]	; 0xcc
    2d28:	ldr	r2, [fp, #-20]	; 0xffffffec
    2d2c:	movw	r1, #0
    2d30:	movt	r1, #0
    2d34:	bl	0 <fprintf>
    2d38:	ldr	r1, [fp, #-16]
    2d3c:	ldr	r1, [r1, #20]
    2d40:	str	r1, [fp, #-28]	; 0xffffffe4
    2d44:	str	r0, [sp, #20]
    2d48:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2d4c:	movw	r1, #0
    2d50:	cmp	r0, r1
    2d54:	beq	2e08 <gen_required_table_fields+0x13c>
    2d58:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2d5c:	str	r0, [fp, #-24]	; 0xffffffe8
    2d60:	ldr	r0, [fp, #-24]	; 0xffffffe8
    2d64:	ldrh	r0, [r0, #72]	; 0x48
    2d68:	and	r0, r0, #4
    2d6c:	cmp	r0, #0
    2d70:	beq	2d78 <gen_required_table_fields+0xac>
    2d74:	b	2df8 <gen_required_table_fields+0x12c>
    2d78:	ldr	r0, [fp, #-24]	; 0xffffffe8
    2d7c:	ldrh	r0, [r0, #72]	; 0x48
    2d80:	and	r0, r0, #256	; 0x100
    2d84:	cmp	r0, #0
    2d88:	beq	2df4 <gen_required_table_fields+0x128>
    2d8c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    2d90:	cmp	r0, #0
    2d94:	ble	2db0 <gen_required_table_fields+0xe4>
    2d98:	ldr	r0, [fp, #-12]
    2d9c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    2da0:	ldr	r2, [fp, #-36]	; 0xffffffdc
    2da4:	movw	r3, #0
    2da8:	bl	2714 <gen_comma>
    2dac:	b	2dc8 <gen_required_table_fields+0xfc>
    2db0:	ldr	r0, [fp, #-12]
    2db4:	ldr	r0, [r0, #204]	; 0xcc
    2db8:	movw	r1, #0
    2dbc:	movt	r1, #0
    2dc0:	bl	0 <fprintf>
    2dc4:	str	r0, [sp, #16]
    2dc8:	ldr	r0, [fp, #-12]
    2dcc:	ldr	r0, [r0, #204]	; 0xcc
    2dd0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    2dd4:	ldr	r2, [r1, #96]	; 0x60
    2dd8:	movw	r1, #0
    2ddc:	movt	r1, #0
    2de0:	bl	0 <fprintf>
    2de4:	ldr	r1, [fp, #-32]	; 0xffffffe0
    2de8:	add	r1, r1, #1
    2dec:	str	r1, [fp, #-32]	; 0xffffffe0
    2df0:	str	r0, [sp, #12]
    2df4:	b	2df8 <gen_required_table_fields+0x12c>
    2df8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2dfc:	ldr	r0, [r0]
    2e00:	str	r0, [fp, #-28]	; 0xffffffe4
    2e04:	b	2d48 <gen_required_table_fields+0x7c>
    2e08:	ldr	r0, [fp, #-32]	; 0xffffffe0
    2e0c:	cmp	r0, #0
    2e10:	ble	2e30 <gen_required_table_fields+0x164>
    2e14:	ldr	r0, [fp, #-12]
    2e18:	ldr	r0, [r0, #204]	; 0xcc
    2e1c:	movw	r1, #0
    2e20:	movt	r1, #0
    2e24:	bl	0 <fprintf>
    2e28:	str	r0, [sp, #8]
    2e2c:	b	2e48 <gen_required_table_fields+0x17c>
    2e30:	ldr	r0, [fp, #-12]
    2e34:	ldr	r0, [r0, #204]	; 0xcc
    2e38:	movw	r1, #0
    2e3c:	movt	r1, #0
    2e40:	bl	0 <fprintf>
    2e44:	str	r0, [sp, #4]
    2e48:	ldr	r0, [fp, #-32]	; 0xffffffe0
    2e4c:	sub	sp, fp, #8
    2e50:	pop	{r4, r5, fp, pc}

00002e54 <gen_builder_table>:
    2e54:	push	{r4, r5, fp, lr}
    2e58:	add	fp, sp, #8
    2e5c:	sub	sp, sp, #264	; 0x108
    2e60:	str	r0, [fp, #-12]
    2e64:	str	r1, [fp, #-16]
    2e68:	ldr	r0, [fp, #-12]
    2e6c:	str	r0, [fp, #-20]	; 0xffffffec
    2e70:	add	r0, sp, #32
    2e74:	mov	r1, #0
    2e78:	mov	r2, #220	; 0xdc
    2e7c:	str	r0, [sp, #28]
    2e80:	bl	0 <memset>
    2e84:	ldr	r1, [fp, #-16]
    2e88:	str	r0, [sp, #24]
    2e8c:	mov	r0, r1
    2e90:	ldr	r1, [sp, #28]
    2e94:	bl	14e0 <fb_compound_name>
    2e98:	ldr	r0, [fp, #-12]
    2e9c:	ldr	r0, [r0, #204]	; 0xcc
    2ea0:	ldr	r1, [fp, #-20]	; 0xffffffec
    2ea4:	mov	r2, r1
    2ea8:	ldr	lr, [fp, #-16]
    2eac:	ldr	r3, [lr, #96]	; 0x60
    2eb0:	ldr	lr, [lr, #100]	; 0x64
    2eb4:	mov	ip, sp
    2eb8:	str	lr, [ip, #12]
    2ebc:	str	r3, [ip, #8]
    2ec0:	ldr	r3, [sp, #28]
    2ec4:	str	r3, [ip]
    2ec8:	movw	ip, #0
    2ecc:	movt	ip, #0
    2ed0:	str	r1, [sp, #20]
    2ed4:	mov	r1, ip
    2ed8:	ldr	r3, [sp, #20]
    2edc:	bl	0 <fprintf>
    2ee0:	movw	r1, #0
    2ee4:	str	r0, [sp, #16]
    2ee8:	mov	r0, r1
    2eec:	sub	sp, fp, #8
    2ef0:	pop	{r4, r5, fp, pc}

00002ef4 <gen_builder_create_table_decl>:
    2ef4:	push	{r4, r5, fp, lr}
    2ef8:	add	fp, sp, #8
    2efc:	sub	sp, sp, #280	; 0x118
    2f00:	str	r0, [fp, #-12]
    2f04:	str	r1, [fp, #-16]
    2f08:	ldr	r0, [fp, #-12]
    2f0c:	str	r0, [fp, #-20]	; 0xffffffec
    2f10:	add	r0, sp, #44	; 0x2c
    2f14:	mov	r1, r0
    2f18:	str	r0, [sp, #40]	; 0x28
    2f1c:	mov	r0, r1
    2f20:	movw	r1, #0
    2f24:	and	r1, r1, #255	; 0xff
    2f28:	movw	r2, #220	; 0xdc
    2f2c:	bl	0 <memset>
    2f30:	ldr	r0, [fp, #-16]
    2f34:	ldr	r1, [sp, #40]	; 0x28
    2f38:	bl	14e0 <fb_compound_name>
    2f3c:	ldr	r0, [fp, #-16]
    2f40:	bl	4070 <get_create_table_arg_count>
    2f44:	add	r2, sp, #44	; 0x2c
    2f48:	str	r0, [fp, #-24]	; 0xffffffe8
    2f4c:	ldr	r0, [fp, #-12]
    2f50:	ldr	r0, [r0, #204]	; 0xcc
    2f54:	movw	r1, #0
    2f58:	movt	r1, #0
    2f5c:	bl	0 <fprintf>
    2f60:	ldr	r1, [fp, #-12]
    2f64:	ldr	r2, [fp, #-16]
    2f68:	ldr	lr, [fp, #-24]	; 0xffffffe8
    2f6c:	str	r0, [sp, #36]	; 0x24
    2f70:	mov	r0, r1
    2f74:	mov	r1, r2
    2f78:	mov	r2, lr
    2f7c:	movw	r3, #1
    2f80:	bl	40e4 <gen_builder_table_args>
    2f84:	add	r2, sp, #44	; 0x2c
    2f88:	ldr	r1, [fp, #-12]
    2f8c:	ldr	r1, [r1, #204]	; 0xcc
    2f90:	str	r0, [sp, #32]
    2f94:	mov	r0, r1
    2f98:	movw	r1, #0
    2f9c:	movt	r1, #0
    2fa0:	bl	0 <fprintf>
    2fa4:	ldr	r1, [fp, #-12]
    2fa8:	ldr	r2, [fp, #-16]
    2fac:	ldr	r3, [fp, #-24]	; 0xffffffe8
    2fb0:	str	r0, [sp, #28]
    2fb4:	mov	r0, r1
    2fb8:	mov	r1, r2
    2fbc:	mov	r2, r3
    2fc0:	movw	r3, #1
    2fc4:	bl	45fc <gen_builder_table_call_list>
    2fc8:	ldr	r1, [fp, #-12]
    2fcc:	ldr	r1, [r1, #204]	; 0xcc
    2fd0:	str	r0, [sp, #24]
    2fd4:	mov	r0, r1
    2fd8:	movw	r1, #0
    2fdc:	movt	r1, #0
    2fe0:	bl	0 <fprintf>
    2fe4:	add	r1, sp, #44	; 0x2c
    2fe8:	ldr	r2, [fp, #-12]
    2fec:	ldr	r2, [r2, #204]	; 0xcc
    2ff0:	ldr	r3, [fp, #-20]	; 0xffffffec
    2ff4:	str	r0, [sp, #20]
    2ff8:	mov	r0, r2
    2ffc:	movw	r2, #0
    3000:	movt	r2, #0
    3004:	str	r1, [sp, #16]
    3008:	mov	r1, r2
    300c:	ldr	r2, [sp, #16]
    3010:	ldr	lr, [sp, #16]
    3014:	str	r3, [sp, #12]
    3018:	mov	r3, lr
    301c:	ldr	ip, [sp, #12]
    3020:	str	ip, [sp]
    3024:	str	lr, [sp, #4]
    3028:	bl	0 <fprintf>
    302c:	movw	r1, #0
    3030:	str	r0, [sp, #8]
    3034:	mov	r0, r1
    3038:	sub	sp, fp, #8
    303c:	pop	{r4, r5, fp, pc}

00003040 <gen_unions>:
    3040:	push	{fp, lr}
    3044:	mov	fp, sp
    3048:	sub	sp, sp, #24
    304c:	str	r0, [fp, #-4]
    3050:	movw	r0, #0
    3054:	str	r0, [sp, #12]
    3058:	ldr	r0, [fp, #-4]
    305c:	ldr	r0, [r0, #208]	; 0xd0
    3060:	ldr	r0, [r0, #40]	; 0x28
    3064:	str	r0, [fp, #-8]
    3068:	ldr	r0, [fp, #-8]
    306c:	movw	r1, #0
    3070:	cmp	r0, r1
    3074:	beq	30c0 <gen_unions+0x80>
    3078:	ldr	r0, [fp, #-8]
    307c:	ldrh	r0, [r0, #8]
    3080:	cmp	r0, #4
    3084:	bne	30a8 <gen_unions+0x68>
    3088:	b	308c <gen_unions+0x4c>
    308c:	ldr	r0, [fp, #-4]
    3090:	ldr	r1, [fp, #-8]
    3094:	bl	46bc <gen_union>
    3098:	movw	r1, #1
    309c:	str	r1, [sp, #12]
    30a0:	str	r0, [sp, #8]
    30a4:	b	30ac <gen_unions+0x6c>
    30a8:	b	30b0 <gen_unions+0x70>
    30ac:	b	30b0 <gen_unions+0x70>
    30b0:	ldr	r0, [fp, #-8]
    30b4:	ldr	r0, [r0]
    30b8:	str	r0, [fp, #-8]
    30bc:	b	3068 <gen_unions+0x28>
    30c0:	ldr	r0, [sp, #12]
    30c4:	cmp	r0, #0
    30c8:	beq	30e4 <gen_unions+0xa4>
    30cc:	ldr	r0, [fp, #-4]
    30d0:	ldr	r0, [r0, #204]	; 0xcc
    30d4:	movw	r1, #0
    30d8:	movt	r1, #0
    30dc:	bl	0 <fprintf>
    30e0:	str	r0, [sp, #4]
    30e4:	movw	r0, #0
    30e8:	mov	sp, fp
    30ec:	pop	{fp, pc}

000030f0 <gen_builder_table_fields>:
    30f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    30f4:	add	fp, sp, #28
    30f8:	sub	sp, sp, #852	; 0x354
    30fc:	str	r0, [fp, #-36]	; 0xffffffdc
    3100:	str	r1, [fp, #-40]	; 0xffffffd8
    3104:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3108:	str	r0, [fp, #-44]	; 0xffffffd4
    310c:	sub	r0, fp, #292	; 0x124
    3110:	mov	r1, r0
    3114:	str	r0, [sp, #264]	; 0x108
    3118:	mov	r0, r1
    311c:	movw	r1, #0
    3120:	and	r2, r1, #255	; 0xff
    3124:	str	r1, [sp, #260]	; 0x104
    3128:	mov	r1, r2
    312c:	movw	r2, #220	; 0xdc
    3130:	str	r2, [sp, #256]	; 0x100
    3134:	bl	0 <memset>
    3138:	add	r0, sp, #368	; 0x170
    313c:	ldr	r1, [sp, #260]	; 0x104
    3140:	and	r1, r1, #255	; 0xff
    3144:	ldr	r2, [sp, #256]	; 0x100
    3148:	bl	0 <memset>
    314c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    3150:	ldr	r1, [sp, #264]	; 0x108
    3154:	bl	14e0 <fb_compound_name>
    3158:	ldr	r0, [fp, #-40]	; 0xffffffd8
    315c:	ldr	r0, [r0, #20]
    3160:	str	r0, [fp, #-52]	; 0xffffffcc
    3164:	ldr	r0, [fp, #-52]	; 0xffffffcc
    3168:	movw	r1, #0
    316c:	cmp	r0, r1
    3170:	beq	3cc0 <gen_builder_table_fields+0xbd0>
    3174:	ldr	r0, [fp, #-52]	; 0xffffffcc
    3178:	str	r0, [fp, #-48]	; 0xffffffd0
    317c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3180:	sub	r1, fp, #72	; 0x48
    3184:	sub	r2, fp, #56	; 0x38
    3188:	bl	29e8 <symbol_name>
    318c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3190:	ldrh	r0, [r0, #72]	; 0x48
    3194:	and	r0, r0, #4
    3198:	cmp	r0, #0
    319c:	beq	31d8 <gen_builder_table_fields+0xe8>
    31a0:	sub	r2, fp, #292	; 0x124
    31a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
    31a8:	ldr	r0, [r0, #204]	; 0xcc
    31ac:	ldr	r3, [fp, #-72]	; 0xffffffb8
    31b0:	ldr	r1, [fp, #-56]	; 0xffffffc8
    31b4:	movw	ip, #0
    31b8:	movt	ip, #0
    31bc:	str	r1, [sp, #252]	; 0xfc
    31c0:	mov	r1, ip
    31c4:	ldr	ip, [sp, #252]	; 0xfc
    31c8:	str	ip, [sp]
    31cc:	bl	0 <fprintf>
    31d0:	str	r0, [sp, #248]	; 0xf8
    31d4:	b	3cb0 <gen_builder_table_fields+0xbc0>
    31d8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    31dc:	ldrh	r0, [r0, #24]
    31e0:	sub	r0, r0, #7
    31e4:	cmp	r0, #8
    31e8:	str	r0, [sp, #244]	; 0xf4
    31ec:	bhi	3c54 <gen_builder_table_fields+0xb64>
    31f0:	add	r0, pc, #8
    31f4:	ldr	r1, [sp, #244]	; 0xf4
    31f8:	ldr	r0, [r0, r1, lsl #2]
    31fc:	mov	pc, r0
    3200:	.word	0x00003354
    3204:	.word	0x00003224
    3208:	.word	0x00003608
    320c:	.word	0x000035a4
    3210:	.word	0x00003c54
    3214:	.word	0x00003c54
    3218:	.word	0x00003c54
    321c:	.word	0x0000366c
    3220:	.word	0x0000396c
    3224:	add	r0, sp, #268	; 0x10c
    3228:	ldr	r1, [fp, #-48]	; 0xffffffd0
    322c:	ldr	r1, [r1, #16]
    3230:	ldr	r2, [fp, #-44]	; 0xffffffd4
    3234:	str	r0, [sp, #240]	; 0xf0
    3238:	mov	r0, r1
    323c:	mov	r1, r2
    3240:	bl	2834 <scalar_type_ns>
    3244:	str	r0, [fp, #-68]	; 0xffffffbc
    3248:	ldr	r0, [fp, #-48]	; 0xffffffd0
    324c:	ldr	r0, [r0, #16]
    3250:	bl	2874 <scalar_type_name>
    3254:	str	r0, [fp, #-64]	; 0xffffffc0
    3258:	ldr	r0, [fp, #-48]	; 0xffffffd0
    325c:	ldr	r0, [r0, #16]
    3260:	bl	2a1c <scalar_type_prefix>
    3264:	str	r0, [fp, #-60]	; 0xffffffc4
    3268:	ldr	r0, [fp, #-48]	; 0xffffffd0
    326c:	ldr	r1, [r0, #16]
    3270:	add	r0, r0, #48	; 0x30
    3274:	add	r2, sp, #268	; 0x10c
    3278:	str	r0, [sp, #236]	; 0xec
    327c:	mov	r0, r1
    3280:	ldr	r1, [sp, #236]	; 0xec
    3284:	bl	4988 <print_literal>
    3288:	ldr	r1, [fp, #-36]	; 0xffffffdc
    328c:	ldr	r1, [r1, #204]	; 0xcc
    3290:	ldr	r2, [fp, #-44]	; 0xffffffd4
    3294:	mov	lr, r2
    3298:	ldr	r3, [fp, #-48]	; 0xffffffd0
    329c:	ldr	ip, [r3, #88]	; 0x58
    32a0:	ldr	r4, [r3, #92]	; 0x5c
    32a4:	ldr	r5, [r3, #96]	; 0x60
    32a8:	ldr	r3, [r3, #100]	; 0x64
    32ac:	mov	r6, r2
    32b0:	sub	r7, fp, #292	; 0x124
    32b4:	ldr	r8, [fp, #-72]	; 0xffffffb8
    32b8:	ldr	r9, [fp, #-56]	; 0xffffffc8
    32bc:	ldr	sl, [fp, #-60]	; 0xffffffc4
    32c0:	str	r0, [sp, #232]	; 0xe8
    32c4:	ldr	r0, [fp, #-68]	; 0xffffffbc
    32c8:	str	r0, [sp, #228]	; 0xe4
    32cc:	ldr	r0, [fp, #-64]	; 0xffffffc0
    32d0:	str	r0, [sp, #224]	; 0xe0
    32d4:	ldr	r0, [fp, #-48]	; 0xffffffd0
    32d8:	ldrh	r0, [r0, #74]	; 0x4a
    32dc:	str	r0, [sp, #220]	; 0xdc
    32e0:	mov	r0, sp
    32e4:	str	r0, [sp, #216]	; 0xd8
    32e8:	ldr	r0, [sp, #240]	; 0xf0
    32ec:	str	r1, [sp, #212]	; 0xd4
    32f0:	ldr	r1, [sp, #216]	; 0xd8
    32f4:	str	r0, [r1, #52]	; 0x34
    32f8:	ldr	r0, [sp, #220]	; 0xdc
    32fc:	str	r0, [r1, #48]	; 0x30
    3300:	str	r4, [r1, #44]	; 0x2c
    3304:	str	ip, [r1, #40]	; 0x28
    3308:	ldr	ip, [sp, #224]	; 0xe0
    330c:	str	ip, [r1, #36]	; 0x24
    3310:	ldr	r4, [sp, #228]	; 0xe4
    3314:	str	r4, [r1, #32]
    3318:	str	sl, [r1, #28]
    331c:	str	r2, [r1, #24]
    3320:	str	r9, [r1, #20]
    3324:	str	r8, [r1, #16]
    3328:	str	r7, [r1, #12]
    332c:	str	r6, [r1, #8]
    3330:	str	r3, [r1, #4]
    3334:	str	r5, [r1]
    3338:	movw	r1, #0
    333c:	movt	r1, #0
    3340:	ldr	r0, [sp, #212]	; 0xd4
    3344:	mov	r2, lr
    3348:	bl	0 <fprintf>
    334c:	str	r0, [sp, #208]	; 0xd0
    3350:	b	3cac <gen_builder_table_fields+0xbbc>
    3354:	sub	r0, fp, #292	; 0x124
    3358:	ldr	r1, [fp, #-48]	; 0xffffffd0
    335c:	ldr	r1, [r1, #16]
    3360:	ldr	r2, [fp, #-44]	; 0xffffffd4
    3364:	str	r0, [sp, #204]	; 0xcc
    3368:	mov	r0, r1
    336c:	mov	r1, r2
    3370:	bl	2834 <scalar_type_ns>
    3374:	str	r0, [fp, #-68]	; 0xffffffbc
    3378:	ldr	r0, [fp, #-48]	; 0xffffffd0
    337c:	ldr	r0, [r0, #16]
    3380:	bl	2874 <scalar_type_name>
    3384:	str	r0, [fp, #-64]	; 0xffffffc0
    3388:	ldr	r0, [fp, #-48]	; 0xffffffd0
    338c:	ldr	r0, [r0, #16]
    3390:	bl	2a1c <scalar_type_prefix>
    3394:	str	r0, [fp, #-60]	; 0xffffffc4
    3398:	ldr	r0, [fp, #-36]	; 0xffffffdc
    339c:	ldr	r0, [r0, #204]	; 0xcc
    33a0:	ldr	r2, [fp, #-44]	; 0xffffffd4
    33a4:	ldr	r1, [fp, #-48]	; 0xffffffd0
    33a8:	ldr	lr, [r1, #96]	; 0x60
    33ac:	ldr	r1, [r1, #100]	; 0x64
    33b0:	ldr	r3, [fp, #-44]	; 0xffffffd4
    33b4:	ldr	ip, [fp, #-72]	; 0xffffffb8
    33b8:	ldr	r4, [fp, #-56]	; 0xffffffc8
    33bc:	ldr	r5, [fp, #-44]	; 0xffffffd4
    33c0:	ldr	r6, [fp, #-60]	; 0xffffffc4
    33c4:	ldr	r7, [fp, #-68]	; 0xffffffbc
    33c8:	ldr	r8, [fp, #-64]	; 0xffffffc0
    33cc:	mov	r9, sp
    33d0:	str	r8, [r9, #36]	; 0x24
    33d4:	str	r7, [r9, #32]
    33d8:	str	r6, [r9, #28]
    33dc:	str	r5, [r9, #24]
    33e0:	str	r4, [r9, #20]
    33e4:	str	ip, [r9, #16]
    33e8:	ldr	ip, [sp, #204]	; 0xcc
    33ec:	str	ip, [r9, #12]
    33f0:	str	r3, [r9, #8]
    33f4:	str	r1, [r9, #4]
    33f8:	str	lr, [r9]
    33fc:	movw	r1, #0
    3400:	movt	r1, #0
    3404:	bl	0 <fprintf>
    3408:	ldr	r1, [fp, #-48]	; 0xffffffd0
    340c:	ldr	r1, [r1, #104]	; 0x68
    3410:	movw	r2, #0
    3414:	cmp	r1, r2
    3418:	str	r0, [sp, #200]	; 0xc8
    341c:	beq	35a0 <gen_builder_table_fields+0x4b0>
    3420:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3424:	ldr	r0, [r0, #104]	; 0x68
    3428:	ldrh	r0, [r0, #8]
    342c:	cmp	r0, #0
    3430:	str	r0, [sp, #196]	; 0xc4
    3434:	beq	344c <gen_builder_table_fields+0x35c>
    3438:	b	343c <gen_builder_table_fields+0x34c>
    343c:	ldr	r0, [sp, #196]	; 0xc4
    3440:	cmp	r0, #1
    3444:	beq	34c0 <gen_builder_table_fields+0x3d0>
    3448:	b	3544 <gen_builder_table_fields+0x454>
    344c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3450:	ldr	r0, [r0, #104]	; 0x68
    3454:	add	r1, sp, #368	; 0x170
    3458:	bl	14e0 <fb_compound_name>
    345c:	add	r0, sp, #368	; 0x170
    3460:	sub	r1, fp, #292	; 0x124
    3464:	ldr	lr, [fp, #-36]	; 0xffffffdc
    3468:	ldr	lr, [lr, #204]	; 0xcc
    346c:	ldr	r2, [fp, #-44]	; 0xffffffd4
    3470:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3474:	ldr	ip, [fp, #-72]	; 0xffffffb8
    3478:	ldr	r4, [fp, #-56]	; 0xffffffc8
    347c:	str	r0, [sp, #192]	; 0xc0
    3480:	mov	r0, lr
    3484:	movw	lr, #0
    3488:	movt	lr, #0
    348c:	str	r1, [sp, #188]	; 0xbc
    3490:	mov	r1, lr
    3494:	ldr	lr, [sp, #188]	; 0xbc
    3498:	str	lr, [sp]
    349c:	str	ip, [sp, #4]
    34a0:	str	r4, [sp, #8]
    34a4:	ldr	ip, [sp, #192]	; 0xc0
    34a8:	str	ip, [sp, #12]
    34ac:	str	ip, [sp, #16]
    34b0:	str	ip, [sp, #20]
    34b4:	bl	0 <fprintf>
    34b8:	str	r0, [sp, #184]	; 0xb8
    34bc:	b	359c <gen_builder_table_fields+0x4ac>
    34c0:	ldr	r0, [fp, #-48]	; 0xffffffd0
    34c4:	ldr	r0, [r0, #104]	; 0x68
    34c8:	add	r1, sp, #368	; 0x170
    34cc:	bl	14e0 <fb_compound_name>
    34d0:	add	r0, sp, #368	; 0x170
    34d4:	sub	r1, fp, #292	; 0x124
    34d8:	ldr	lr, [fp, #-36]	; 0xffffffdc
    34dc:	ldr	lr, [lr, #204]	; 0xcc
    34e0:	ldr	r2, [fp, #-44]	; 0xffffffd4
    34e4:	ldr	r3, [fp, #-44]	; 0xffffffd4
    34e8:	ldr	ip, [fp, #-72]	; 0xffffffb8
    34ec:	ldr	r4, [fp, #-56]	; 0xffffffc8
    34f0:	ldr	r5, [fp, #-48]	; 0xffffffd0
    34f4:	ldr	r5, [r5, #104]	; 0x68
    34f8:	ldrh	r5, [r5, #104]	; 0x68
    34fc:	str	r0, [sp, #180]	; 0xb4
    3500:	mov	r0, lr
    3504:	movw	lr, #0
    3508:	movt	lr, #0
    350c:	str	r1, [sp, #176]	; 0xb0
    3510:	mov	r1, lr
    3514:	ldr	lr, [sp, #176]	; 0xb0
    3518:	str	lr, [sp]
    351c:	str	ip, [sp, #4]
    3520:	str	r4, [sp, #8]
    3524:	ldr	ip, [sp, #180]	; 0xb4
    3528:	str	ip, [sp, #12]
    352c:	str	r5, [sp, #16]
    3530:	str	ip, [sp, #20]
    3534:	str	ip, [sp, #24]
    3538:	bl	0 <fprintf>
    353c:	str	r0, [sp, #172]	; 0xac
    3540:	b	359c <gen_builder_table_fields+0x4ac>
    3544:	movw	r0, #0
    3548:	movt	r0, #0
    354c:	ldr	r0, [r0]
    3550:	movw	r1, #0
    3554:	movt	r1, #0
    3558:	movw	r2, #0
    355c:	movt	r2, #0
    3560:	movw	r3, #1430	; 0x596
    3564:	movw	ip, #0
    3568:	movt	ip, #0
    356c:	str	ip, [sp]
    3570:	bl	0 <fprintf>
    3574:	movw	r1, #0
    3578:	movt	r1, #0
    357c:	str	r0, [sp, #168]	; 0xa8
    3580:	mov	r0, r1
    3584:	movw	r1, #0
    3588:	movt	r1, #0
    358c:	movw	r2, #1430	; 0x596
    3590:	movw	r3, #0
    3594:	movt	r3, #0
    3598:	bl	0 <__assert_fail>
    359c:	b	35a0 <gen_builder_table_fields+0x4b0>
    35a0:	b	3cac <gen_builder_table_fields+0xbbc>
    35a4:	sub	r0, fp, #292	; 0x124
    35a8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    35ac:	ldr	r1, [r1, #204]	; 0xcc
    35b0:	ldr	r2, [fp, #-44]	; 0xffffffd4
    35b4:	ldr	r3, [fp, #-48]	; 0xffffffd0
    35b8:	ldr	ip, [r3, #96]	; 0x60
    35bc:	ldr	r3, [r3, #100]	; 0x64
    35c0:	ldr	lr, [fp, #-44]	; 0xffffffd4
    35c4:	ldr	r4, [fp, #-72]	; 0xffffffb8
    35c8:	ldr	r5, [fp, #-56]	; 0xffffffc8
    35cc:	mov	r6, sp
    35d0:	str	r5, [r6, #20]
    35d4:	str	r4, [r6, #16]
    35d8:	str	r0, [r6, #12]
    35dc:	str	lr, [r6, #8]
    35e0:	str	r3, [r6, #4]
    35e4:	str	ip, [r6]
    35e8:	movw	r0, #0
    35ec:	movt	r0, #0
    35f0:	str	r0, [sp, #164]	; 0xa4
    35f4:	mov	r0, r1
    35f8:	ldr	r1, [sp, #164]	; 0xa4
    35fc:	bl	0 <fprintf>
    3600:	str	r0, [sp, #160]	; 0xa0
    3604:	b	3cac <gen_builder_table_fields+0xbbc>
    3608:	sub	r0, fp, #292	; 0x124
    360c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3610:	ldr	r1, [r1, #204]	; 0xcc
    3614:	ldr	r2, [fp, #-44]	; 0xffffffd4
    3618:	ldr	r3, [fp, #-48]	; 0xffffffd0
    361c:	ldr	ip, [r3, #96]	; 0x60
    3620:	ldr	r3, [r3, #100]	; 0x64
    3624:	ldr	lr, [fp, #-44]	; 0xffffffd4
    3628:	ldr	r4, [fp, #-72]	; 0xffffffb8
    362c:	ldr	r5, [fp, #-56]	; 0xffffffc8
    3630:	mov	r6, sp
    3634:	str	r5, [r6, #20]
    3638:	str	r4, [r6, #16]
    363c:	str	r0, [r6, #12]
    3640:	str	lr, [r6, #8]
    3644:	str	r3, [r6, #4]
    3648:	str	ip, [r6]
    364c:	movw	r0, #0
    3650:	movt	r0, #0
    3654:	str	r0, [sp, #156]	; 0x9c
    3658:	mov	r0, r1
    365c:	ldr	r1, [sp, #156]	; 0x9c
    3660:	bl	0 <fprintf>
    3664:	str	r0, [sp, #152]	; 0x98
    3668:	b	3cac <gen_builder_table_fields+0xbbc>
    366c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3670:	ldr	r0, [r0, #16]
    3674:	add	r1, sp, #368	; 0x170
    3678:	bl	14e0 <fb_compound_name>
    367c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3680:	ldr	r0, [r0, #16]
    3684:	ldrh	r0, [r0, #8]
    3688:	cmp	r0, #4
    368c:	str	r0, [sp, #148]	; 0x94
    3690:	bhi	3910 <gen_builder_table_fields+0x820>
    3694:	add	r0, pc, #8
    3698:	ldr	r1, [sp, #148]	; 0x94
    369c:	ldr	r0, [r0, r1, lsl #2]
    36a0:	mov	pc, r0
    36a4:	.word	0x00003734
    36a8:	.word	0x000036b8
    36ac:	.word	0x00003910
    36b0:	.word	0x0000379c
    36b4:	.word	0x00003870
    36b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    36bc:	ldr	r0, [r0, #204]	; 0xcc
    36c0:	ldr	r1, [fp, #-44]	; 0xffffffd4
    36c4:	mov	r2, r1
    36c8:	ldr	r3, [fp, #-48]	; 0xffffffd0
    36cc:	ldr	ip, [r3, #88]	; 0x58
    36d0:	ldr	lr, [r3, #92]	; 0x5c
    36d4:	ldr	r4, [r3, #96]	; 0x60
    36d8:	ldr	r3, [r3, #100]	; 0x64
    36dc:	sub	r5, fp, #292	; 0x124
    36e0:	ldr	r6, [fp, #-72]	; 0xffffffb8
    36e4:	ldr	r7, [fp, #-56]	; 0xffffffc8
    36e8:	add	r8, sp, #368	; 0x170
    36ec:	ldr	r9, [fp, #-48]	; 0xffffffd0
    36f0:	ldrh	r9, [r9, #74]	; 0x4a
    36f4:	mov	sl, sp
    36f8:	str	r9, [sl, #40]	; 0x28
    36fc:	str	lr, [sl, #36]	; 0x24
    3700:	str	ip, [sl, #32]
    3704:	str	r8, [sl, #24]
    3708:	str	r7, [sl, #20]
    370c:	str	r6, [sl, #16]
    3710:	str	r5, [sl, #12]
    3714:	str	r1, [sl, #8]
    3718:	str	r3, [sl, #4]
    371c:	str	r4, [sl]
    3720:	movw	r1, #0
    3724:	movt	r1, #0
    3728:	bl	0 <fprintf>
    372c:	str	r0, [sp, #144]	; 0x90
    3730:	b	3968 <gen_builder_table_fields+0x878>
    3734:	add	r0, sp, #368	; 0x170
    3738:	sub	r1, fp, #292	; 0x124
    373c:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3740:	ldr	r2, [r2, #204]	; 0xcc
    3744:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3748:	ldr	ip, [fp, #-48]	; 0xffffffd0
    374c:	ldr	lr, [ip, #96]	; 0x60
    3750:	ldr	ip, [ip, #100]	; 0x64
    3754:	ldr	r4, [fp, #-44]	; 0xffffffd4
    3758:	ldr	r5, [fp, #-72]	; 0xffffffb8
    375c:	ldr	r6, [fp, #-56]	; 0xffffffc8
    3760:	mov	r7, sp
    3764:	str	r0, [r7, #24]
    3768:	str	r6, [r7, #20]
    376c:	str	r5, [r7, #16]
    3770:	str	r1, [r7, #12]
    3774:	str	r4, [r7, #8]
    3778:	str	ip, [r7, #4]
    377c:	str	lr, [r7]
    3780:	movw	r1, #0
    3784:	movt	r1, #0
    3788:	mov	r0, r2
    378c:	mov	r2, r3
    3790:	bl	0 <fprintf>
    3794:	str	r0, [sp, #140]	; 0x8c
    3798:	b	3968 <gen_builder_table_fields+0x878>
    379c:	add	r0, sp, #268	; 0x10c
    37a0:	ldr	r1, [fp, #-48]	; 0xffffffd0
    37a4:	ldr	r2, [r1, #16]
    37a8:	ldr	r2, [r2, #40]	; 0x28
    37ac:	add	r1, r1, #48	; 0x30
    37b0:	add	r3, sp, #268	; 0x10c
    37b4:	str	r0, [sp, #136]	; 0x88
    37b8:	mov	r0, r2
    37bc:	mov	r2, r3
    37c0:	bl	4988 <print_literal>
    37c4:	ldr	r1, [fp, #-36]	; 0xffffffdc
    37c8:	ldr	r1, [r1, #204]	; 0xcc
    37cc:	ldr	r2, [fp, #-44]	; 0xffffffd4
    37d0:	mov	r3, r2
    37d4:	ldr	lr, [fp, #-48]	; 0xffffffd0
    37d8:	ldr	ip, [lr, #88]	; 0x58
    37dc:	ldr	r4, [lr, #92]	; 0x5c
    37e0:	ldr	r5, [lr, #96]	; 0x60
    37e4:	ldr	lr, [lr, #100]	; 0x64
    37e8:	sub	r6, fp, #292	; 0x124
    37ec:	ldr	r7, [fp, #-72]	; 0xffffffb8
    37f0:	ldr	r8, [fp, #-56]	; 0xffffffc8
    37f4:	add	r9, sp, #368	; 0x170
    37f8:	mov	sl, r9
    37fc:	str	r0, [sp, #132]	; 0x84
    3800:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3804:	ldrh	r0, [r0, #74]	; 0x4a
    3808:	str	r0, [sp, #128]	; 0x80
    380c:	mov	r0, sp
    3810:	str	r0, [sp, #124]	; 0x7c
    3814:	ldr	r0, [sp, #136]	; 0x88
    3818:	str	r1, [sp, #120]	; 0x78
    381c:	ldr	r1, [sp, #124]	; 0x7c
    3820:	str	r0, [r1, #44]	; 0x2c
    3824:	ldr	r0, [sp, #128]	; 0x80
    3828:	str	r0, [r1, #40]	; 0x28
    382c:	str	r4, [r1, #36]	; 0x24
    3830:	str	ip, [r1, #32]
    3834:	str	r9, [r1, #28]
    3838:	str	sl, [r1, #24]
    383c:	str	r8, [r1, #20]
    3840:	str	r7, [r1, #16]
    3844:	str	r6, [r1, #12]
    3848:	str	r2, [r1, #8]
    384c:	str	lr, [r1, #4]
    3850:	str	r5, [r1]
    3854:	movw	r1, #0
    3858:	movt	r1, #0
    385c:	ldr	r0, [sp, #120]	; 0x78
    3860:	mov	r2, r3
    3864:	bl	0 <fprintf>
    3868:	str	r0, [sp, #116]	; 0x74
    386c:	b	3968 <gen_builder_table_fields+0x878>
    3870:	add	r0, sp, #368	; 0x170
    3874:	sub	r1, fp, #292	; 0x124
    3878:	ldr	r2, [fp, #-36]	; 0xffffffdc
    387c:	ldr	r2, [r2, #204]	; 0xcc
    3880:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3884:	ldr	ip, [fp, #-48]	; 0xffffffd0
    3888:	ldr	lr, [ip, #96]	; 0x60
    388c:	ldr	ip, [ip, #100]	; 0x64
    3890:	ldr	r4, [fp, #-44]	; 0xffffffd4
    3894:	ldr	r5, [fp, #-72]	; 0xffffffb8
    3898:	ldr	r6, [fp, #-56]	; 0xffffffc8
    389c:	mov	r7, sp
    38a0:	str	r0, [r7, #24]
    38a4:	str	r6, [r7, #20]
    38a8:	str	r5, [r7, #16]
    38ac:	str	r1, [r7, #12]
    38b0:	str	r4, [r7, #8]
    38b4:	str	ip, [r7, #4]
    38b8:	str	lr, [r7]
    38bc:	movw	r1, #0
    38c0:	movt	r1, #0
    38c4:	mov	r0, r2
    38c8:	mov	r2, r3
    38cc:	bl	0 <fprintf>
    38d0:	sub	r1, fp, #292	; 0x124
    38d4:	ldr	r2, [fp, #-36]	; 0xffffffdc
    38d8:	ldr	r3, [fp, #-72]	; 0xffffffb8
    38dc:	ldr	ip, [fp, #-56]	; 0xffffffc8
    38e0:	ldr	lr, [fp, #-48]	; 0xffffffd0
    38e4:	ldr	lr, [lr, #16]
    38e8:	str	r0, [sp, #112]	; 0x70
    38ec:	mov	r0, r2
    38f0:	mov	r2, r3
    38f4:	mov	r3, ip
    38f8:	str	lr, [sp]
    38fc:	movw	ip, #0
    3900:	str	ip, [sp, #4]
    3904:	bl	4b48 <gen_union_fields>
    3908:	str	r0, [sp, #108]	; 0x6c
    390c:	b	3968 <gen_builder_table_fields+0x878>
    3910:	movw	r0, #0
    3914:	movt	r0, #0
    3918:	ldr	r0, [r0]
    391c:	movw	r1, #0
    3920:	movt	r1, #0
    3924:	movw	r2, #0
    3928:	movt	r2, #0
    392c:	movw	r3, #1472	; 0x5c0
    3930:	movw	ip, #0
    3934:	movt	ip, #0
    3938:	str	ip, [sp]
    393c:	bl	0 <fprintf>
    3940:	movw	r1, #0
    3944:	movt	r1, #0
    3948:	str	r0, [sp, #104]	; 0x68
    394c:	mov	r0, r1
    3950:	movw	r1, #0
    3954:	movt	r1, #0
    3958:	movw	r2, #1472	; 0x5c0
    395c:	movw	r3, #0
    3960:	movt	r3, #0
    3964:	bl	0 <__assert_fail>
    3968:	b	3cac <gen_builder_table_fields+0xbbc>
    396c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3970:	ldr	r0, [r0, #16]
    3974:	add	r1, sp, #368	; 0x170
    3978:	bl	14e0 <fb_compound_name>
    397c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3980:	ldr	r0, [r0, #16]
    3984:	ldrh	r0, [r0, #8]
    3988:	cmp	r0, #4
    398c:	str	r0, [sp, #100]	; 0x64
    3990:	bhi	3bf8 <gen_builder_table_fields+0xb08>
    3994:	add	r0, pc, #8
    3998:	ldr	r1, [sp, #100]	; 0x64
    399c:	ldr	r0, [r0, r1, lsl #2]
    39a0:	mov	pc, r0
    39a4:	.word	0x00003a54
    39a8:	.word	0x000039b8
    39ac:	.word	0x00003bf8
    39b0:	.word	0x00003aec
    39b4:	.word	0x00003b58
    39b8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    39bc:	ldr	r0, [r0, #16]
    39c0:	ldrh	r0, [r0, #10]
    39c4:	and	r0, r0, #8
    39c8:	cmp	r0, #0
    39cc:	beq	39e8 <gen_builder_table_fields+0x8f8>
    39d0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    39d4:	ldr	r0, [r0, #204]	; 0xcc
    39d8:	movw	r1, #0
    39dc:	movt	r1, #0
    39e0:	bl	0 <fprintf>
    39e4:	str	r0, [sp, #96]	; 0x60
    39e8:	add	r0, sp, #368	; 0x170
    39ec:	sub	r1, fp, #292	; 0x124
    39f0:	ldr	r2, [fp, #-36]	; 0xffffffdc
    39f4:	ldr	r2, [r2, #204]	; 0xcc
    39f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
    39fc:	ldr	ip, [fp, #-48]	; 0xffffffd0
    3a00:	ldr	lr, [ip, #96]	; 0x60
    3a04:	ldr	ip, [ip, #100]	; 0x64
    3a08:	ldr	r4, [fp, #-44]	; 0xffffffd4
    3a0c:	ldr	r5, [fp, #-72]	; 0xffffffb8
    3a10:	ldr	r6, [fp, #-56]	; 0xffffffc8
    3a14:	mov	r7, sp
    3a18:	str	r0, [r7, #28]
    3a1c:	str	r0, [r7, #24]
    3a20:	str	r6, [r7, #20]
    3a24:	str	r5, [r7, #16]
    3a28:	str	r1, [r7, #12]
    3a2c:	str	r4, [r7, #8]
    3a30:	str	ip, [r7, #4]
    3a34:	str	lr, [r7]
    3a38:	movw	r1, #0
    3a3c:	movt	r1, #0
    3a40:	mov	r0, r2
    3a44:	mov	r2, r3
    3a48:	bl	0 <fprintf>
    3a4c:	str	r0, [sp, #92]	; 0x5c
    3a50:	b	3c50 <gen_builder_table_fields+0xb60>
    3a54:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3a58:	ldr	r0, [r0, #16]
    3a5c:	ldrh	r0, [r0, #10]
    3a60:	and	r0, r0, #8
    3a64:	cmp	r0, #0
    3a68:	beq	3a84 <gen_builder_table_fields+0x994>
    3a6c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3a70:	ldr	r0, [r0, #204]	; 0xcc
    3a74:	movw	r1, #0
    3a78:	movt	r1, #0
    3a7c:	bl	0 <fprintf>
    3a80:	str	r0, [sp, #88]	; 0x58
    3a84:	add	r0, sp, #368	; 0x170
    3a88:	sub	r1, fp, #292	; 0x124
    3a8c:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3a90:	ldr	r2, [r2, #204]	; 0xcc
    3a94:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3a98:	ldr	ip, [fp, #-48]	; 0xffffffd0
    3a9c:	ldr	lr, [ip, #96]	; 0x60
    3aa0:	ldr	ip, [ip, #100]	; 0x64
    3aa4:	ldr	r4, [fp, #-44]	; 0xffffffd4
    3aa8:	ldr	r5, [fp, #-72]	; 0xffffffb8
    3aac:	ldr	r6, [fp, #-56]	; 0xffffffc8
    3ab0:	mov	r7, sp
    3ab4:	str	r0, [r7, #24]
    3ab8:	str	r6, [r7, #20]
    3abc:	str	r5, [r7, #16]
    3ac0:	str	r1, [r7, #12]
    3ac4:	str	r4, [r7, #8]
    3ac8:	str	ip, [r7, #4]
    3acc:	str	lr, [r7]
    3ad0:	movw	r1, #0
    3ad4:	movt	r1, #0
    3ad8:	mov	r0, r2
    3adc:	mov	r2, r3
    3ae0:	bl	0 <fprintf>
    3ae4:	str	r0, [sp, #84]	; 0x54
    3ae8:	b	3c50 <gen_builder_table_fields+0xb60>
    3aec:	add	r0, sp, #368	; 0x170
    3af0:	sub	r1, fp, #292	; 0x124
    3af4:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3af8:	ldr	r2, [r2, #204]	; 0xcc
    3afc:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3b00:	ldr	ip, [fp, #-48]	; 0xffffffd0
    3b04:	ldr	lr, [ip, #96]	; 0x60
    3b08:	ldr	ip, [ip, #100]	; 0x64
    3b0c:	ldr	r4, [fp, #-44]	; 0xffffffd4
    3b10:	ldr	r5, [fp, #-72]	; 0xffffffb8
    3b14:	ldr	r6, [fp, #-56]	; 0xffffffc8
    3b18:	mov	r7, sp
    3b1c:	str	r0, [r7, #28]
    3b20:	str	r0, [r7, #24]
    3b24:	str	r6, [r7, #20]
    3b28:	str	r5, [r7, #16]
    3b2c:	str	r1, [r7, #12]
    3b30:	str	r4, [r7, #8]
    3b34:	str	ip, [r7, #4]
    3b38:	str	lr, [r7]
    3b3c:	movw	r1, #0
    3b40:	movt	r1, #0
    3b44:	mov	r0, r2
    3b48:	mov	r2, r3
    3b4c:	bl	0 <fprintf>
    3b50:	str	r0, [sp, #80]	; 0x50
    3b54:	b	3c50 <gen_builder_table_fields+0xb60>
    3b58:	add	r0, sp, #368	; 0x170
    3b5c:	sub	r1, fp, #292	; 0x124
    3b60:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3b64:	ldr	r2, [r2, #204]	; 0xcc
    3b68:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3b6c:	ldr	ip, [fp, #-48]	; 0xffffffd0
    3b70:	ldr	lr, [ip, #96]	; 0x60
    3b74:	ldr	ip, [ip, #100]	; 0x64
    3b78:	ldr	r4, [fp, #-44]	; 0xffffffd4
    3b7c:	ldr	r5, [fp, #-72]	; 0xffffffb8
    3b80:	ldr	r6, [fp, #-56]	; 0xffffffc8
    3b84:	mov	r7, sp
    3b88:	str	r0, [r7, #24]
    3b8c:	str	r6, [r7, #20]
    3b90:	str	r5, [r7, #16]
    3b94:	str	r1, [r7, #12]
    3b98:	str	r4, [r7, #8]
    3b9c:	str	ip, [r7, #4]
    3ba0:	str	lr, [r7]
    3ba4:	movw	r1, #0
    3ba8:	movt	r1, #0
    3bac:	mov	r0, r2
    3bb0:	mov	r2, r3
    3bb4:	bl	0 <fprintf>
    3bb8:	sub	r1, fp, #292	; 0x124
    3bbc:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3bc0:	ldr	r3, [fp, #-72]	; 0xffffffb8
    3bc4:	ldr	ip, [fp, #-56]	; 0xffffffc8
    3bc8:	ldr	lr, [fp, #-48]	; 0xffffffd0
    3bcc:	ldr	lr, [lr, #16]
    3bd0:	str	r0, [sp, #76]	; 0x4c
    3bd4:	mov	r0, r2
    3bd8:	mov	r2, r3
    3bdc:	mov	r3, ip
    3be0:	str	lr, [sp]
    3be4:	movw	ip, #1
    3be8:	str	ip, [sp, #4]
    3bec:	bl	4b48 <gen_union_fields>
    3bf0:	str	r0, [sp, #72]	; 0x48
    3bf4:	b	3c50 <gen_builder_table_fields+0xb60>
    3bf8:	movw	r0, #0
    3bfc:	movt	r0, #0
    3c00:	ldr	r0, [r0]
    3c04:	movw	r1, #0
    3c08:	movt	r1, #0
    3c0c:	movw	r2, #0
    3c10:	movt	r2, #0
    3c14:	movw	r3, #1507	; 0x5e3
    3c18:	movw	ip, #0
    3c1c:	movt	ip, #0
    3c20:	str	ip, [sp]
    3c24:	bl	0 <fprintf>
    3c28:	movw	r1, #0
    3c2c:	movt	r1, #0
    3c30:	str	r0, [sp, #68]	; 0x44
    3c34:	mov	r0, r1
    3c38:	movw	r1, #0
    3c3c:	movt	r1, #0
    3c40:	movw	r2, #1507	; 0x5e3
    3c44:	movw	r3, #0
    3c48:	movt	r3, #0
    3c4c:	bl	0 <__assert_fail>
    3c50:	b	3cac <gen_builder_table_fields+0xbbc>
    3c54:	movw	r0, #0
    3c58:	movt	r0, #0
    3c5c:	ldr	r0, [r0]
    3c60:	movw	r1, #0
    3c64:	movt	r1, #0
    3c68:	movw	r2, #0
    3c6c:	movt	r2, #0
    3c70:	movw	r3, #1512	; 0x5e8
    3c74:	movw	ip, #0
    3c78:	movt	ip, #0
    3c7c:	str	ip, [sp]
    3c80:	bl	0 <fprintf>
    3c84:	movw	r1, #0
    3c88:	movt	r1, #0
    3c8c:	str	r0, [sp, #64]	; 0x40
    3c90:	mov	r0, r1
    3c94:	movw	r1, #0
    3c98:	movt	r1, #0
    3c9c:	movw	r2, #1512	; 0x5e8
    3ca0:	movw	r3, #0
    3ca4:	movt	r3, #0
    3ca8:	bl	0 <__assert_fail>
    3cac:	b	3cb0 <gen_builder_table_fields+0xbc0>
    3cb0:	ldr	r0, [fp, #-52]	; 0xffffffcc
    3cb4:	ldr	r0, [r0]
    3cb8:	str	r0, [fp, #-52]	; 0xffffffcc
    3cbc:	b	3164 <gen_builder_table_fields+0x74>
    3cc0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3cc4:	ldr	r0, [r0, #204]	; 0xcc
    3cc8:	movw	r1, #0
    3ccc:	movt	r1, #0
    3cd0:	bl	0 <fprintf>
    3cd4:	movw	r1, #0
    3cd8:	str	r0, [sp, #60]	; 0x3c
    3cdc:	mov	r0, r1
    3ce0:	sub	sp, fp, #28
    3ce4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00003ce8 <gen_builder_create_table>:
    3ce8:	push	{r4, sl, fp, lr}
    3cec:	add	fp, sp, #8
    3cf0:	sub	sp, sp, #304	; 0x130
    3cf4:	str	r0, [fp, #-12]
    3cf8:	str	r1, [fp, #-16]
    3cfc:	ldr	r0, [fp, #-12]
    3d00:	str	r0, [fp, #-20]	; 0xffffffec
    3d04:	ldr	r0, [fp, #-16]
    3d08:	ldrh	r0, [r0, #92]	; 0x5c
    3d0c:	and	r0, r0, #8
    3d10:	cmp	r0, #0
    3d14:	movw	r0, #0
    3d18:	movne	r0, #1
    3d1c:	mvn	r1, #0
    3d20:	eor	r0, r0, r1
    3d24:	and	r0, r0, #1
    3d28:	str	r0, [fp, #-36]	; 0xffffffdc
    3d2c:	movw	r0, #0
    3d30:	str	r0, [fp, #-40]	; 0xffffffd8
    3d34:	add	r0, sp, #52	; 0x34
    3d38:	mov	r1, r0
    3d3c:	str	r0, [sp, #48]	; 0x30
    3d40:	mov	r0, r1
    3d44:	movw	r1, #0
    3d48:	and	r1, r1, #255	; 0xff
    3d4c:	movw	r2, #220	; 0xdc
    3d50:	bl	0 <memset>
    3d54:	ldr	r0, [fp, #-16]
    3d58:	ldr	r1, [sp, #48]	; 0x30
    3d5c:	bl	14e0 <fb_compound_name>
    3d60:	add	r0, sp, #52	; 0x34
    3d64:	ldr	r1, [fp, #-12]
    3d68:	ldr	r1, [r1, #204]	; 0xcc
    3d6c:	ldr	r2, [fp, #-20]	; 0xffffffec
    3d70:	str	r0, [sp, #44]	; 0x2c
    3d74:	mov	r0, r1
    3d78:	movw	r1, #0
    3d7c:	movt	r1, #0
    3d80:	ldr	lr, [sp, #44]	; 0x2c
    3d84:	str	r2, [sp, #40]	; 0x28
    3d88:	mov	r2, lr
    3d8c:	mov	r3, lr
    3d90:	ldr	ip, [sp, #40]	; 0x28
    3d94:	str	ip, [sp]
    3d98:	str	lr, [sp, #4]
    3d9c:	bl	0 <fprintf>
    3da0:	add	r2, sp, #52	; 0x34
    3da4:	ldr	r1, [fp, #-12]
    3da8:	ldr	r1, [r1, #204]	; 0xcc
    3dac:	str	r0, [sp, #36]	; 0x24
    3db0:	mov	r0, r1
    3db4:	movw	r1, #0
    3db8:	movt	r1, #0
    3dbc:	bl	0 <fprintf>
    3dc0:	ldr	r1, [fp, #-16]
    3dc4:	ldr	r1, [r1, #24]
    3dc8:	str	r1, [fp, #-24]	; 0xffffffe8
    3dcc:	str	r0, [sp, #32]
    3dd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3dd4:	movw	r1, #0
    3dd8:	cmp	r0, r1
    3ddc:	beq	3ed8 <gen_builder_create_table+0x1f0>
    3de0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3de4:	ldrh	r0, [r0, #72]	; 0x48
    3de8:	and	r0, r0, #4
    3dec:	cmp	r0, #0
    3df0:	beq	3df8 <gen_builder_create_table+0x110>
    3df4:	b	3ec8 <gen_builder_create_table+0x1e0>
    3df8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3dfc:	sub	r1, fp, #28
    3e00:	sub	r2, fp, #32
    3e04:	bl	29e8 <symbol_name>
    3e08:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3e0c:	ldrh	r0, [r0, #24]
    3e10:	cmp	r0, #14
    3e14:	bne	3e88 <gen_builder_create_table+0x1a0>
    3e18:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3e1c:	ldr	r0, [r0, #16]
    3e20:	ldrh	r0, [r0, #8]
    3e24:	cmp	r0, #4
    3e28:	bne	3e88 <gen_builder_create_table+0x1a0>
    3e2c:	movw	r0, #1
    3e30:	str	r0, [fp, #-40]	; 0xffffffd8
    3e34:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3e38:	cmp	r0, #0
    3e3c:	beq	3e84 <gen_builder_create_table+0x19c>
    3e40:	ldr	r0, [fp, #-12]
    3e44:	ldr	r0, [r0, #204]	; 0xcc
    3e48:	add	r2, sp, #52	; 0x34
    3e4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    3e50:	ldr	r1, [fp, #-32]	; 0xffffffe0
    3e54:	ldr	ip, [fp, #-24]	; 0xffffffe8
    3e58:	ldr	lr, [ip, #96]	; 0x60
    3e5c:	ldr	ip, [ip, #100]	; 0x64
    3e60:	mov	r4, sp
    3e64:	str	ip, [r4, #12]
    3e68:	str	lr, [r4, #8]
    3e6c:	str	r1, [r4]
    3e70:	movw	r1, #0
    3e74:	movt	r1, #0
    3e78:	bl	0 <fprintf>
    3e7c:	str	r0, [sp, #28]
    3e80:	b	3ec8 <gen_builder_create_table+0x1e0>
    3e84:	b	3e88 <gen_builder_create_table+0x1a0>
    3e88:	ldr	r0, [fp, #-12]
    3e8c:	ldr	r0, [r0, #204]	; 0xcc
    3e90:	add	r2, sp, #52	; 0x34
    3e94:	ldr	r3, [fp, #-28]	; 0xffffffe4
    3e98:	ldr	r1, [fp, #-32]	; 0xffffffe0
    3e9c:	ldr	ip, [fp, #-24]	; 0xffffffe8
    3ea0:	ldr	lr, [ip, #96]	; 0x60
    3ea4:	ldr	ip, [ip, #100]	; 0x64
    3ea8:	mov	r4, sp
    3eac:	str	ip, [r4, #12]
    3eb0:	str	lr, [r4, #8]
    3eb4:	str	r1, [r4]
    3eb8:	movw	r1, #0
    3ebc:	movt	r1, #0
    3ec0:	bl	0 <fprintf>
    3ec4:	str	r0, [sp, #24]
    3ec8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3ecc:	ldr	r0, [r0, #108]	; 0x6c
    3ed0:	str	r0, [fp, #-24]	; 0xffffffe8
    3ed4:	b	3dd0 <gen_builder_create_table+0xe8>
    3ed8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3edc:	cmp	r0, #0
    3ee0:	beq	3fb0 <gen_builder_create_table+0x2c8>
    3ee4:	ldr	r0, [fp, #-40]	; 0xffffffd8
    3ee8:	cmp	r0, #0
    3eec:	beq	3fb0 <gen_builder_create_table+0x2c8>
    3ef0:	ldr	r0, [fp, #-16]
    3ef4:	ldr	r0, [r0, #24]
    3ef8:	str	r0, [fp, #-24]	; 0xffffffe8
    3efc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3f00:	movw	r1, #0
    3f04:	cmp	r0, r1
    3f08:	beq	3fac <gen_builder_create_table+0x2c4>
    3f0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3f10:	ldrh	r0, [r0, #72]	; 0x48
    3f14:	and	r0, r0, #4
    3f18:	cmp	r0, #0
    3f1c:	beq	3f24 <gen_builder_create_table+0x23c>
    3f20:	b	3f9c <gen_builder_create_table+0x2b4>
    3f24:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3f28:	ldrh	r0, [r0, #24]
    3f2c:	cmp	r0, #14
    3f30:	bne	3f98 <gen_builder_create_table+0x2b0>
    3f34:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3f38:	ldr	r0, [r0, #16]
    3f3c:	ldrh	r0, [r0, #8]
    3f40:	cmp	r0, #4
    3f44:	bne	3f98 <gen_builder_create_table+0x2b0>
    3f48:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3f4c:	sub	r1, fp, #28
    3f50:	sub	r2, fp, #32
    3f54:	bl	29e8 <symbol_name>
    3f58:	ldr	r0, [fp, #-12]
    3f5c:	ldr	r0, [r0, #204]	; 0xcc
    3f60:	add	r2, sp, #52	; 0x34
    3f64:	ldr	r3, [fp, #-28]	; 0xffffffe4
    3f68:	ldr	r1, [fp, #-32]	; 0xffffffe0
    3f6c:	ldr	lr, [fp, #-24]	; 0xffffffe8
    3f70:	ldr	ip, [lr, #96]	; 0x60
    3f74:	ldr	lr, [lr, #100]	; 0x64
    3f78:	mov	r4, sp
    3f7c:	str	lr, [r4, #12]
    3f80:	str	ip, [r4, #8]
    3f84:	str	r1, [r4]
    3f88:	movw	r1, #0
    3f8c:	movt	r1, #0
    3f90:	bl	0 <fprintf>
    3f94:	str	r0, [sp, #20]
    3f98:	b	3f9c <gen_builder_create_table+0x2b4>
    3f9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3fa0:	ldr	r0, [r0, #108]	; 0x6c
    3fa4:	str	r0, [fp, #-24]	; 0xffffffe8
    3fa8:	b	3efc <gen_builder_create_table+0x214>
    3fac:	b	3fb0 <gen_builder_create_table+0x2c8>
    3fb0:	add	r2, sp, #52	; 0x34
    3fb4:	ldr	r0, [fp, #-12]
    3fb8:	ldr	r0, [r0, #204]	; 0xcc
    3fbc:	movw	r1, #0
    3fc0:	movt	r1, #0
    3fc4:	bl	0 <fprintf>
    3fc8:	movw	r1, #0
    3fcc:	str	r0, [sp, #16]
    3fd0:	mov	r0, r1
    3fd4:	sub	sp, fp, #8
    3fd8:	pop	{r4, sl, fp, pc}

00003fdc <gen_builder_table_prolog>:
    3fdc:	push	{r4, r5, fp, lr}
    3fe0:	add	fp, sp, #8
    3fe4:	sub	sp, sp, #256	; 0x100
    3fe8:	str	r0, [fp, #-12]
    3fec:	str	r1, [fp, #-16]
    3ff0:	ldr	r0, [fp, #-12]
    3ff4:	str	r0, [fp, #-20]	; 0xffffffec
    3ff8:	add	r0, sp, #24
    3ffc:	mov	r1, r0
    4000:	str	r0, [sp, #20]
    4004:	mov	r0, r1
    4008:	movw	r1, #0
    400c:	and	r1, r1, #255	; 0xff
    4010:	movw	r2, #220	; 0xdc
    4014:	bl	0 <memset>
    4018:	ldr	r0, [fp, #-16]
    401c:	ldr	r1, [sp, #20]
    4020:	bl	14e0 <fb_compound_name>
    4024:	add	r0, sp, #24
    4028:	ldr	r1, [fp, #-12]
    402c:	ldr	r1, [r1, #204]	; 0xcc
    4030:	ldr	r2, [fp, #-20]	; 0xffffffec
    4034:	ldr	r3, [fp, #-20]	; 0xffffffec
    4038:	str	r0, [sp, #16]
    403c:	mov	r0, r1
    4040:	movw	r1, #0
    4044:	movt	r1, #0
    4048:	ldr	lr, [sp, #16]
    404c:	str	lr, [sp]
    4050:	str	lr, [sp, #4]
    4054:	str	lr, [sp, #8]
    4058:	bl	0 <fprintf>
    405c:	movw	r1, #0
    4060:	str	r0, [sp, #12]
    4064:	mov	r0, r1
    4068:	sub	sp, fp, #8
    406c:	pop	{r4, r5, fp, pc}

00004070 <get_create_table_arg_count>:
    4070:	sub	sp, sp, #16
    4074:	str	r0, [sp, #12]
    4078:	movw	r0, #0
    407c:	str	r0, [sp]
    4080:	ldr	r0, [sp, #12]
    4084:	ldr	r0, [r0, #20]
    4088:	str	r0, [sp, #4]
    408c:	ldr	r0, [sp, #4]
    4090:	movw	r1, #0
    4094:	cmp	r0, r1
    4098:	beq	40d8 <get_create_table_arg_count+0x68>
    409c:	ldr	r0, [sp, #4]
    40a0:	str	r0, [sp, #8]
    40a4:	ldr	r0, [sp, #8]
    40a8:	ldrh	r0, [r0, #72]	; 0x48
    40ac:	and	r0, r0, #4
    40b0:	cmp	r0, #0
    40b4:	beq	40bc <get_create_table_arg_count+0x4c>
    40b8:	b	40c8 <get_create_table_arg_count+0x58>
    40bc:	ldr	r0, [sp]
    40c0:	add	r0, r0, #1
    40c4:	str	r0, [sp]
    40c8:	ldr	r0, [sp, #4]
    40cc:	ldr	r0, [r0]
    40d0:	str	r0, [sp, #4]
    40d4:	b	408c <get_create_table_arg_count+0x1c>
    40d8:	ldr	r0, [sp]
    40dc:	add	sp, sp, #16
    40e0:	bx	lr

000040e4 <gen_builder_table_args>:
    40e4:	push	{r4, r5, fp, lr}
    40e8:	add	fp, sp, #8
    40ec:	sub	sp, sp, #336	; 0x150
    40f0:	str	r0, [fp, #-12]
    40f4:	str	r1, [fp, #-16]
    40f8:	str	r2, [fp, #-20]	; 0xffffffec
    40fc:	str	r3, [fp, #-24]	; 0xffffffe8
    4100:	ldr	r0, [fp, #-12]
    4104:	str	r0, [fp, #-28]	; 0xffffffe4
    4108:	add	r0, sp, #76	; 0x4c
    410c:	movw	r1, #0
    4110:	and	r1, r1, #255	; 0xff
    4114:	movw	r2, #220	; 0xdc
    4118:	bl	0 <memset>
    411c:	movw	r0, #0
    4120:	str	r0, [fp, #-48]	; 0xffffffd0
    4124:	ldr	r0, [fp, #-16]
    4128:	ldr	r0, [r0, #20]
    412c:	str	r0, [fp, #-32]	; 0xffffffe0
    4130:	ldr	r0, [fp, #-32]	; 0xffffffe0
    4134:	movw	r1, #0
    4138:	cmp	r0, r1
    413c:	beq	45f0 <gen_builder_table_args+0x50c>
    4140:	ldr	r0, [fp, #-32]	; 0xffffffe0
    4144:	str	r0, [fp, #-36]	; 0xffffffdc
    4148:	ldr	r0, [fp, #-36]	; 0xffffffdc
    414c:	ldrh	r0, [r0, #72]	; 0x48
    4150:	and	r0, r0, #4
    4154:	cmp	r0, #0
    4158:	beq	4160 <gen_builder_table_args+0x7c>
    415c:	b	45e0 <gen_builder_table_args+0x4fc>
    4160:	ldr	r0, [fp, #-12]
    4164:	ldr	r1, [fp, #-48]	; 0xffffffd0
    4168:	add	r2, r1, #1
    416c:	str	r2, [fp, #-48]	; 0xffffffd0
    4170:	ldr	r2, [fp, #-20]	; 0xffffffec
    4174:	ldr	r3, [fp, #-24]	; 0xffffffe8
    4178:	bl	2714 <gen_comma>
    417c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    4180:	ldrh	r0, [r0, #24]
    4184:	sub	r0, r0, #7
    4188:	cmp	r0, #8
    418c:	str	r0, [sp, #72]	; 0x48
    4190:	bhi	4584 <gen_builder_table_args+0x4a0>
    4194:	add	r0, pc, #8
    4198:	ldr	r1, [sp, #72]	; 0x48
    419c:	ldr	r0, [r0, r1, lsl #2]
    41a0:	mov	pc, r0
    41a4:	.word	0x000044c8
    41a8:	.word	0x00004468
    41ac:	.word	0x0000454c
    41b0:	.word	0x00004514
    41b4:	.word	0x00004584
    41b8:	.word	0x00004584
    41bc:	.word	0x00004584
    41c0:	.word	0x000041c8
    41c4:	.word	0x00004350
    41c8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    41cc:	ldr	r0, [r0, #16]
    41d0:	add	r1, sp, #76	; 0x4c
    41d4:	bl	14e0 <fb_compound_name>
    41d8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    41dc:	ldr	r0, [r0, #16]
    41e0:	ldrh	r0, [r0, #8]
    41e4:	cmp	r0, #4
    41e8:	str	r0, [sp, #68]	; 0x44
    41ec:	bhi	42f4 <gen_builder_table_args+0x210>
    41f0:	add	r0, pc, #8
    41f4:	ldr	r1, [sp, #68]	; 0x44
    41f8:	ldr	r0, [r0, r1, lsl #2]
    41fc:	mov	pc, r0
    4200:	.word	0x00004284
    4204:	.word	0x00004214
    4208:	.word	0x000042f4
    420c:	.word	0x0000424c
    4210:	.word	0x000042bc
    4214:	ldr	r0, [fp, #-12]
    4218:	ldr	r0, [r0, #204]	; 0xcc
    421c:	add	r2, sp, #76	; 0x4c
    4220:	ldr	r1, [fp, #-36]	; 0xffffffdc
    4224:	ldr	r3, [r1, #96]	; 0x60
    4228:	ldr	r1, [r1, #100]	; 0x64
    422c:	mov	ip, sp
    4230:	str	r1, [ip, #4]
    4234:	str	r3, [ip]
    4238:	movw	r1, #0
    423c:	movt	r1, #0
    4240:	bl	0 <fprintf>
    4244:	str	r0, [sp, #64]	; 0x40
    4248:	b	434c <gen_builder_table_args+0x268>
    424c:	ldr	r0, [fp, #-12]
    4250:	ldr	r0, [r0, #204]	; 0xcc
    4254:	add	r2, sp, #76	; 0x4c
    4258:	ldr	r1, [fp, #-36]	; 0xffffffdc
    425c:	ldr	r3, [r1, #96]	; 0x60
    4260:	ldr	r1, [r1, #100]	; 0x64
    4264:	mov	ip, sp
    4268:	str	r1, [ip, #4]
    426c:	str	r3, [ip]
    4270:	movw	r1, #0
    4274:	movt	r1, #0
    4278:	bl	0 <fprintf>
    427c:	str	r0, [sp, #60]	; 0x3c
    4280:	b	434c <gen_builder_table_args+0x268>
    4284:	ldr	r0, [fp, #-12]
    4288:	ldr	r0, [r0, #204]	; 0xcc
    428c:	add	r2, sp, #76	; 0x4c
    4290:	ldr	r1, [fp, #-36]	; 0xffffffdc
    4294:	ldr	r3, [r1, #96]	; 0x60
    4298:	ldr	r1, [r1, #100]	; 0x64
    429c:	mov	ip, sp
    42a0:	str	r1, [ip, #4]
    42a4:	str	r3, [ip]
    42a8:	movw	r1, #0
    42ac:	movt	r1, #0
    42b0:	bl	0 <fprintf>
    42b4:	str	r0, [sp, #56]	; 0x38
    42b8:	b	434c <gen_builder_table_args+0x268>
    42bc:	ldr	r0, [fp, #-12]
    42c0:	ldr	r0, [r0, #204]	; 0xcc
    42c4:	add	r2, sp, #76	; 0x4c
    42c8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    42cc:	ldr	r3, [r1, #96]	; 0x60
    42d0:	ldr	r1, [r1, #100]	; 0x64
    42d4:	mov	ip, sp
    42d8:	str	r1, [ip, #4]
    42dc:	str	r3, [ip]
    42e0:	movw	r1, #0
    42e4:	movt	r1, #0
    42e8:	bl	0 <fprintf>
    42ec:	str	r0, [sp, #52]	; 0x34
    42f0:	b	434c <gen_builder_table_args+0x268>
    42f4:	movw	r0, #0
    42f8:	movt	r0, #0
    42fc:	ldr	r0, [r0]
    4300:	movw	r1, #0
    4304:	movt	r1, #0
    4308:	movw	r2, #0
    430c:	movt	r2, #0
    4310:	movw	r3, #1173	; 0x495
    4314:	movw	ip, #0
    4318:	movt	ip, #0
    431c:	str	ip, [sp]
    4320:	bl	0 <fprintf>
    4324:	movw	r1, #0
    4328:	movt	r1, #0
    432c:	str	r0, [sp, #48]	; 0x30
    4330:	mov	r0, r1
    4334:	movw	r1, #0
    4338:	movt	r1, #0
    433c:	movw	r2, #1173	; 0x495
    4340:	movw	r3, #0
    4344:	movt	r3, #0
    4348:	bl	0 <__assert_fail>
    434c:	b	45dc <gen_builder_table_args+0x4f8>
    4350:	ldr	r0, [fp, #-36]	; 0xffffffdc
    4354:	ldr	r0, [r0, #16]
    4358:	add	r1, sp, #76	; 0x4c
    435c:	bl	14e0 <fb_compound_name>
    4360:	ldr	r0, [fp, #-36]	; 0xffffffdc
    4364:	ldr	r0, [r0, #16]
    4368:	ldrh	r0, [r0, #8]
    436c:	cmp	r0, #2
    4370:	str	r0, [sp, #44]	; 0x2c
    4374:	bcc	439c <gen_builder_table_args+0x2b8>
    4378:	b	437c <gen_builder_table_args+0x298>
    437c:	ldr	r0, [sp, #44]	; 0x2c
    4380:	cmp	r0, #3
    4384:	beq	439c <gen_builder_table_args+0x2b8>
    4388:	b	438c <gen_builder_table_args+0x2a8>
    438c:	ldr	r0, [sp, #44]	; 0x2c
    4390:	cmp	r0, #4
    4394:	beq	43d4 <gen_builder_table_args+0x2f0>
    4398:	b	440c <gen_builder_table_args+0x328>
    439c:	ldr	r0, [fp, #-12]
    43a0:	ldr	r0, [r0, #204]	; 0xcc
    43a4:	add	r2, sp, #76	; 0x4c
    43a8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    43ac:	ldr	r3, [r1, #96]	; 0x60
    43b0:	ldr	r1, [r1, #100]	; 0x64
    43b4:	mov	ip, sp
    43b8:	str	r1, [ip, #4]
    43bc:	str	r3, [ip]
    43c0:	movw	r1, #0
    43c4:	movt	r1, #0
    43c8:	bl	0 <fprintf>
    43cc:	str	r0, [sp, #40]	; 0x28
    43d0:	b	4464 <gen_builder_table_args+0x380>
    43d4:	ldr	r0, [fp, #-12]
    43d8:	ldr	r0, [r0, #204]	; 0xcc
    43dc:	add	r2, sp, #76	; 0x4c
    43e0:	ldr	r1, [fp, #-36]	; 0xffffffdc
    43e4:	ldr	r3, [r1, #96]	; 0x60
    43e8:	ldr	r1, [r1, #100]	; 0x64
    43ec:	mov	ip, sp
    43f0:	str	r1, [ip, #4]
    43f4:	str	r3, [ip]
    43f8:	movw	r1, #0
    43fc:	movt	r1, #0
    4400:	bl	0 <fprintf>
    4404:	str	r0, [sp, #36]	; 0x24
    4408:	b	4464 <gen_builder_table_args+0x380>
    440c:	movw	r0, #0
    4410:	movt	r0, #0
    4414:	ldr	r0, [r0]
    4418:	movw	r1, #0
    441c:	movt	r1, #0
    4420:	movw	r2, #0
    4424:	movt	r2, #0
    4428:	movw	r3, #1189	; 0x4a5
    442c:	movw	ip, #0
    4430:	movt	ip, #0
    4434:	str	ip, [sp]
    4438:	bl	0 <fprintf>
    443c:	movw	r1, #0
    4440:	movt	r1, #0
    4444:	str	r0, [sp, #32]
    4448:	mov	r0, r1
    444c:	movw	r1, #0
    4450:	movt	r1, #0
    4454:	movw	r2, #1189	; 0x4a5
    4458:	movw	r3, #0
    445c:	movt	r3, #0
    4460:	bl	0 <__assert_fail>
    4464:	b	45dc <gen_builder_table_args+0x4f8>
    4468:	ldr	r0, [fp, #-36]	; 0xffffffdc
    446c:	ldr	r0, [r0, #16]
    4470:	ldr	r1, [fp, #-28]	; 0xffffffe4
    4474:	bl	2834 <scalar_type_ns>
    4478:	str	r0, [fp, #-44]	; 0xffffffd4
    447c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    4480:	ldr	r0, [r0, #16]
    4484:	bl	2874 <scalar_type_name>
    4488:	str	r0, [fp, #-40]	; 0xffffffd8
    448c:	ldr	r0, [fp, #-12]
    4490:	ldr	r0, [r0, #204]	; 0xcc
    4494:	ldr	r2, [fp, #-44]	; 0xffffffd4
    4498:	ldr	r3, [fp, #-40]	; 0xffffffd8
    449c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    44a0:	ldr	lr, [r1, #96]	; 0x60
    44a4:	ldr	r1, [r1, #100]	; 0x64
    44a8:	mov	ip, sp
    44ac:	str	r1, [ip, #4]
    44b0:	str	lr, [ip]
    44b4:	movw	r1, #0
    44b8:	movt	r1, #0
    44bc:	bl	0 <fprintf>
    44c0:	str	r0, [sp, #28]
    44c4:	b	45dc <gen_builder_table_args+0x4f8>
    44c8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    44cc:	ldr	r0, [r0, #16]
    44d0:	bl	2a1c <scalar_type_prefix>
    44d4:	str	r0, [fp, #-40]	; 0xffffffd8
    44d8:	ldr	r0, [fp, #-12]
    44dc:	ldr	r0, [r0, #204]	; 0xcc
    44e0:	ldr	r2, [fp, #-28]	; 0xffffffe4
    44e4:	ldr	r3, [fp, #-40]	; 0xffffffd8
    44e8:	ldr	lr, [fp, #-36]	; 0xffffffdc
    44ec:	ldr	r1, [lr, #96]	; 0x60
    44f0:	ldr	lr, [lr, #100]	; 0x64
    44f4:	mov	ip, sp
    44f8:	str	lr, [ip, #4]
    44fc:	str	r1, [ip]
    4500:	movw	r1, #0
    4504:	movt	r1, #0
    4508:	bl	0 <fprintf>
    450c:	str	r0, [sp, #24]
    4510:	b	45dc <gen_builder_table_args+0x4f8>
    4514:	ldr	r0, [fp, #-12]
    4518:	ldr	r0, [r0, #204]	; 0xcc
    451c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    4520:	ldr	r1, [fp, #-36]	; 0xffffffdc
    4524:	ldr	r3, [r1, #96]	; 0x60
    4528:	ldr	r1, [r1, #100]	; 0x64
    452c:	mov	ip, sp
    4530:	str	r1, [ip, #4]
    4534:	str	r3, [ip]
    4538:	movw	r1, #0
    453c:	movt	r1, #0
    4540:	bl	0 <fprintf>
    4544:	str	r0, [sp, #20]
    4548:	b	45dc <gen_builder_table_args+0x4f8>
    454c:	ldr	r0, [fp, #-12]
    4550:	ldr	r0, [r0, #204]	; 0xcc
    4554:	ldr	r2, [fp, #-28]	; 0xffffffe4
    4558:	ldr	r1, [fp, #-36]	; 0xffffffdc
    455c:	ldr	r3, [r1, #96]	; 0x60
    4560:	ldr	r1, [r1, #100]	; 0x64
    4564:	mov	ip, sp
    4568:	str	r1, [ip, #4]
    456c:	str	r3, [ip]
    4570:	movw	r1, #0
    4574:	movt	r1, #0
    4578:	bl	0 <fprintf>
    457c:	str	r0, [sp, #16]
    4580:	b	45dc <gen_builder_table_args+0x4f8>
    4584:	movw	r0, #0
    4588:	movt	r0, #0
    458c:	ldr	r0, [r0]
    4590:	movw	r1, #0
    4594:	movt	r1, #0
    4598:	movw	r2, #0
    459c:	movt	r2, #0
    45a0:	movw	r3, #1209	; 0x4b9
    45a4:	movw	ip, #0
    45a8:	movt	ip, #0
    45ac:	str	ip, [sp]
    45b0:	bl	0 <fprintf>
    45b4:	movw	r1, #0
    45b8:	movt	r1, #0
    45bc:	str	r0, [sp, #12]
    45c0:	mov	r0, r1
    45c4:	movw	r1, #0
    45c8:	movt	r1, #0
    45cc:	movw	r2, #1209	; 0x4b9
    45d0:	movw	r3, #0
    45d4:	movt	r3, #0
    45d8:	bl	0 <__assert_fail>
    45dc:	b	45e0 <gen_builder_table_args+0x4fc>
    45e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    45e4:	ldr	r0, [r0]
    45e8:	str	r0, [fp, #-32]	; 0xffffffe0
    45ec:	b	4130 <gen_builder_table_args+0x4c>
    45f0:	ldr	r0, [fp, #-48]	; 0xffffffd0
    45f4:	sub	sp, fp, #8
    45f8:	pop	{r4, r5, fp, pc}

000045fc <gen_builder_table_call_list>:
    45fc:	push	{fp, lr}
    4600:	mov	fp, sp
    4604:	sub	sp, sp, #32
    4608:	str	r0, [fp, #-4]
    460c:	str	r1, [fp, #-8]
    4610:	str	r2, [fp, #-12]
    4614:	str	r3, [sp, #16]
    4618:	movw	r0, #0
    461c:	str	r0, [sp, #4]
    4620:	ldr	r0, [fp, #-8]
    4624:	ldr	r0, [r0, #20]
    4628:	str	r0, [sp, #8]
    462c:	ldr	r0, [sp, #8]
    4630:	movw	r1, #0
    4634:	cmp	r0, r1
    4638:	beq	46b0 <gen_builder_table_call_list+0xb4>
    463c:	ldr	r0, [sp, #8]
    4640:	str	r0, [sp, #12]
    4644:	ldr	r0, [sp, #12]
    4648:	ldrh	r0, [r0, #72]	; 0x48
    464c:	and	r0, r0, #4
    4650:	cmp	r0, #0
    4654:	beq	465c <gen_builder_table_call_list+0x60>
    4658:	b	46a0 <gen_builder_table_call_list+0xa4>
    465c:	ldr	r0, [fp, #-4]
    4660:	ldr	r1, [sp, #4]
    4664:	ldr	r2, [fp, #-12]
    4668:	ldr	r3, [sp, #16]
    466c:	bl	2714 <gen_comma>
    4670:	ldr	r0, [fp, #-4]
    4674:	ldr	r0, [r0, #204]	; 0xcc
    4678:	ldr	r1, [sp, #12]
    467c:	ldr	r2, [r1, #96]	; 0x60
    4680:	ldr	r3, [r1, #100]	; 0x64
    4684:	movw	r1, #0
    4688:	movt	r1, #0
    468c:	bl	0 <fprintf>
    4690:	ldr	r1, [sp, #4]
    4694:	add	r1, r1, #1
    4698:	str	r1, [sp, #4]
    469c:	str	r0, [sp]
    46a0:	ldr	r0, [sp, #8]
    46a4:	ldr	r0, [r0]
    46a8:	str	r0, [sp, #8]
    46ac:	b	462c <gen_builder_table_call_list+0x30>
    46b0:	ldr	r0, [sp, #4]
    46b4:	mov	sp, fp
    46b8:	pop	{fp, pc}

000046bc <gen_union>:
    46bc:	push	{r4, r5, r6, sl, fp, lr}
    46c0:	add	fp, sp, #16
    46c4:	sub	sp, sp, #568	; 0x238
    46c8:	str	r0, [fp, #-20]	; 0xffffffec
    46cc:	str	r1, [fp, #-24]	; 0xffffffe8
    46d0:	ldr	r0, [fp, #-20]	; 0xffffffec
    46d4:	str	r0, [fp, #-28]	; 0xffffffe4
    46d8:	sub	r0, fp, #264	; 0x108
    46dc:	mov	r1, r0
    46e0:	str	r0, [sp, #96]	; 0x60
    46e4:	mov	r0, r1
    46e8:	movw	r1, #0
    46ec:	and	r2, r1, #255	; 0xff
    46f0:	str	r1, [sp, #92]	; 0x5c
    46f4:	mov	r1, r2
    46f8:	movw	r2, #220	; 0xdc
    46fc:	str	r2, [sp, #88]	; 0x58
    4700:	bl	0 <memset>
    4704:	add	r0, sp, #100	; 0x64
    4708:	ldr	r1, [sp, #92]	; 0x5c
    470c:	and	r1, r1, #255	; 0xff
    4710:	ldr	r2, [sp, #88]	; 0x58
    4714:	bl	0 <memset>
    4718:	ldr	r0, [fp, #-24]	; 0xffffffe8
    471c:	ldr	r1, [sp, #96]	; 0x60
    4720:	bl	14e0 <fb_compound_name>
    4724:	ldr	r0, [fp, #-24]	; 0xffffffe8
    4728:	ldr	r0, [r0, #20]
    472c:	str	r0, [fp, #-36]	; 0xffffffdc
    4730:	ldr	r0, [fp, #-36]	; 0xffffffdc
    4734:	movw	r1, #0
    4738:	cmp	r0, r1
    473c:	beq	4944 <gen_union+0x288>
    4740:	ldr	r0, [fp, #-36]	; 0xffffffdc
    4744:	str	r0, [fp, #-32]	; 0xffffffe0
    4748:	ldr	r0, [fp, #-32]	; 0xffffffe0
    474c:	ldrh	r0, [r0, #24]
    4750:	cmp	r0, #0
    4754:	str	r0, [sp, #84]	; 0x54
    4758:	beq	489c <gen_union+0x1e0>
    475c:	b	4760 <gen_union+0xa4>
    4760:	ldr	r0, [sp, #84]	; 0x54
    4764:	cmp	r0, #10
    4768:	beq	4818 <gen_union+0x15c>
    476c:	b	4770 <gen_union+0xb4>
    4770:	ldr	r0, [sp, #84]	; 0x54
    4774:	cmp	r0, #14
    4778:	bne	48d8 <gen_union+0x21c>
    477c:	b	4780 <gen_union+0xc4>
    4780:	ldr	r0, [fp, #-32]	; 0xffffffe0
    4784:	ldr	r0, [r0, #16]
    4788:	add	r1, sp, #100	; 0x64
    478c:	bl	14e0 <fb_compound_name>
    4790:	ldr	r0, [fp, #-36]	; 0xffffffdc
    4794:	sub	r1, fp, #44	; 0x2c
    4798:	sub	r2, fp, #40	; 0x28
    479c:	bl	29e8 <symbol_name>
    47a0:	sub	r0, fp, #264	; 0x108
    47a4:	add	r1, sp, #100	; 0x64
    47a8:	ldr	r2, [fp, #-20]	; 0xffffffec
    47ac:	ldr	r2, [r2, #204]	; 0xcc
    47b0:	ldr	lr, [fp, #-44]	; 0xffffffd4
    47b4:	ldr	r3, [fp, #-40]	; 0xffffffd8
    47b8:	ldr	ip, [fp, #-44]	; 0xffffffd4
    47bc:	ldr	r4, [fp, #-40]	; 0xffffffd8
    47c0:	str	r0, [sp, #80]	; 0x50
    47c4:	mov	r0, r2
    47c8:	movw	r2, #0
    47cc:	movt	r2, #0
    47d0:	str	r1, [sp, #76]	; 0x4c
    47d4:	mov	r1, r2
    47d8:	ldr	r2, [sp, #80]	; 0x50
    47dc:	ldr	r5, [sp, #80]	; 0x50
    47e0:	str	r3, [sp, #72]	; 0x48
    47e4:	mov	r3, r5
    47e8:	str	lr, [sp]
    47ec:	ldr	lr, [sp, #72]	; 0x48
    47f0:	str	lr, [sp, #4]
    47f4:	ldr	r6, [sp, #76]	; 0x4c
    47f8:	str	r6, [sp, #8]
    47fc:	str	r5, [sp, #12]
    4800:	str	r5, [sp, #16]
    4804:	str	ip, [sp, #20]
    4808:	str	r4, [sp, #24]
    480c:	bl	0 <fprintf>
    4810:	str	r0, [sp, #68]	; 0x44
    4814:	b	4930 <gen_union+0x274>
    4818:	ldr	r0, [fp, #-36]	; 0xffffffdc
    481c:	sub	r1, fp, #44	; 0x2c
    4820:	sub	r2, fp, #40	; 0x28
    4824:	bl	29e8 <symbol_name>
    4828:	sub	r0, fp, #264	; 0x108
    482c:	ldr	r1, [fp, #-20]	; 0xffffffec
    4830:	ldr	r1, [r1, #204]	; 0xcc
    4834:	ldr	r2, [fp, #-44]	; 0xffffffd4
    4838:	ldr	lr, [fp, #-40]	; 0xffffffd8
    483c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    4840:	ldr	ip, [fp, #-44]	; 0xffffffd4
    4844:	ldr	r4, [fp, #-40]	; 0xffffffd8
    4848:	str	r0, [sp, #64]	; 0x40
    484c:	mov	r0, r1
    4850:	movw	r1, #0
    4854:	movt	r1, #0
    4858:	ldr	r5, [sp, #64]	; 0x40
    485c:	str	r2, [sp, #60]	; 0x3c
    4860:	mov	r2, r5
    4864:	str	r3, [sp, #56]	; 0x38
    4868:	mov	r3, r5
    486c:	ldr	r6, [sp, #60]	; 0x3c
    4870:	str	r6, [sp]
    4874:	str	lr, [sp, #4]
    4878:	ldr	lr, [sp, #56]	; 0x38
    487c:	str	lr, [sp, #8]
    4880:	str	r5, [sp, #12]
    4884:	str	r5, [sp, #16]
    4888:	str	ip, [sp, #20]
    488c:	str	r4, [sp, #24]
    4890:	bl	0 <fprintf>
    4894:	str	r0, [sp, #52]	; 0x34
    4898:	b	4930 <gen_union+0x274>
    489c:	sub	r0, fp, #264	; 0x108
    48a0:	ldr	r1, [fp, #-20]	; 0xffffffec
    48a4:	ldr	r1, [r1, #204]	; 0xcc
    48a8:	str	r0, [sp, #48]	; 0x30
    48ac:	mov	r0, r1
    48b0:	movw	r1, #0
    48b4:	movt	r1, #0
    48b8:	ldr	r2, [sp, #48]	; 0x30
    48bc:	ldr	r3, [sp, #48]	; 0x30
    48c0:	ldr	ip, [sp, #48]	; 0x30
    48c4:	str	ip, [sp]
    48c8:	str	ip, [sp, #4]
    48cc:	bl	0 <fprintf>
    48d0:	str	r0, [sp, #44]	; 0x2c
    48d4:	b	4930 <gen_union+0x274>
    48d8:	movw	r0, #0
    48dc:	movt	r0, #0
    48e0:	ldr	r0, [r0]
    48e4:	movw	r1, #0
    48e8:	movt	r1, #0
    48ec:	movw	r2, #0
    48f0:	movt	r2, #0
    48f4:	movw	r3, #1608	; 0x648
    48f8:	movw	ip, #0
    48fc:	movt	ip, #0
    4900:	str	ip, [sp]
    4904:	bl	0 <fprintf>
    4908:	movw	r1, #0
    490c:	movt	r1, #0
    4910:	str	r0, [sp, #40]	; 0x28
    4914:	mov	r0, r1
    4918:	movw	r1, #0
    491c:	movt	r1, #0
    4920:	movw	r2, #1608	; 0x648
    4924:	movw	r3, #0
    4928:	movt	r3, #0
    492c:	bl	0 <__assert_fail>
    4930:	b	4934 <gen_union+0x278>
    4934:	ldr	r0, [fp, #-36]	; 0xffffffdc
    4938:	ldr	r0, [r0]
    493c:	str	r0, [fp, #-36]	; 0xffffffdc
    4940:	b	4730 <gen_union+0x74>
    4944:	sub	r0, fp, #264	; 0x108
    4948:	ldr	r1, [fp, #-20]	; 0xffffffec
    494c:	ldr	r1, [r1, #204]	; 0xcc
    4950:	ldr	r2, [fp, #-28]	; 0xffffffe4
    4954:	ldr	r3, [fp, #-28]	; 0xffffffe4
    4958:	str	r0, [sp, #36]	; 0x24
    495c:	mov	r0, r1
    4960:	movw	r1, #0
    4964:	movt	r1, #0
    4968:	ldr	ip, [sp, #36]	; 0x24
    496c:	str	ip, [sp]
    4970:	bl	0 <fprintf>
    4974:	movw	r1, #0
    4978:	str	r0, [sp, #32]
    497c:	mov	r0, r1
    4980:	sub	sp, fp, #16
    4984:	pop	{r4, r5, r6, sl, fp, pc}

00004988 <print_literal>:
    4988:	push	{fp, lr}
    498c:	mov	fp, sp
    4990:	sub	sp, sp, #40	; 0x28
    4994:	str	r0, [fp, #-8]
    4998:	str	r1, [fp, #-12]
    499c:	str	r2, [fp, #-16]
    49a0:	ldr	r0, [fp, #-12]
    49a4:	ldrh	r0, [r0, #8]
    49a8:	sub	r0, r0, #3
    49ac:	cmp	r0, #3
    49b0:	str	r0, [sp, #16]
    49b4:	bhi	4ae4 <print_literal+0x15c>
    49b8:	add	r0, pc, #8
    49bc:	ldr	r1, [sp, #16]
    49c0:	ldr	r0, [r0, r1, lsl #2]
    49c4:	mov	pc, r0
    49c8:	.word	0x00004a88
    49cc:	.word	0x00004a18
    49d0:	.word	0x000049d8
    49d4:	.word	0x00004a58
    49d8:	ldr	r0, [fp, #-8]
    49dc:	bl	4ee4 <scalar_cast>
    49e0:	str	r0, [sp, #20]
    49e4:	ldr	r0, [fp, #-16]
    49e8:	ldr	r2, [sp, #20]
    49ec:	ldr	lr, [fp, #-12]
    49f0:	ldr	r1, [lr]
    49f4:	ldr	lr, [lr, #4]
    49f8:	mov	r3, sp
    49fc:	str	lr, [r3, #4]
    4a00:	str	r1, [r3]
    4a04:	movw	r1, #0
    4a08:	movt	r1, #0
    4a0c:	bl	0 <sprintf>
    4a10:	str	r0, [fp, #-4]
    4a14:	b	4b3c <print_literal+0x1b4>
    4a18:	ldr	r0, [fp, #-8]
    4a1c:	bl	4ee4 <scalar_cast>
    4a20:	str	r0, [sp, #20]
    4a24:	ldr	r0, [fp, #-16]
    4a28:	ldr	r2, [sp, #20]
    4a2c:	ldr	lr, [fp, #-12]
    4a30:	ldr	r1, [lr]
    4a34:	ldr	lr, [lr, #4]
    4a38:	mov	r3, sp
    4a3c:	str	lr, [r3, #4]
    4a40:	str	r1, [r3]
    4a44:	movw	r1, #0
    4a48:	movt	r1, #0
    4a4c:	bl	0 <sprintf>
    4a50:	str	r0, [fp, #-4]
    4a54:	b	4b3c <print_literal+0x1b4>
    4a58:	ldr	r0, [fp, #-8]
    4a5c:	bl	4ee4 <scalar_cast>
    4a60:	str	r0, [sp, #20]
    4a64:	ldr	r0, [fp, #-16]
    4a68:	ldr	r2, [sp, #20]
    4a6c:	ldr	lr, [fp, #-12]
    4a70:	ldrb	r3, [lr]
    4a74:	movw	r1, #0
    4a78:	movt	r1, #0
    4a7c:	bl	0 <sprintf>
    4a80:	str	r0, [fp, #-4]
    4a84:	b	4b3c <print_literal+0x1b4>
    4a88:	ldr	r0, [fp, #-8]
    4a8c:	cmp	r0, #11
    4a90:	bne	4ac0 <print_literal+0x138>
    4a94:	ldr	r0, [fp, #-16]
    4a98:	ldr	r1, [fp, #-12]
    4a9c:	vldr	d16, [r1]
    4aa0:	vcvt.f32.f64	s0, d16
    4aa4:	vcvt.f64.f32	d16, s0
    4aa8:	movw	r1, #0
    4aac:	movt	r1, #0
    4ab0:	vmov	r2, r3, d16
    4ab4:	bl	0 <sprintf>
    4ab8:	str	r0, [fp, #-4]
    4abc:	b	4b3c <print_literal+0x1b4>
    4ac0:	ldr	r0, [fp, #-16]
    4ac4:	ldr	r1, [fp, #-12]
    4ac8:	vldr	d16, [r1]
    4acc:	movw	r1, #0
    4ad0:	movt	r1, #0
    4ad4:	vmov	r2, r3, d16
    4ad8:	bl	0 <sprintf>
    4adc:	str	r0, [fp, #-4]
    4ae0:	b	4b3c <print_literal+0x1b4>
    4ae4:	movw	r0, #0
    4ae8:	movt	r0, #0
    4aec:	ldr	r0, [r0]
    4af0:	movw	r1, #0
    4af4:	movt	r1, #0
    4af8:	movw	r2, #0
    4afc:	movt	r2, #0
    4b00:	movw	r3, #260	; 0x104
    4b04:	movw	ip, #0
    4b08:	movt	ip, #0
    4b0c:	str	ip, [sp]
    4b10:	bl	0 <fprintf>
    4b14:	movw	r1, #0
    4b18:	movt	r1, #0
    4b1c:	str	r0, [sp, #12]
    4b20:	mov	r0, r1
    4b24:	movw	r1, #0
    4b28:	movt	r1, #0
    4b2c:	movw	r2, #260	; 0x104
    4b30:	movw	r3, #0
    4b34:	movt	r3, #0
    4b38:	bl	0 <__assert_fail>
    4b3c:	ldr	r0, [fp, #-4]
    4b40:	mov	sp, fp
    4b44:	pop	{fp, pc}

00004b48 <gen_union_fields>:
    4b48:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
    4b4c:	add	fp, sp, #24
    4b50:	sub	sp, sp, #584	; 0x248
    4b54:	ldr	ip, [fp, #12]
    4b58:	ldr	lr, [fp, #8]
    4b5c:	str	r0, [fp, #-28]	; 0xffffffe4
    4b60:	str	r1, [fp, #-32]	; 0xffffffe0
    4b64:	str	r2, [fp, #-36]	; 0xffffffdc
    4b68:	str	r3, [fp, #-40]	; 0xffffffd8
    4b6c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    4b70:	str	r0, [fp, #-44]	; 0xffffffd4
    4b74:	ldr	r0, [fp, #12]
    4b78:	cmp	r0, #0
    4b7c:	movw	r0, #0
    4b80:	movne	r0, #1
    4b84:	tst	r0, #1
    4b88:	movw	r0, #0
    4b8c:	movt	r0, #0
    4b90:	movw	r1, #0
    4b94:	movt	r1, #0
    4b98:	movne	r0, r1
    4b9c:	str	r0, [sp, #104]	; 0x68
    4ba0:	sub	r0, fp, #280	; 0x118
    4ba4:	mov	r1, r0
    4ba8:	str	r0, [sp, #100]	; 0x64
    4bac:	mov	r0, r1
    4bb0:	movw	r1, #0
    4bb4:	and	r2, r1, #255	; 0xff
    4bb8:	str	r1, [sp, #96]	; 0x60
    4bbc:	mov	r1, r2
    4bc0:	movw	r2, #220	; 0xdc
    4bc4:	str	r2, [sp, #92]	; 0x5c
    4bc8:	str	lr, [sp, #88]	; 0x58
    4bcc:	str	ip, [sp, #84]	; 0x54
    4bd0:	bl	0 <memset>
    4bd4:	add	r0, sp, #108	; 0x6c
    4bd8:	ldr	r1, [sp, #96]	; 0x60
    4bdc:	and	r1, r1, #255	; 0xff
    4be0:	ldr	r2, [sp, #92]	; 0x5c
    4be4:	bl	0 <memset>
    4be8:	ldr	r0, [fp, #8]
    4bec:	ldr	r1, [sp, #100]	; 0x64
    4bf0:	bl	14e0 <fb_compound_name>
    4bf4:	ldr	r0, [fp, #8]
    4bf8:	ldr	r0, [r0, #20]
    4bfc:	str	r0, [fp, #-48]	; 0xffffffd0
    4c00:	ldr	r0, [fp, #-48]	; 0xffffffd0
    4c04:	movw	r1, #0
    4c08:	cmp	r0, r1
    4c0c:	beq	4ed8 <gen_union_fields+0x390>
    4c10:	ldr	r0, [fp, #-48]	; 0xffffffd0
    4c14:	str	r0, [fp, #-52]	; 0xffffffcc
    4c18:	ldr	r0, [fp, #-48]	; 0xffffffd0
    4c1c:	sub	r1, fp, #60	; 0x3c
    4c20:	sub	r2, fp, #56	; 0x38
    4c24:	bl	29e8 <symbol_name>
    4c28:	ldr	r0, [fp, #-52]	; 0xffffffcc
    4c2c:	ldrh	r0, [r0, #24]
    4c30:	cmp	r0, #0
    4c34:	str	r0, [sp, #80]	; 0x50
    4c38:	beq	4c60 <gen_union_fields+0x118>
    4c3c:	b	4c40 <gen_union_fields+0xf8>
    4c40:	ldr	r0, [sp, #80]	; 0x50
    4c44:	cmp	r0, #10
    4c48:	beq	4e04 <gen_union_fields+0x2bc>
    4c4c:	b	4c50 <gen_union_fields+0x108>
    4c50:	ldr	r0, [sp, #80]	; 0x50
    4c54:	cmp	r0, #14
    4c58:	beq	4c64 <gen_union_fields+0x11c>
    4c5c:	b	4e6c <gen_union_fields+0x324>
    4c60:	b	4ec4 <gen_union_fields+0x37c>
    4c64:	ldr	r0, [fp, #-52]	; 0xffffffcc
    4c68:	ldr	r0, [r0, #16]
    4c6c:	add	r1, sp, #108	; 0x6c
    4c70:	bl	14e0 <fb_compound_name>
    4c74:	ldr	r0, [fp, #-52]	; 0xffffffcc
    4c78:	ldr	r0, [r0, #16]
    4c7c:	ldrh	r0, [r0, #8]
    4c80:	cmp	r0, #0
    4c84:	str	r0, [sp, #76]	; 0x4c
    4c88:	beq	4ca0 <gen_union_fields+0x158>
    4c8c:	b	4c90 <gen_union_fields+0x148>
    4c90:	ldr	r0, [sp, #76]	; 0x4c
    4c94:	cmp	r0, #1
    4c98:	beq	4d24 <gen_union_fields+0x1dc>
    4c9c:	b	4da8 <gen_union_fields+0x260>
    4ca0:	add	r0, sp, #108	; 0x6c
    4ca4:	sub	r1, fp, #280	; 0x118
    4ca8:	ldr	r2, [fp, #-28]	; 0xffffffe4
    4cac:	ldr	r2, [r2, #204]	; 0xcc
    4cb0:	ldr	r3, [fp, #-44]	; 0xffffffd4
    4cb4:	ldr	ip, [sp, #104]	; 0x68
    4cb8:	ldr	lr, [fp, #-44]	; 0xffffffd4
    4cbc:	ldr	r4, [fp, #-32]	; 0xffffffe0
    4cc0:	ldr	r5, [fp, #-36]	; 0xffffffdc
    4cc4:	ldr	r6, [fp, #-40]	; 0xffffffd8
    4cc8:	ldr	r7, [fp, #-60]	; 0xffffffc4
    4ccc:	ldr	r8, [fp, #-56]	; 0xffffffc8
    4cd0:	str	r0, [sp, #72]	; 0x48
    4cd4:	mov	r0, r2
    4cd8:	movw	r2, #0
    4cdc:	movt	r2, #0
    4ce0:	str	r1, [sp, #68]	; 0x44
    4ce4:	mov	r1, r2
    4ce8:	mov	r2, r3
    4cec:	mov	r3, ip
    4cf0:	str	lr, [sp]
    4cf4:	str	r4, [sp, #4]
    4cf8:	str	r5, [sp, #8]
    4cfc:	str	r6, [sp, #12]
    4d00:	ldr	ip, [sp, #68]	; 0x44
    4d04:	str	ip, [sp, #16]
    4d08:	str	r7, [sp, #20]
    4d0c:	str	r8, [sp, #24]
    4d10:	ldr	lr, [sp, #72]	; 0x48
    4d14:	str	lr, [sp, #28]
    4d18:	bl	0 <fprintf>
    4d1c:	str	r0, [sp, #64]	; 0x40
    4d20:	b	4e00 <gen_union_fields+0x2b8>
    4d24:	add	r0, sp, #108	; 0x6c
    4d28:	sub	r1, fp, #280	; 0x118
    4d2c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    4d30:	ldr	r2, [r2, #204]	; 0xcc
    4d34:	ldr	r3, [fp, #-44]	; 0xffffffd4
    4d38:	ldr	ip, [sp, #104]	; 0x68
    4d3c:	ldr	lr, [fp, #-44]	; 0xffffffd4
    4d40:	ldr	r4, [fp, #-32]	; 0xffffffe0
    4d44:	ldr	r5, [fp, #-36]	; 0xffffffdc
    4d48:	ldr	r6, [fp, #-40]	; 0xffffffd8
    4d4c:	ldr	r7, [fp, #-60]	; 0xffffffc4
    4d50:	ldr	r8, [fp, #-56]	; 0xffffffc8
    4d54:	str	r0, [sp, #60]	; 0x3c
    4d58:	mov	r0, r2
    4d5c:	movw	r2, #0
    4d60:	movt	r2, #0
    4d64:	str	r1, [sp, #56]	; 0x38
    4d68:	mov	r1, r2
    4d6c:	mov	r2, r3
    4d70:	mov	r3, ip
    4d74:	str	lr, [sp]
    4d78:	str	r4, [sp, #4]
    4d7c:	str	r5, [sp, #8]
    4d80:	str	r6, [sp, #12]
    4d84:	ldr	ip, [sp, #56]	; 0x38
    4d88:	str	ip, [sp, #16]
    4d8c:	str	r7, [sp, #20]
    4d90:	str	r8, [sp, #24]
    4d94:	ldr	lr, [sp, #60]	; 0x3c
    4d98:	str	lr, [sp, #28]
    4d9c:	bl	0 <fprintf>
    4da0:	str	r0, [sp, #52]	; 0x34
    4da4:	b	4e00 <gen_union_fields+0x2b8>
    4da8:	movw	r0, #0
    4dac:	movt	r0, #0
    4db0:	ldr	r0, [r0]
    4db4:	movw	r1, #0
    4db8:	movt	r1, #0
    4dbc:	movw	r2, #0
    4dc0:	movt	r2, #0
    4dc4:	movw	r3, #1358	; 0x54e
    4dc8:	movw	ip, #0
    4dcc:	movt	ip, #0
    4dd0:	str	ip, [sp]
    4dd4:	bl	0 <fprintf>
    4dd8:	movw	r1, #0
    4ddc:	movt	r1, #0
    4de0:	str	r0, [sp, #48]	; 0x30
    4de4:	mov	r0, r1
    4de8:	movw	r1, #0
    4dec:	movt	r1, #0
    4df0:	movw	r2, #1358	; 0x54e
    4df4:	movw	r3, #0
    4df8:	movt	r3, #0
    4dfc:	bl	0 <__assert_fail>
    4e00:	b	4ec4 <gen_union_fields+0x37c>
    4e04:	sub	r0, fp, #280	; 0x118
    4e08:	ldr	r1, [fp, #-28]	; 0xffffffe4
    4e0c:	ldr	r1, [r1, #204]	; 0xcc
    4e10:	ldr	r2, [fp, #-44]	; 0xffffffd4
    4e14:	ldr	r3, [sp, #104]	; 0x68
    4e18:	ldr	ip, [fp, #-44]	; 0xffffffd4
    4e1c:	ldr	lr, [fp, #-32]	; 0xffffffe0
    4e20:	ldr	r4, [fp, #-36]	; 0xffffffdc
    4e24:	ldr	r5, [fp, #-40]	; 0xffffffd8
    4e28:	ldr	r6, [fp, #-60]	; 0xffffffc4
    4e2c:	ldr	r7, [fp, #-56]	; 0xffffffc8
    4e30:	str	r0, [sp, #44]	; 0x2c
    4e34:	mov	r0, r1
    4e38:	movw	r1, #0
    4e3c:	movt	r1, #0
    4e40:	str	ip, [sp]
    4e44:	str	lr, [sp, #4]
    4e48:	str	r4, [sp, #8]
    4e4c:	str	r5, [sp, #12]
    4e50:	ldr	ip, [sp, #44]	; 0x2c
    4e54:	str	ip, [sp, #16]
    4e58:	str	r6, [sp, #20]
    4e5c:	str	r7, [sp, #24]
    4e60:	bl	0 <fprintf>
    4e64:	str	r0, [sp, #40]	; 0x28
    4e68:	b	4ec4 <gen_union_fields+0x37c>
    4e6c:	movw	r0, #0
    4e70:	movt	r0, #0
    4e74:	ldr	r0, [r0]
    4e78:	movw	r1, #0
    4e7c:	movt	r1, #0
    4e80:	movw	r2, #0
    4e84:	movt	r2, #0
    4e88:	movw	r3, #1368	; 0x558
    4e8c:	movw	ip, #0
    4e90:	movt	ip, #0
    4e94:	str	ip, [sp]
    4e98:	bl	0 <fprintf>
    4e9c:	movw	r1, #0
    4ea0:	movt	r1, #0
    4ea4:	str	r0, [sp, #36]	; 0x24
    4ea8:	mov	r0, r1
    4eac:	movw	r1, #0
    4eb0:	movt	r1, #0
    4eb4:	movw	r2, #1368	; 0x558
    4eb8:	movw	r3, #0
    4ebc:	movt	r3, #0
    4ec0:	bl	0 <__assert_fail>
    4ec4:	b	4ec8 <gen_union_fields+0x380>
    4ec8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    4ecc:	ldr	r0, [r0]
    4ed0:	str	r0, [fp, #-48]	; 0xffffffd0
    4ed4:	b	4c00 <gen_union_fields+0xb8>
    4ed8:	movw	r0, #0
    4edc:	sub	sp, fp, #24
    4ee0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00004ee4 <scalar_cast>:
    4ee4:	push	{fp, lr}
    4ee8:	mov	fp, sp
    4eec:	sub	sp, sp, #24
    4ef0:	str	r0, [fp, #-4]
    4ef4:	ldr	r0, [fp, #-4]
    4ef8:	sub	r0, r0, #1
    4efc:	cmp	r0, #8
    4f00:	str	r0, [sp, #12]
    4f04:	bhi	4fcc <scalar_cast+0xe8>
    4f08:	add	r0, pc, #8
    4f0c:	ldr	r1, [sp, #12]
    4f10:	ldr	r0, [r0, r1, lsl #2]
    4f14:	mov	pc, r0
    4f18:	.word	0x00004f3c
    4f1c:	.word	0x00004f4c
    4f20:	.word	0x00004f5c
    4f24:	.word	0x00004f6c
    4f28:	.word	0x00004f7c
    4f2c:	.word	0x00004f8c
    4f30:	.word	0x00004f9c
    4f34:	.word	0x00004fac
    4f38:	.word	0x00004fbc
    4f3c:	movw	r0, #0
    4f40:	movt	r0, #0
    4f44:	str	r0, [fp, #-8]
    4f48:	b	5024 <scalar_cast+0x140>
    4f4c:	movw	r0, #0
    4f50:	movt	r0, #0
    4f54:	str	r0, [fp, #-8]
    4f58:	b	5024 <scalar_cast+0x140>
    4f5c:	movw	r0, #0
    4f60:	movt	r0, #0
    4f64:	str	r0, [fp, #-8]
    4f68:	b	5024 <scalar_cast+0x140>
    4f6c:	movw	r0, #0
    4f70:	movt	r0, #0
    4f74:	str	r0, [fp, #-8]
    4f78:	b	5024 <scalar_cast+0x140>
    4f7c:	movw	r0, #0
    4f80:	movt	r0, #0
    4f84:	str	r0, [fp, #-8]
    4f88:	b	5024 <scalar_cast+0x140>
    4f8c:	movw	r0, #0
    4f90:	movt	r0, #0
    4f94:	str	r0, [fp, #-8]
    4f98:	b	5024 <scalar_cast+0x140>
    4f9c:	movw	r0, #0
    4fa0:	movt	r0, #0
    4fa4:	str	r0, [fp, #-8]
    4fa8:	b	5024 <scalar_cast+0x140>
    4fac:	movw	r0, #0
    4fb0:	movt	r0, #0
    4fb4:	str	r0, [fp, #-8]
    4fb8:	b	5024 <scalar_cast+0x140>
    4fbc:	movw	r0, #0
    4fc0:	movt	r0, #0
    4fc4:	str	r0, [fp, #-8]
    4fc8:	b	5024 <scalar_cast+0x140>
    4fcc:	movw	r0, #0
    4fd0:	movt	r0, #0
    4fd4:	ldr	r0, [r0]
    4fd8:	movw	r1, #0
    4fdc:	movt	r1, #0
    4fe0:	movw	r2, #0
    4fe4:	movt	r2, #0
    4fe8:	movw	r3, #226	; 0xe2
    4fec:	movw	ip, #0
    4ff0:	movt	ip, #0
    4ff4:	str	ip, [sp]
    4ff8:	bl	0 <fprintf>
    4ffc:	movw	r1, #0
    5000:	movt	r1, #0
    5004:	str	r0, [sp, #8]
    5008:	mov	r0, r1
    500c:	movw	r1, #0
    5010:	movt	r1, #0
    5014:	movw	r2, #226	; 0xe2
    5018:	movw	r3, #0
    501c:	movt	r3, #0
    5020:	bl	0 <__assert_fail>
    5024:	ldr	r0, [fp, #-8]
    5028:	mov	sp, fp
    502c:	pop	{fp, pc}
