{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611054413255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611054413264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 19 13:06:52 2021 " "Processing started: Tue Jan 19 13:06:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611054413264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1611054413264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO -c testbench --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO -c testbench --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1611054413264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1611054414484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1611054414484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611054433861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1611054433861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611054433865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1611054433865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1611054434186 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(165) " "Verilog HDL warning at testbench.v(165): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 165 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1611054434192 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(177) " "Verilog HDL warning at testbench.v(177): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 177 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1611054434192 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_out testbench.v(215) " "Verilog HDL Always Construct warning at testbench.v(215): variable \"data_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434193 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "empty testbench.v(216) " "Verilog HDL Always Construct warning at testbench.v(216): variable \"empty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434193 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "full testbench.v(217) " "Verilog HDL Always Construct warning at testbench.v(217): variable \"full\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434193 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fifo_count testbench.v(218) " "Verilog HDL Always Construct warning at testbench.v(218): variable \"fifo_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434193 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr_ptr testbench.v(219) " "Verilog HDL Always Construct warning at testbench.v(219): variable \"wr_ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434193 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_ptr testbench.v(221) " "Verilog HDL Always Construct warning at testbench.v(221): variable \"rd_ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434193 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(76) " "Verilog HDL warning at testbench.v(76): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 76 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1611054434194 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(104) " "Verilog HDL warning at testbench.v(104): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 104 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1611054434194 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_out testbench.v(254) " "Verilog HDL Always Construct warning at testbench.v(254): variable \"data_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434194 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "empty testbench.v(255) " "Verilog HDL Always Construct warning at testbench.v(255): variable \"empty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434194 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "full testbench.v(256) " "Verilog HDL Always Construct warning at testbench.v(256): variable \"full\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434194 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fifo_count testbench.v(257) " "Verilog HDL Always Construct warning at testbench.v(257): variable \"fifo_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434194 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr_ptr testbench.v(258) " "Verilog HDL Always Construct warning at testbench.v(258): variable \"wr_ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434194 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_ptr testbench.v(260) " "Verilog HDL Always Construct warning at testbench.v(260): variable \"rd_ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434195 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_out testbench.v(293) " "Verilog HDL Always Construct warning at testbench.v(293): variable \"data_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434195 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "empty testbench.v(294) " "Verilog HDL Always Construct warning at testbench.v(294): variable \"empty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434195 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "full testbench.v(295) " "Verilog HDL Always Construct warning at testbench.v(295): variable \"full\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434195 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fifo_count testbench.v(296) " "Verilog HDL Always Construct warning at testbench.v(296): variable \"fifo_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434196 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr_ptr testbench.v(297) " "Verilog HDL Always Construct warning at testbench.v(297): variable \"wr_ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434196 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_ptr testbench.v(299) " "Verilog HDL Always Construct warning at testbench.v(299): variable \"rd_ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434196 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_out testbench.v(333) " "Verilog HDL Always Construct warning at testbench.v(333): variable \"data_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434196 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "empty testbench.v(334) " "Verilog HDL Always Construct warning at testbench.v(334): variable \"empty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434196 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "full testbench.v(335) " "Verilog HDL Always Construct warning at testbench.v(335): variable \"full\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434196 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fifo_count testbench.v(336) " "Verilog HDL Always Construct warning at testbench.v(336): variable \"fifo_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434197 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr_ptr testbench.v(337) " "Verilog HDL Always Construct warning at testbench.v(337): variable \"wr_ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434197 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_ptr testbench.v(339) " "Verilog HDL Always Construct warning at testbench.v(339): variable \"rd_ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434197 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_out testbench.v(373) " "Verilog HDL Always Construct warning at testbench.v(373): variable \"data_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 373 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434197 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "empty testbench.v(374) " "Verilog HDL Always Construct warning at testbench.v(374): variable \"empty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434198 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "full testbench.v(375) " "Verilog HDL Always Construct warning at testbench.v(375): variable \"full\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 375 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434198 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fifo_count testbench.v(376) " "Verilog HDL Always Construct warning at testbench.v(376): variable \"fifo_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 376 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434198 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr_ptr testbench.v(377) " "Verilog HDL Always Construct warning at testbench.v(377): variable \"wr_ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 377 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434198 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_ptr testbench.v(379) " "Verilog HDL Always Construct warning at testbench.v(379): variable \"rd_ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 379 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434198 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_out testbench.v(413) " "Verilog HDL Always Construct warning at testbench.v(413): variable \"data_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 413 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434198 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "empty testbench.v(414) " "Verilog HDL Always Construct warning at testbench.v(414): variable \"empty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 414 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434199 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "full testbench.v(415) " "Verilog HDL Always Construct warning at testbench.v(415): variable \"full\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 415 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434199 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fifo_count testbench.v(416) " "Verilog HDL Always Construct warning at testbench.v(416): variable \"fifo_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 416 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434199 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr_ptr testbench.v(417) " "Verilog HDL Always Construct warning at testbench.v(417): variable \"wr_ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 417 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434199 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_ptr testbench.v(419) " "Verilog HDL Always Construct warning at testbench.v(419): variable \"rd_ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 419 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1611054434199 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(435) " "Verilog HDL warning at testbench.v(435): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 435 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1611054434200 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:dut " "Elaborating entity \"fifo\" for hierarchy \"fifo:dut\"" {  } { { "testbench.v" "dut" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1611054434328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.v(71) " "Verilog HDL assignment warning at FIFO.v(71): truncated value with size 32 to match size of target (8)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611054434337 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.v(72) " "Verilog HDL assignment warning at FIFO.v(72): truncated value with size 32 to match size of target (8)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611054434337 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.v(73) " "Verilog HDL assignment warning at FIFO.v(73): truncated value with size 32 to match size of target (8)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611054434338 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.v(74) " "Verilog HDL assignment warning at FIFO.v(74): truncated value with size 32 to match size of target (8)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611054434338 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.v(75) " "Verilog HDL assignment warning at FIFO.v(75): truncated value with size 32 to match size of target (8)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611054434338 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.v(76) " "Verilog HDL assignment warning at FIFO.v(76): truncated value with size 32 to match size of target (8)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611054434338 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.v(77) " "Verilog HDL assignment warning at FIFO.v(77): truncated value with size 32 to match size of target (8)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611054434338 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.v(78) " "Verilog HDL assignment warning at FIFO.v(78): truncated value with size 32 to match size of target (8)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611054434338 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FIFO.v(124) " "Verilog HDL assignment warning at FIFO.v(124): truncated value with size 32 to match size of target (3)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611054434338 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FIFO.v(132) " "Verilog HDL assignment warning at FIFO.v(132): truncated value with size 32 to match size of target (3)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611054434338 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO.v(160) " "Verilog HDL assignment warning at FIFO.v(160): truncated value with size 32 to match size of target (4)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611054434338 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO.v(171) " "Verilog HDL assignment warning at FIFO.v(171): truncated value with size 32 to match size of target (4)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611054434338 "|testbench|fifo:dut"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611054434543 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611054434543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1377 " "Peak virtual memory: 1377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611054436655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 19 13:07:16 2021 " "Processing ended: Tue Jan 19 13:07:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611054436655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611054436655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611054436655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1611054436655 ""}
