

================================================================
== Vitis HLS Report for 'Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4'
================================================================
* Date:           Wed May 25 23:55:13 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  2.915 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  1.020 us|  1.020 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_3_VITIS_LOOP_40_4  |       32|       32|         3|          2|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten11"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i5 %indvar_flatten11" [src/Rayleigh.cpp:39]   --->   Operation 13 'load' 'indvar_flatten11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "%icmp_ln39 = icmp_eq  i5 %indvar_flatten11_load, i5 16" [src/Rayleigh.cpp:39]   --->   Operation 15 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln39_1 = add i5 %indvar_flatten11_load, i5 1" [src/Rayleigh.cpp:39]   --->   Operation 16 'add' 'add_ln39_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.preheader, void %codeRepl.preheader.exitStub" [src/Rayleigh.cpp:39]   --->   Operation 17 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [src/Rayleigh.cpp:40]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [src/Rayleigh.cpp:39]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%add_ln39 = add i3 %i_load, i3 1" [src/Rayleigh.cpp:39]   --->   Operation 20 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.58ns)   --->   "%icmp_ln40 = icmp_eq  i3 %j_load, i3 4" [src/Rayleigh.cpp:40]   --->   Operation 21 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.20ns)   --->   "%select_ln39 = select i1 %icmp_ln40, i3 0, i3 %j_load" [src/Rayleigh.cpp:39]   --->   Operation 22 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.20ns)   --->   "%select_ln39_1 = select i1 %icmp_ln40, i3 %add_ln39, i3 %i_load" [src/Rayleigh.cpp:39]   --->   Operation 23 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i3 %select_ln39_1" [src/Rayleigh.cpp:46]   --->   Operation 24 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_45_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln46, i2 0" [src/Rayleigh.cpp:39]   --->   Operation 25 'bitconcatenate' 'tmp_45_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %select_ln39" [src/Rayleigh.cpp:46]   --->   Operation 26 'zext' 'zext_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%add_ln46 = add i4 %tmp_45_cast, i4 %zext_ln46" [src/Rayleigh.cpp:46]   --->   Operation 27 'add' 'add_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i4 %add_ln46" [src/Rayleigh.cpp:46]   --->   Operation 28 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Hr_addr = getelementptr i64 %Hr, i64 0, i64 %zext_ln46_2" [src/Rayleigh.cpp:46]   --->   Operation 29 'getelementptr' 'Hr_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Hi_addr = getelementptr i64 %Hi, i64 0, i64 %zext_ln46_2" [src/Rayleigh.cpp:47]   --->   Operation 30 'getelementptr' 'Hi_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%Hr_load = load i4 %Hr_addr" [src/Rayleigh.cpp:46]   --->   Operation 31 'load' 'Hr_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i3 %select_ln39" [src/Rayleigh.cpp:46]   --->   Operation 32 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%Hi_load = load i4 %Hi_addr" [src/Rayleigh.cpp:47]   --->   Operation 33 'load' 'Hi_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%add_ln40 = add i3 %select_ln39, i3 1" [src/Rayleigh.cpp:40]   --->   Operation 34 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln39 = store i5 %add_ln39_1, i5 %indvar_flatten11" [src/Rayleigh.cpp:39]   --->   Operation 35 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln39 = store i3 %select_ln39_1, i3 %i" [src/Rayleigh.cpp:39]   --->   Operation 36 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln40 = store i3 %add_ln40, i3 %j" [src/Rayleigh.cpp:40]   --->   Operation 37 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%Hr_load = load i4 %Hr_addr" [src/Rayleigh.cpp:46]   --->   Operation 38 'load' 'Hr_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln46 = shl i3 %select_ln39, i3 1" [src/Rayleigh.cpp:46]   --->   Operation 39 'shl' 'shl_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %trunc_ln46, i1 0, i2 %trunc_ln46_1, i1 0" [src/Rayleigh.cpp:46]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %tmp_s" [src/Rayleigh.cpp:46]   --->   Operation 41 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%H_rvd_addr = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln46_1" [src/Rayleigh.cpp:46]   --->   Operation 42 'getelementptr' 'H_rvd_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln46 = store i64 %Hr_load, i6 %H_rvd_addr" [src/Rayleigh.cpp:46]   --->   Operation 43 'store' 'store_ln46' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%Hi_load = load i4 %Hi_addr" [src/Rayleigh.cpp:47]   --->   Operation 44 'load' 'Hi_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i64 %Hi_load" [src/Rayleigh.cpp:47]   --->   Operation 45 'bitcast' 'bitcast_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.37ns)   --->   "%xor_ln47 = xor i64 %bitcast_ln47, i64 9223372036854775808" [src/Rayleigh.cpp:47]   --->   Operation 46 'xor' 'xor_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln47_1 = bitcast i64 %xor_ln47" [src/Rayleigh.cpp:47]   --->   Operation 47 'bitcast' 'bitcast_ln47_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln47 = or i3 %shl_ln46, i3 1" [src/Rayleigh.cpp:47]   --->   Operation 48 'or' 'or_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i3, i2 %trunc_ln46, i1 0, i3 %or_ln47" [src/Rayleigh.cpp:47]   --->   Operation 49 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i6 %tmp_11" [src/Rayleigh.cpp:47]   --->   Operation 50 'zext' 'zext_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%H_rvd_addr_9 = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln47" [src/Rayleigh.cpp:47]   --->   Operation 51 'getelementptr' 'H_rvd_addr_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln47 = store i64 %bitcast_ln47_1, i6 %H_rvd_addr_9" [src/Rayleigh.cpp:47]   --->   Operation 52 'store' 'store_ln47' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_3_VITIS_LOOP_40_4_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln39 = shl i3 %select_ln39_1, i3 1" [src/Rayleigh.cpp:39]   --->   Operation 55 'shl' 'shl_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln39 = or i3 %shl_ln39, i3 1" [src/Rayleigh.cpp:39]   --->   Operation 56 'or' 'or_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/Rayleigh.cpp:23]   --->   Operation 58 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i2.i1, i3 %or_ln39, i2 %trunc_ln46_1, i1 0" [src/Rayleigh.cpp:48]   --->   Operation 59 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %tmp_10" [src/Rayleigh.cpp:48]   --->   Operation 60 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%H_rvd_addr_8 = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln48" [src/Rayleigh.cpp:48]   --->   Operation 61 'getelementptr' 'H_rvd_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %or_ln39, i3 %or_ln47" [src/Rayleigh.cpp:49]   --->   Operation 62 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i6 %tmp_12" [src/Rayleigh.cpp:49]   --->   Operation 63 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%H_rvd_addr_10 = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln49" [src/Rayleigh.cpp:49]   --->   Operation 64 'getelementptr' 'H_rvd_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln48 = store i64 %Hi_load, i6 %H_rvd_addr_8" [src/Rayleigh.cpp:48]   --->   Operation 65 'store' 'store_ln48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln49 = store i64 %Hr_load, i6 %H_rvd_addr_10" [src/Rayleigh.cpp:49]   --->   Operation 66 'store' 'store_ln49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 2.91ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i_load', src/Rayleigh.cpp:39) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln39', src/Rayleigh.cpp:39) [20]  (0.673 ns)
	'select' operation ('select_ln39_1', src/Rayleigh.cpp:39) [25]  (0.208 ns)
	'add' operation ('add_ln46', src/Rayleigh.cpp:46) [32]  (0.797 ns)
	'getelementptr' operation ('Hr_addr', src/Rayleigh.cpp:46) [34]  (0 ns)
	'load' operation ('Hr_load', src/Rayleigh.cpp:46) on array 'Hr' [37]  (1.24 ns)

 <State 2>: 2.85ns
The critical path consists of the following:
	'load' operation ('Hi_load', src/Rayleigh.cpp:47) on array 'Hi' [47]  (1.24 ns)
	'xor' operation ('xor_ln47', src/Rayleigh.cpp:47) [49]  (0.379 ns)
	'store' operation ('store_ln47', src/Rayleigh.cpp:47) of variable 'bitcast_ln47_1', src/Rayleigh.cpp:47 on array 'H_rvd' [58]  (1.24 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'shl' operation ('shl_ln39', src/Rayleigh.cpp:39) [28]  (0 ns)
	'or' operation ('or_ln39', src/Rayleigh.cpp:39) [29]  (0 ns)
	'getelementptr' operation ('H_rvd_addr_8', src/Rayleigh.cpp:48) [45]  (0 ns)
	'store' operation ('store_ln48', src/Rayleigh.cpp:48) of variable 'Hi_load', src/Rayleigh.cpp:47 on array 'H_rvd' [59]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
