-- arria10_reset.vhd

-- Generated using ACDS version 18.1 625

library IEEE;
library arria10_reset_altera_remote_update_181;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use arria10_reset_altera_remote_update_181.arria10_reset_pkg.all;

entity arria10_reset is
	port (
		busy        : out std_logic;                                        --        busy.busy
		clock       : in  std_logic                     := '0';             --       clock.clk
		ctl_nupdt   : in  std_logic                     := '0';             --   ctl_nupdt.ctl_nupdt
		data_out    : out std_logic_vector(31 downto 0);                    --    data_out.data_out
		param       : in  std_logic_vector(2 downto 0)  := (others => '0'); --       param.param
		read_param  : in  std_logic                     := '0';             --  read_param.read_param
		reconfig    : in  std_logic                     := '0';             --    reconfig.reconfig
		reset       : in  std_logic                     := '0';             --       reset.reset
		reset_timer : in  std_logic                     := '0'              -- reset_timer.reset_timer
	);
end entity arria10_reset;

architecture rtl of arria10_reset is
begin

	remote_update_0 : component arria10_reset_altera_remote_update_181.arria10_reset_pkg.arria10_reset_altera_remote_update_181_2d3hvga
		port map (
			busy        => busy,        --        busy.busy
			data_out    => data_out,    --    data_out.data_out
			param       => param,       --       param.param
			read_param  => read_param,  --  read_param.read_param
			reconfig    => reconfig,    --    reconfig.reconfig
			reset_timer => reset_timer, -- reset_timer.reset_timer
			ctl_nupdt   => ctl_nupdt,   --   ctl_nupdt.ctl_nupdt
			clock       => clock,       --       clock.clk
			reset       => reset        --       reset.reset
		);

end architecture rtl; -- of arria10_reset
