Implementation;Synthesis;RootName:Top
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits -- simulation mismatch possible.||Top.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/53||Top_OSC_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\component\work\Top\OSC_0\Top_OSC_0_OSC.v'/linenumber/16
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits -- simulation mismatch possible.||Top.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/54||Top_OSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\component\work\Top\OSC_0\Top_OSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits -- simulation mismatch possible.||Top.srr(55);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/55||Top_OSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\component\work\Top\OSC_0\Top_OSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits -- simulation mismatch possible.||Top.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/56||Top_OSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\component\work\Top\OSC_0\Top_OSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits -- simulation mismatch possible.||Top.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/57||Top_OSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\component\work\Top\OSC_0\Top_OSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL159 ||@W:Input XTL is unused||Top.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/58||Top_OSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\component\work\Top\OSC_0\Top_OSC_0_OSC.v'/linenumber/14
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Top_FCCC_0_FCCC|GL0_net_inferred_clock which controls 21 sequential elements including LED_ctrl_0.counter[18:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/134||led_ctrl.v(52);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\demo1\hdl\led_ctrl.v'/linenumber/52
Implementation;Synthesis|| MT530 ||@W:Found inferred clock LED_ctrl|counter_inferred_clock[17] which controls 2 sequential elements including LED_ctrl_0.sh_lft[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/135||led_ctrl.v(63);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\demo1\hdl\led_ctrl.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@W:Tristate driver XTLOSC_O2F on net XTLOSC_O2F has its enable tied to GND (module Top_OSC_0_OSC) ||Top.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/173||top_osc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\demo1\component\work\top\osc_0\top_osc_0_osc.v'/linenumber/20
Implementation;Synthesis|| MO111 ||@W:Tristate driver XTLOSC_CCC on net XTLOSC_CCC has its enable tied to GND (module Top_OSC_0_OSC) ||Top.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/174||top_osc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\demo1\component\work\top\osc_0\top_osc_0_osc.v'/linenumber/19
Implementation;Synthesis|| MO111 ||@W:Tristate driver RCOSC_1MHZ_O2F on net RCOSC_1MHZ_O2F has its enable tied to GND (module Top_OSC_0_OSC) ||Top.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/175||top_osc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\demo1\component\work\top\osc_0\top_osc_0_osc.v'/linenumber/18
Implementation;Synthesis|| MO111 ||@W:Tristate driver RCOSC_1MHZ_CCC on net RCOSC_1MHZ_CCC has its enable tied to GND (module Top_OSC_0_OSC) ||Top.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/176||top_osc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\demo1\component\work\top\osc_0\top_osc_0_osc.v'/linenumber/17
Implementation;Synthesis|| MO111 ||@W:Tristate driver RCOSC_25_50MHZ_O2F on net RCOSC_25_50MHZ_O2F has its enable tied to GND (module Top_OSC_0_OSC) ||Top.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/177||top_osc_0_osc.v(16);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\demo1\component\work\top\osc_0\top_osc_0_osc.v'/linenumber/16
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||Top.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/265||top_fccc_0_fccc.v(20);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\demo1\component\work\top\fccc_0\top_fccc_0_fccc.v'/linenumber/20
Implementation;Synthesis|| MT420 ||@W:Found inferred clock LED_ctrl|counter_inferred_clock[17] with period 10.00ns. Please declare a user-defined clock on object "n:LED_ctrl_0.counter[17]"||Top.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/266||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Top_FCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL0_net"||Top.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/268||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||Top.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/282||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||Top.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\demo1\synthesis\Top.srr'/linenumber/284||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 16 Warning(s)||Top.srr;liberoaction://open_report/file/Top.srr||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\mbin\assistant
