#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct 22 14:02:37 2019
# Process ID: 10470
# Current directory: /home/ebrahim/vivado/Lab1/opcional1
# Command line: vivado
# Log file: /home/ebrahim/vivado/Lab1/opcional1/vivado.log
# Journal file: /home/ebrahim/vivado/Lab1/opcional1/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Lab_ob /home/ebrahim/vivado/Lab1/opcional1/Lab_ob -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:2.0 [current_project]
set_property target_language VHDL [current_project]
ipx::infer_core -vendor user.org -library user -taxonomy /UserIP /home/ebrahim/vivado/Lab1/opcional1/VGA
ipx::edit_ip_in_project -upgrade true -name VGA_ip_project -directory /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.tmp /home/ebrahim/vivado/Lab1/opcional1/VGA/component.xml
ipx::current_core /home/ebrahim/vivado/Lab1/opcional1/VGA/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  /home/ebrahim/vivado/Lab1/opcional1/VGA [current_project]
update_ip_catalog
ipx::infer_core -vendor user.org -library user -taxonomy /UserIP /home/ebrahim/vivado/Lab1/opcional1/com
ipx::edit_ip_in_project -upgrade true -name com_ip_project -directory /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.tmp /home/ebrahim/vivado/Lab1/opcional1/com/component.xml
ipx::current_core /home/ebrahim/vivado/Lab1/opcional1/com/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {/home/ebrahim/vivado/Lab1/opcional1/com /home/ebrahim/vivado/Lab1/opcional1/VGA} [current_project]
update_ip_catalog
create_bd_design "lab1_ob"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {1 117 -249} [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {btns_4bits} CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
set_property name buttoms [get_bd_cells axi_gpio_0]
set_property name buttons [get_bd_cells buttoms]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 351 -116} [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
set_property name leds [get_bd_cells axi_gpio_0]
set_property location {1 338 -80} [get_bd_cells leds]
set_property location {1 349 -99} [get_bd_cells leds]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 318 58} [get_bd_cells axi_gpio_0]
set_property name color [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {3} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells color]
endgroup
set_property location {1 347 39} [get_bd_cells color]
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells color]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 264 176} [get_bd_cells axi_gpio_0]
set_property location {1 368 -416} [get_bd_cells buttons]
set_property location {1 354 -270} [get_bd_cells leds]
set_property location {1 350 -155} [get_bd_cells color]
set_property location {1 352 -8} [get_bd_cells axi_gpio_0]
set_property name ypos [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {3} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells ypos]
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4}] [get_bd_cells ypos]
set_property location {1 349 149} [get_bd_cells color]
set_property location {1 364 -154} [get_bd_cells ypos]
copy_bd_objs /  [get_bd_cells {ypos}]
set_property location {1 306 -13} [get_bd_cells ypos1]
set_property name xpos [get_bd_cells ypos1]
set_property location {0.5 33 -136} [get_bd_cells processing_system7_0]
set_property location {0.5 -391 -131} [get_bd_cells processing_system7_0]
set_property location {1 -404 -12} [get_bd_cells processing_system7_0]
set_property location {1 -418 -52} [get_bd_cells processing_system7_0]
set_property location {1 -412 -28} [get_bd_cells processing_system7_0]
set_property location {1 -422 -74} [get_bd_cells processing_system7_0]
set_property location {1 -418 -50} [get_bd_cells processing_system7_0]
set_property location {1 -418 -73} [get_bd_cells processing_system7_0]
set_property location {1 -418 -60} [get_bd_cells processing_system7_0]
set_property location {2 392 -464} [get_bd_cells buttons]
set_property location {2 392 -354} [get_bd_cells leds]
set_property location {2 378 -230} [get_bd_cells ypos]
set_property location {923 -97} [get_bd_intf_ports DDR]
set_property location {2 369 -187} [get_bd_cells ypos]
set_property location {2 376 -327} [get_bd_cells leds]
set_property location {2 376 -443} [get_bd_cells buttons]
set_property location {2 376 -472} [get_bd_cells buttons]
set_property location {2 378 -450} [get_bd_cells buttons]
set_property location {2 377 111} [get_bd_cells color]
set_property location {2 375 141} [get_bd_cells color]
set_property location {2 375 11} [get_bd_cells xpos]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins buttons/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits ( 4 Buttons ) " }  [get_bd_intf_pins buttons/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins leds/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_4bits ( 4 LEDs ) " }  [get_bd_intf_pins leds/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins color/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins ypos/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins xpos/S_AXI]
endgroup
set_property location {1 273 -314} [get_bd_cells rst_ps7_0_50M]
set_property location {3 1030 -49} [get_bd_cells leds]
set_property location {3 1020 101} [get_bd_cells ypos]
set_property location {3 1032 229} [get_bd_cells xpos]
set_property location {2 619 -217} [get_bd_cells ps7_0_axi_periph]
set_property location {3 1077 -412} [get_bd_cells buttons]
set_property location {3 1035 -453} [get_bd_cells buttons]
set_property location {3 1022 -332} [get_bd_cells leds]
set_property location {3 1038 -327} [get_bd_cells leds]
set_property location {3 1040 -320} [get_bd_cells leds]
set_property location {3 1039 -310} [get_bd_cells leds]
set_property location {3 1044 -456} [get_bd_cells buttons]
set_property location {3 1044 -447} [get_bd_cells buttons]
set_property location {3 1047 -195} [get_bd_cells ypos]
set_property location {3 1040 -171} [get_bd_cells ypos]
set_property location {3 1040 -181} [get_bd_cells ypos]
set_property location {3 1046 -286} [get_bd_cells leds]
set_property location {3 1039 -314} [get_bd_cells leds]
set_property location {3 1037 -190} [get_bd_cells ypos]
set_property location {3 1037 -178} [get_bd_cells ypos]
set_property location {1 194 -15} [get_bd_cells processing_system7_0]
set_property location {1 194 8} [get_bd_cells processing_system7_0]
set_property location {1302 -7} [get_bd_intf_ports FIXED_IO]
set_property location {1301 -39} [get_bd_intf_ports DDR]
set_property location {1301 -30} [get_bd_intf_ports DDR]
set_property location {2 691 -224} [get_bd_cells ps7_0_axi_periph]
set_property location {2 688 -214} [get_bd_cells ps7_0_axi_periph]
set_property location {1 218 27} [get_bd_cells processing_system7_0]
set_property location {1311 10} [get_bd_intf_ports FIXED_IO]
set_property location {1296 -13} [get_bd_intf_ports DDR]
set_property location {3 1088 -73} [get_bd_cells xpos]
set_property location {3 1081 69} [get_bd_cells color]
set_property location {3 1055 101} [get_bd_cells color]
set_property location {3 1028 -489} [get_bd_cells buttons]
set_property location {3 1030 -349} [get_bd_cells leds]
set_property location {3 1031 -222} [get_bd_cells ypos]
set_property location {3 1039 -99} [get_bd_cells xpos]
set_property location {1304 -339} [get_bd_intf_ports leds_4bits]
set_property location {1304 -357} [get_bd_intf_ports leds_4bits]
set_property location {1304 -368} [get_bd_intf_ports leds_4bits]
set_property location {1299 -490} [get_bd_intf_ports btns_4bits]
set_property location {1299 -502} [get_bd_intf_ports btns_4bits]
startgroup
set_property -dict [list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50.000000} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {25} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:VGA_SYNC:1.0 VGA_SYNC_0
endgroup
set_property location {4 1173 247} [get_bd_cells VGA_SYNC_0]
connect_bd_net [get_bd_pins VGA_SYNC_0/clock_25Mhz] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
create_bd_cell -type ip -vlnv user.org:user:screen_object:1.0 screen_object_0
endgroup
set_property location {3 947 231} [get_bd_cells screen_object_0]
set_property location {2 909 254} [get_bd_cells screen_object_0]
set_property location {2 909 257} [get_bd_cells screen_object_0]
connect_bd_net [get_bd_pins VGA_SYNC_0/color_in] [get_bd_pins screen_object_0/pixel_color]
set_property location {0.5 201 -301} [get_bd_cells rst_ps7_0_50M]
set_property location {1 243 16} [get_bd_cells processing_system7_0]
set_property location {1.5 591 -220} [get_bd_cells ps7_0_axi_periph]
set_property location {2 598 -297} [get_bd_cells ps7_0_axi_periph]
set_property location {3 974 -452} [get_bd_cells buttons]
set_property location {3 1029 -346} [get_bd_cells leds]
set_property location {3 1055 -226} [get_bd_cells ypos]
set_property location {3 958 -120} [get_bd_cells xpos]
set_property location {3 1040 83} [get_bd_cells color]
set_property location {1507 -520} [get_bd_intf_ports btns_4bits]
set_property location {1522 -384} [get_bd_intf_ports leds_4bits]
set_property location {1510 -384} [get_bd_intf_ports leds_4bits]
set_property location {1517 -392} [get_bd_intf_ports leds_4bits]
set_property location {1517 -31} [get_bd_intf_ports DDR]
set_property location {1517 -8} [get_bd_intf_ports FIXED_IO]
connect_bd_net [get_bd_pins screen_object_0/cx] [get_bd_pins xpos/gpio_io_o]
connect_bd_net [get_bd_pins screen_object_0/cy] [get_bd_pins ypos/gpio_io_o]
connect_bd_net [get_bd_pins screen_object_0/pixel_row] [get_bd_pins VGA_SYNC_0/pixel_row]
connect_bd_net [get_bd_pins VGA_SYNC_0/pixel_column] [get_bd_pins screen_object_0/pixel_column]
connect_bd_net [get_bd_pins screen_object_0/color_object] [get_bd_pins color/gpio_io_o]
startgroup
make_bd_pins_external  [get_bd_cells VGA_SYNC_0]
make_bd_intf_pins_external  [get_bd_cells VGA_SYNC_0]
endgroup
set_property location {1507 -593} [get_bd_intf_ports btns_4bits]
set_property location {1509 -577} [get_bd_intf_ports btns_4bits]
set_property location {1513 -439} [get_bd_intf_ports leds_4bits]
set_property location {1515 -457} [get_bd_intf_ports leds_4bits]
set_property location {1515 -444} [get_bd_intf_ports leds_4bits]
set_property location {1512 -454} [get_bd_intf_ports leds_4bits]
add_files -fileset constrs_1 -norecurse /home/ebrahim/vivado/Lab1/opcional1/zyboVGA.xdc
save_bd_design
make_wrapper -files [get_files /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/lab1_ob.bd] -top
add_files -norecurse /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/hdl/lab1_ob_wrapper.vhd
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_drc -name drc_1 -ruledecks {default}
report_power -name {power_1}
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
open_run synth_1 -name synth_1
file mkdir /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.sdk
file copy -force /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.runs/impl_1/lab1_ob_wrapper.sysdef /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.sdk/lab1_ob_wrapper.hdf

launch_sdk -workspace /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.sdk -hwspec /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.sdk/lab1_ob_wrapper.hdf
launch_sdk -workspace /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.sdk -hwspec /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.sdk/lab1_ob_wrapper.hdf
