###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID M66-080-2)
#  Generated on:      Sat Nov  2 17:06:57 2019
#  Design:            mpadd256_full
#  Command:           report_timing -net -max_paths 200 > postroute_hold_timing.rpt
###############################################################
Path 1: MET Hold Check with Pin b_reg[0]/CK 
Endpoint:   b_reg[0]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[0]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.040
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-------------------------------------------------------------------+ 
     |     Pin     | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |             |      |       |         |       |  Time   |   Time   | 
     |-------------+------+-------+---------+-------+---------+----------| 
     | b_reg[0]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.056 | 
     | b_reg[0]/Q  |  v   | b[0]  | SDFFQX1 | 0.041 |   0.040 |   -0.015 | 
     | b_reg[0]/SI |  v   | b[0]  | SDFFQX1 | 0.000 |   0.040 |   -0.015 | 
     +-------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin a_reg[0]/CK 
Endpoint:   a_reg[0]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[0]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.040
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-------------------------------------------------------------------+ 
     |     Pin     | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |             |      |       |         |       |  Time   |   Time   | 
     |-------------+------+-------+---------+-------+---------+----------| 
     | a_reg[0]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.056 | 
     | a_reg[0]/Q  |  v   | a[0]  | SDFFQX1 | 0.041 |   0.040 |   -0.015 | 
     | a_reg[0]/SI |  v   | a[0]  | SDFFQX1 | 0.000 |   0.040 |   -0.015 | 
     +-------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin a_reg[204]/CK 
Endpoint:   a_reg[204]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[204]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[204]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.057 | 
     | a_reg[204]/Q  |  v   | a[204] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | a_reg[204]/SI |  v   | a[204] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin a_reg[146]/CK 
Endpoint:   a_reg[146]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[146]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[146]/CK |  ^   | CTS_6  |         |       |  -0.001 |   -0.057 | 
     | a_reg[146]/Q  |  v   | a[146] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | a_reg[146]/SI |  v   | a[146] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin a_reg[38]/CK 
Endpoint:   a_reg[38]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[38]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[38]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.057 | 
     | a_reg[38]/Q  |  v   | a[38] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | a_reg[38]/SI |  v   | a[38] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin a_reg[4]/CK 
Endpoint:   a_reg[4]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[4]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-------------------------------------------------------------------+ 
     |     Pin     | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |             |      |       |         |       |  Time   |   Time   | 
     |-------------+------+-------+---------+-------+---------+----------| 
     | a_reg[4]/CK |  ^   | CTS_9 |         |       |  -0.000 |   -0.056 | 
     | a_reg[4]/Q  |  v   | a[4]  | SDFFQX1 | 0.042 |   0.042 |   -0.014 | 
     | a_reg[4]/SI |  v   | a[4]  | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +-------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin a_reg[55]/CK 
Endpoint:   a_reg[55]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[55]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[55]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.057 | 
     | a_reg[55]/Q  |  v   | a[55] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[55]/SI |  v   | a[55] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin a_reg[72]/CK 
Endpoint:   a_reg[72]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[72]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[72]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | a_reg[72]/Q  |  v   | a[72] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[72]/SI |  v   | a[72] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin a_reg[79]/CK 
Endpoint:   a_reg[79]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[79]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[79]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | a_reg[79]/Q  |  v   | a[79] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[79]/SI |  v   | a[79] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin a_reg[207]/CK 
Endpoint:   a_reg[207]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[207]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[207]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.057 | 
     | a_reg[207]/Q  |  v   | a[207] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[207]/SI |  v   | a[207] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin a_reg[75]/CK 
Endpoint:   a_reg[75]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[75]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[75]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | a_reg[75]/Q  |  v   | a[75] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[75]/SI |  v   | a[75] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin a_reg[183]/CK 
Endpoint:   a_reg[183]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[183]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[183]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | a_reg[183]/Q  |  v   | a[183] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[183]/SI |  v   | a[183] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin a_reg[161]/CK 
Endpoint:   a_reg[161]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[161]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[161]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.056 | 
     | a_reg[161]/Q  |  v   | a[161] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[161]/SI |  v   | a[161] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin a_reg[157]/CK 
Endpoint:   a_reg[157]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[157]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[157]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | a_reg[157]/Q  |  v   | a[157] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[157]/SI |  v   | a[157] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin a_reg[34]/CK 
Endpoint:   a_reg[34]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[34]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[34]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.057 | 
     | a_reg[34]/Q  |  v   | a[34] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | a_reg[34]/SI |  v   | a[34] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin a_reg[225]/CK 
Endpoint:   a_reg[225]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[225]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[225]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a_reg[225]/Q  |  v   | a[225] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[225]/SI |  v   | a[225] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin a_reg[211]/CK 
Endpoint:   a_reg[211]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[211]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[211]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a_reg[211]/Q  |  v   | a[211] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[211]/SI |  v   | a[211] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin a_reg[255]/CK 
Endpoint:   a_reg[255]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[255]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[255]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | a_reg[255]/Q  |  v   | a[255] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[255]/SI |  v   | a[255] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin a_reg[224]/CK 
Endpoint:   a_reg[224]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[224]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[224]/CK |  ^   | CTS_6  |         |       |  -0.002 |   -0.058 | 
     | a_reg[224]/Q  |  v   | a[224] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | a_reg[224]/SI |  v   | a[224] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin a_reg[42]/CK 
Endpoint:   a_reg[42]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[42]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[42]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.058 | 
     | a_reg[42]/Q  |  v   | a[42] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | a_reg[42]/SI |  v   | a[42] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin a_reg[94]/CK 
Endpoint:   a_reg[94]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[94]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[94]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.056 | 
     | a_reg[94]/Q  |  v   | a[94] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[94]/SI |  v   | a[94] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin a_reg[87]/CK 
Endpoint:   a_reg[87]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[87]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[87]/CK |  ^   | CTS_4 |         |       |  -0.001 |   -0.057 | 
     | a_reg[87]/Q  |  v   | a[87] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[87]/SI |  v   | a[87] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin a_reg[53]/CK 
Endpoint:   a_reg[53]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[53]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[53]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.056 | 
     | a_reg[53]/Q  |  v   | a[53] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[53]/SI |  v   | a[53] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin a_reg[141]/CK 
Endpoint:   a_reg[141]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[141]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[141]/CK |  ^   | CTS_3  |         |       |  -0.001 |   -0.057 | 
     | a_reg[141]/Q  |  v   | a[141] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a_reg[141]/SI |  v   | a[141] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin a_reg[120]/CK 
Endpoint:   a_reg[120]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[120]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[120]/CK |  ^   | CTS_3  |         |       |  -0.001 |   -0.057 | 
     | a_reg[120]/Q  |  v   | a[120] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a_reg[120]/SI |  v   | a[120] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin a_reg[30]/CK 
Endpoint:   a_reg[30]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[30]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[30]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | a_reg[30]/Q  |  v   | a[30] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a_reg[30]/SI |  v   | a[30] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin a_reg[22]/CK 
Endpoint:   a_reg[22]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[22]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[22]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | a_reg[22]/Q  |  v   | a[22] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[22]/SI |  v   | a[22] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin a_reg[18]/CK 
Endpoint:   a_reg[18]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[18]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[18]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | a_reg[18]/Q  |  v   | a[18] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a_reg[18]/SI |  v   | a[18] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin a_reg[81]/CK 
Endpoint:   a_reg[81]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[81]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[81]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | a_reg[81]/Q  |  v   | a[81] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[81]/SI |  v   | a[81] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin a_reg[64]/CK 
Endpoint:   a_reg[64]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[64]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[64]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | a_reg[64]/Q  |  v   | a[64] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[64]/SI |  v   | a[64] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin a_reg[59]/CK 
Endpoint:   a_reg[59]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[59]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[59]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | a_reg[59]/Q  |  v   | a[59] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[59]/SI |  v   | a[59] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin a_reg[69]/CK 
Endpoint:   a_reg[69]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[69]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[69]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | a_reg[69]/Q  |  v   | a[69] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[69]/SI |  v   | a[69] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin a_reg[150]/CK 
Endpoint:   a_reg[150]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[150]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[150]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a_reg[150]/Q  |  v   | a[150] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[150]/SI |  v   | a[150] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin a_reg[191]/CK 
Endpoint:   a_reg[191]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[191]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[191]/CK |  ^   | CTS_8  |         |       |  -0.001 |   -0.057 | 
     | a_reg[191]/Q  |  v   | a[191] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[191]/SI |  v   | a[191] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin a_reg[179]/CK 
Endpoint:   a_reg[179]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[179]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[179]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.056 | 
     | a_reg[179]/Q  |  v   | a[179] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[179]/SI |  v   | a[179] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin a_reg[178]/CK 
Endpoint:   a_reg[178]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[178]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[178]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | a_reg[178]/Q  |  v   | a[178] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[178]/SI |  v   | a[178] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin a_reg[235]/CK 
Endpoint:   a_reg[235]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[235]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[235]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | a_reg[235]/Q  |  v   | a[235] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[235]/SI |  v   | a[235] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin a_reg[8]/CK 
Endpoint:   a_reg[8]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[8]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-------------------------------------------------------------------+ 
     |     Pin     | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |             |      |       |         |       |  Time   |   Time   | 
     |-------------+------+-------+---------+-------+---------+----------| 
     | a_reg[8]/CK |  ^   | CTS_9 |         |       |  -0.000 |   -0.056 | 
     | a_reg[8]/Q  |  v   | a[8]  | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[8]/SI |  v   | a[8]  | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +-------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin a_reg[180]/CK 
Endpoint:   a_reg[180]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[180]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[180]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | a_reg[180]/Q  |  v   | a[180] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[180]/SI |  v   | a[180] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin a_reg[174]/CK 
Endpoint:   a_reg[174]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[174]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[174]/CK |  ^   | CTS_8  |         |       |  -0.001 |   -0.057 | 
     | a_reg[174]/Q  |  v   | a[174] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[174]/SI |  v   | a[174] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin b_reg[225]/CK 
Endpoint:   b_reg[225]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[225]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[225]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | b_reg[225]/Q  |  v   | b[225] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[225]/SI |  v   | b[225] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin a_reg[212]/CK 
Endpoint:   a_reg[212]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[212]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[212]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a_reg[212]/Q  |  v   | a[212] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[212]/SI |  v   | a[212] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin a_reg[40]/CK 
Endpoint:   a_reg[40]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[40]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[40]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.058 | 
     | a_reg[40]/Q  |  v   | a[40] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a_reg[40]/SI |  v   | a[40] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin a_reg[1]/CK 
Endpoint:   a_reg[1]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[1]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-------------------------------------------------------------------+ 
     |     Pin     | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |             |      |       |         |       |  Time   |   Time   | 
     |-------------+------+-------+---------+-------+---------+----------| 
     | a_reg[1]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.058 | 
     | a_reg[1]/Q  |  v   | a[1]  | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a_reg[1]/SI |  v   | a[1]  | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +-------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin a_reg[97]/CK 
Endpoint:   a_reg[97]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[97]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[97]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.057 | 
     | a_reg[97]/Q  |  v   | a[97] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[97]/SI |  v   | a[97] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin a_reg[201]/CK 
Endpoint:   a_reg[201]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[201]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[201]/CK |  ^   | CTS_4  |         |       |  -0.000 |   -0.057 | 
     | a_reg[201]/Q  |  v   | a[201] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[201]/SI |  v   | a[201] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin a_reg[93]/CK 
Endpoint:   a_reg[93]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[93]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[93]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.057 | 
     | a_reg[93]/Q  |  v   | a[93] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[93]/SI |  v   | a[93] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin a_reg[89]/CK 
Endpoint:   a_reg[89]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[89]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[89]/CK |  ^   | CTS_4 |         |       |  -0.001 |   -0.057 | 
     | a_reg[89]/Q  |  v   | a[89] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[89]/SI |  v   | a[89] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin b_reg[195]/CK 
Endpoint:   b_reg[195]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[195]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[195]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.057 | 
     | b_reg[195]/Q  |  v   | b[195] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[195]/SI |  v   | b[195] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin a_reg[123]/CK 
Endpoint:   a_reg[123]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[123]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[123]/CK |  ^   | CTS_3  |         |       |  -0.001 |   -0.057 | 
     | a_reg[123]/Q  |  v   | a[123] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[123]/SI |  v   | a[123] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 51: MET Hold Check with Pin a_reg[122]/CK 
Endpoint:   a_reg[122]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[122]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[122]/CK |  ^   | CTS_3  |         |       |  -0.001 |   -0.057 | 
     | a_reg[122]/Q  |  v   | a[122] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[122]/SI |  v   | a[122] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 52: MET Hold Check with Pin a_reg[140]/CK 
Endpoint:   a_reg[140]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[140]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[140]/CK |  ^   | CTS_3  |         |       |  -0.001 |   -0.057 | 
     | a_reg[140]/Q  |  v   | a[140] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[140]/SI |  v   | a[140] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 53: MET Hold Check with Pin a_reg[28]/CK 
Endpoint:   a_reg[28]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[28]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[28]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | a_reg[28]/Q  |  v   | a[28] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[28]/SI |  v   | a[28] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 54: MET Hold Check with Pin b_reg[70]/CK 
Endpoint:   b_reg[70]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[70]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[70]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | b_reg[70]/Q  |  v   | b[70] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[70]/SI |  v   | b[70] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 55: MET Hold Check with Pin a_reg[71]/CK 
Endpoint:   a_reg[71]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[71]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[71]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | a_reg[71]/Q  |  v   | a[71] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[71]/SI |  v   | a[71] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 56: MET Hold Check with Pin a_reg[74]/CK 
Endpoint:   a_reg[74]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[74]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[74]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | a_reg[74]/Q  |  v   | a[74] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[74]/SI |  v   | a[74] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 57: MET Hold Check with Pin a_reg[152]/CK 
Endpoint:   a_reg[152]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[152]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[152]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a_reg[152]/Q  |  v   | a[152] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[152]/SI |  v   | a[152] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 58: MET Hold Check with Pin b_reg[206]/CK 
Endpoint:   b_reg[206]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[206]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[206]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.057 | 
     | b_reg[206]/Q  |  v   | b[206] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[206]/SI |  v   | b[206] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 59: MET Hold Check with Pin b_reg[82]/CK 
Endpoint:   b_reg[82]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[82]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[82]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | b_reg[82]/Q  |  v   | b[82] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[82]/SI |  v   | b[82] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 60: MET Hold Check with Pin a_reg[63]/CK 
Endpoint:   a_reg[63]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[63]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[63]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | a_reg[63]/Q  |  v   | a[63] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[63]/SI |  v   | a[63] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 61: MET Hold Check with Pin a_reg[133]/CK 
Endpoint:   a_reg[133]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[133]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[133]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a_reg[133]/Q  |  v   | a[133] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[133]/SI |  v   | a[133] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 62: MET Hold Check with Pin a_reg[126]/CK 
Endpoint:   a_reg[126]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[126]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[126]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a_reg[126]/Q  |  v   | a[126] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[126]/SI |  v   | a[126] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 63: MET Hold Check with Pin b_reg[174]/CK 
Endpoint:   b_reg[174]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[174]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[174]/CK |  ^   | CTS_8  |         |       |  -0.001 |   -0.057 | 
     | b_reg[174]/Q  |  v   | b[174] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[174]/SI |  v   | b[174] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 64: MET Hold Check with Pin a_reg[177]/CK 
Endpoint:   a_reg[177]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[177]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[177]/CK |  ^   | CTS_8  |         |       |  -0.001 |   -0.057 | 
     | a_reg[177]/Q  |  v   | a[177] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[177]/SI |  v   | a[177] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 65: MET Hold Check with Pin a_reg[164]/CK 
Endpoint:   a_reg[164]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[164]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[164]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | a_reg[164]/Q  |  v   | a[164] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[164]/SI |  v   | a[164] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 66: MET Hold Check with Pin a_reg[158]/CK 
Endpoint:   a_reg[158]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[158]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[158]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | a_reg[158]/Q  |  v   | a[158] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[158]/SI |  v   | a[158] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 67: MET Hold Check with Pin b_reg[132]/CK 
Endpoint:   b_reg[132]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[132]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[132]/CK |  ^   | CTS_5  |         |       |  -0.000 |   -0.057 | 
     | b_reg[132]/Q  |  v   | b[132] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[132]/SI |  v   | b[132] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 68: MET Hold Check with Pin b_reg[246]/CK 
Endpoint:   b_reg[246]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[246]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[246]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | b_reg[246]/Q  |  v   | b[246] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[246]/SI |  v   | b[246] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 69: MET Hold Check with Pin b_reg[4]/CK 
Endpoint:   b_reg[4]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[4]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-------------------------------------------------------------------+ 
     |     Pin     | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |             |      |       |         |       |  Time   |   Time   | 
     |-------------+------+-------+---------+-------+---------+----------| 
     | b_reg[4]/CK |  ^   | CTS_9 |         |       |  -0.000 |   -0.057 | 
     | b_reg[4]/Q  |  v   | b[4]  | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[4]/SI |  v   | b[4]  | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +-------------------------------------------------------------------+ 
Path 70: MET Hold Check with Pin a_reg[248]/CK 
Endpoint:   a_reg[248]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[248]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[248]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | a_reg[248]/Q  |  v   | a[248] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[248]/SI |  v   | a[248] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 71: MET Hold Check with Pin a_reg[167]/CK 
Endpoint:   a_reg[167]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[167]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[167]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | a_reg[167]/Q  |  v   | a[167] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[167]/SI |  v   | a[167] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 72: MET Hold Check with Pin a_reg[172]/CK 
Endpoint:   a_reg[172]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[172]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[172]/CK |  ^   | CTS_8  |         |       |  -0.001 |   -0.057 | 
     | a_reg[172]/Q  |  v   | a[172] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[172]/SI |  v   | a[172] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 73: MET Hold Check with Pin b_reg[254]/CK 
Endpoint:   b_reg[254]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[254]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[254]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | b_reg[254]/Q  |  v   | b[254] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[254]/SI |  v   | b[254] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 74: MET Hold Check with Pin a_reg[239]/CK 
Endpoint:   a_reg[239]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[239]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[239]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | a_reg[239]/Q  |  v   | a[239] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[239]/SI |  v   | a[239] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 75: MET Hold Check with Pin a_reg[238]/CK 
Endpoint:   a_reg[238]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[238]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[238]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | a_reg[238]/Q  |  v   | a[238] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[238]/SI |  v   | a[238] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 76: MET Hold Check with Pin a_reg[60]/CK 
Endpoint:   a_reg[60]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[60]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[60]/CK |  ^   | CTS_2 |         |       |  -0.001 |   -0.057 | 
     | a_reg[60]/Q  |  v   | a[60] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[60]/SI |  v   | a[60] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 77: MET Hold Check with Pin a_reg[6]/CK 
Endpoint:   a_reg[6]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[6]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-------------------------------------------------------------------+ 
     |     Pin     | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |             |      |       |         |       |  Time   |   Time   | 
     |-------------+------+-------+---------+-------+---------+----------| 
     | a_reg[6]/CK |  ^   | CTS_9 |         |       |  -0.000 |   -0.056 | 
     | a_reg[6]/Q  |  v   | a[6]  | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[6]/SI |  v   | a[6]  | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +-------------------------------------------------------------------+ 
Path 78: MET Hold Check with Pin b_reg[188]/CK 
Endpoint:   b_reg[188]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[188]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[188]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | b_reg[188]/Q  |  v   | b[188] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[188]/SI |  v   | b[188] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 79: MET Hold Check with Pin a_reg[182]/CK 
Endpoint:   a_reg[182]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[182]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[182]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | a_reg[182]/Q  |  v   | a[182] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[182]/SI |  v   | a[182] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 80: MET Hold Check with Pin a_reg[169]/CK 
Endpoint:   a_reg[169]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[169]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[169]/CK |  ^   | CTS_8  |         |       |  -0.001 |   -0.057 | 
     | a_reg[169]/Q  |  v   | a[169] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[169]/SI |  v   | a[169] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 81: MET Hold Check with Pin b_reg[44]/CK 
Endpoint:   b_reg[44]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[44]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.016
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[44]/CK |  ^   | CTS_6 |         |       |  -0.002 |   -0.058 | 
     | b_reg[44]/Q  |  v   | b[44] | SDFFQX1 | 0.043 |   0.041 |   -0.016 | 
     | b_reg[44]/SI |  v   | b[44] | SDFFQX1 | 0.000 |   0.041 |   -0.016 | 
     +--------------------------------------------------------------------+ 
Path 82: MET Hold Check with Pin b_reg[47]/CK 
Endpoint:   b_reg[47]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[47]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[47]/CK |  ^   | CTS_6 |         |       |  -0.002 |   -0.058 | 
     | b_reg[47]/Q  |  v   | b[47] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b_reg[47]/SI |  v   | b[47] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 83: MET Hold Check with Pin a_reg[49]/CK 
Endpoint:   a_reg[49]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[49]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[49]/CK |  ^   | CTS_6 |         |       |  -0.002 |   -0.058 | 
     | a_reg[49]/Q  |  v   | a[49] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a_reg[49]/SI |  v   | a[49] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 84: MET Hold Check with Pin a_reg[226]/CK 
Endpoint:   a_reg[226]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[226]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[226]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a_reg[226]/Q  |  v   | a[226] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[226]/SI |  v   | a[226] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 85: MET Hold Check with Pin b_reg[255]/CK 
Endpoint:   b_reg[255]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[255]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[255]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | b_reg[255]/Q  |  v   | b[255] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[255]/SI |  v   | b[255] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 86: MET Hold Check with Pin b_reg[238]/CK 
Endpoint:   b_reg[238]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[238]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[238]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | b_reg[238]/Q  |  v   | b[238] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[238]/SI |  v   | b[238] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 87: MET Hold Check with Pin a_reg[227]/CK 
Endpoint:   a_reg[227]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[227]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[227]/CK |  ^   | CTS_2  |         |       |  -0.000 |   -0.057 | 
     | a_reg[227]/Q  |  v   | a[227] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[227]/SI |  v   | a[227] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 88: MET Hold Check with Pin a_reg[222]/CK 
Endpoint:   a_reg[222]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[222]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[222]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a_reg[222]/Q  |  v   | a[222] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[222]/SI |  v   | a[222] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 89: MET Hold Check with Pin a_reg[11]/CK 
Endpoint:   a_reg[11]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[11]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[11]/CK |  ^   | CTS_9 |         |       |   0.000 |   -0.056 | 
     | a_reg[11]/Q  |  v   | a[11] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[11]/SI |  v   | a[11] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 90: MET Hold Check with Pin a_reg[102]/CK 
Endpoint:   a_reg[102]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[102]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[102]/CK |  ^   | CTS_6  |         |       |  -0.001 |   -0.057 | 
     | a_reg[102]/Q  |  v   | a[102] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[102]/SI |  v   | a[102] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 91: MET Hold Check with Pin b_reg[201]/CK 
Endpoint:   b_reg[201]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[201]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[201]/CK |  ^   | CTS_4  |         |       |  -0.000 |   -0.057 | 
     | b_reg[201]/Q  |  v   | b[201] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[201]/SI |  v   | b[201] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 92: MET Hold Check with Pin b_reg[187]/CK 
Endpoint:   b_reg[187]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[187]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[187]/CK |  ^   | CTS_4  |         |       |  -0.000 |   -0.057 | 
     | b_reg[187]/Q  |  v   | b[187] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[187]/SI |  v   | b[187] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 93: MET Hold Check with Pin a_reg[195]/CK 
Endpoint:   a_reg[195]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[195]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[195]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.057 | 
     | a_reg[195]/Q  |  v   | a[195] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[195]/SI |  v   | a[195] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 94: MET Hold Check with Pin a_reg[95]/CK 
Endpoint:   a_reg[95]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[95]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[95]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.057 | 
     | a_reg[95]/Q  |  v   | a[95] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[95]/SI |  v   | a[95] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 95: MET Hold Check with Pin a_reg[92]/CK 
Endpoint:   a_reg[92]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[92]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[92]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.057 | 
     | a_reg[92]/Q  |  v   | a[92] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[92]/SI |  v   | a[92] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 96: MET Hold Check with Pin b_reg[121]/CK 
Endpoint:   b_reg[121]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[121]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[121]/CK |  ^   | CTS_3  |         |       |  -0.001 |   -0.057 | 
     | b_reg[121]/Q  |  v   | b[121] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[121]/SI |  v   | b[121] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 97: MET Hold Check with Pin b_reg[138]/CK 
Endpoint:   b_reg[138]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[138]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[138]/CK |  ^   | CTS_3  |         |       |  -0.001 |   -0.057 | 
     | b_reg[138]/Q  |  v   | b[138] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[138]/SI |  v   | b[138] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 98: MET Hold Check with Pin b_reg[7]/CK 
Endpoint:   b_reg[7]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[7]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-------------------------------------------------------------------+ 
     |     Pin     | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |             |      |       |         |       |  Time   |   Time   | 
     |-------------+------+-------+---------+-------+---------+----------| 
     | b_reg[7]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | b_reg[7]/Q  |  v   | b[7]  | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[7]/SI |  v   | b[7]  | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +-------------------------------------------------------------------+ 
Path 99: MET Hold Check with Pin a_reg[124]/CK 
Endpoint:   a_reg[124]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[124]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[124]/CK |  ^   | CTS_3  |         |       |  -0.001 |   -0.058 | 
     | a_reg[124]/Q  |  v   | a[124] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[124]/SI |  v   | a[124] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 100: MET Hold Check with Pin a_reg[27]/CK 
Endpoint:   a_reg[27]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[27]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[27]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | a_reg[27]/Q  |  v   | a[27] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[27]/SI |  v   | a[27] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 101: MET Hold Check with Pin a_reg[20]/CK 
Endpoint:   a_reg[20]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[20]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[20]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | a_reg[20]/Q  |  v   | a[20] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[20]/SI |  v   | a[20] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 102: MET Hold Check with Pin b_reg[17]/CK 
Endpoint:   b_reg[17]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[17]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[17]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | b_reg[17]/Q  |  v   | b[17] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[17]/SI |  v   | b[17] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 103: MET Hold Check with Pin a_reg[16]/CK 
Endpoint:   a_reg[16]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[16]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[16]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | a_reg[16]/Q  |  v   | a[16] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[16]/SI |  v   | a[16] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 104: MET Hold Check with Pin b_reg[30]/CK 
Endpoint:   b_reg[30]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[30]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[30]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.058 | 
     | b_reg[30]/Q  |  v   | b[30] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[30]/SI |  v   | b[30] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 105: MET Hold Check with Pin b_reg[208]/CK 
Endpoint:   b_reg[208]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[208]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[208]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.057 | 
     | b_reg[208]/Q  |  v   | b[208] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[208]/SI |  v   | b[208] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 106: MET Hold Check with Pin a_reg[208]/CK 
Endpoint:   a_reg[208]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[208]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[208]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.057 | 
     | a_reg[208]/Q  |  v   | a[208] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[208]/SI |  v   | a[208] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 107: MET Hold Check with Pin a_reg[77]/CK 
Endpoint:   a_reg[77]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[77]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[77]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | a_reg[77]/Q  |  v   | a[77] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[77]/SI |  v   | a[77] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 108: MET Hold Check with Pin a_reg[68]/CK 
Endpoint:   a_reg[68]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[68]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[68]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | a_reg[68]/Q  |  v   | a[68] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[68]/SI |  v   | a[68] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 109: MET Hold Check with Pin a_reg[111]/CK 
Endpoint:   a_reg[111]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[111]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[111]/CK |  ^   | CTS_5  |         |       |  -0.000 |   -0.057 | 
     | a_reg[111]/Q  |  v   | a[111] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[111]/SI |  v   | a[111] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 110: MET Hold Check with Pin b_reg[200]/CK 
Endpoint:   b_reg[200]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[200]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[200]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.058 | 
     | b_reg[200]/Q  |  v   | b[200] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[200]/SI |  v   | b[200] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 111: MET Hold Check with Pin b_reg[76]/CK 
Endpoint:   b_reg[76]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[76]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[76]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | b_reg[76]/Q  |  v   | b[76] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[76]/SI |  v   | b[76] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 112: MET Hold Check with Pin b_reg[72]/CK 
Endpoint:   b_reg[72]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[72]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[72]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | b_reg[72]/Q  |  v   | b[72] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[72]/SI |  v   | b[72] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 113: MET Hold Check with Pin b_reg[56]/CK 
Endpoint:   b_reg[56]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[56]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[56]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | b_reg[56]/Q  |  v   | b[56] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[56]/SI |  v   | b[56] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 114: MET Hold Check with Pin a_reg[58]/CK 
Endpoint:   a_reg[58]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[58]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[58]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | a_reg[58]/Q  |  v   | a[58] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[58]/SI |  v   | a[58] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 115: MET Hold Check with Pin b_reg[116]/CK 
Endpoint:   b_reg[116]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[116]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[116]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | b_reg[116]/Q  |  v   | b[116] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[116]/SI |  v   | b[116] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 116: MET Hold Check with Pin b_reg[112]/CK 
Endpoint:   b_reg[112]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[112]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[112]/CK |  ^   | CTS_5  |         |       |  -0.000 |   -0.057 | 
     | b_reg[112]/Q  |  v   | b[112] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[112]/SI |  v   | b[112] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 117: MET Hold Check with Pin a_reg[151]/CK 
Endpoint:   a_reg[151]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[151]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[151]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a_reg[151]/Q  |  v   | a[151] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[151]/SI |  v   | a[151] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 118: MET Hold Check with Pin b_reg[157]/CK 
Endpoint:   b_reg[157]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[157]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[157]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | b_reg[157]/Q  |  v   | b[157] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[157]/SI |  v   | b[157] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 119: MET Hold Check with Pin b_reg[217]/CK 
Endpoint:   b_reg[217]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[217]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[217]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | b_reg[217]/Q  |  v   | b[217] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[217]/SI |  v   | b[217] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 120: MET Hold Check with Pin a_reg[210]/CK 
Endpoint:   a_reg[210]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[210]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[210]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a_reg[210]/Q  |  v   | a[210] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[210]/SI |  v   | a[210] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 121: MET Hold Check with Pin b_reg[244]/CK 
Endpoint:   b_reg[244]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[244]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[244]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | b_reg[244]/Q  |  v   | b[244] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[244]/SI |  v   | b[244] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 122: MET Hold Check with Pin b_reg[3]/CK 
Endpoint:   b_reg[3]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[3]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-------------------------------------------------------------------+ 
     |     Pin     | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |             |      |       |         |       |  Time   |   Time   | 
     |-------------+------+-------+---------+-------+---------+----------| 
     | b_reg[3]/CK |  ^   | CTS_2 |         |       |  -0.001 |   -0.057 | 
     | b_reg[3]/Q  |  v   | b[3]  | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[3]/SI |  v   | b[3]  | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +-------------------------------------------------------------------+ 
Path 123: MET Hold Check with Pin a_reg[246]/CK 
Endpoint:   a_reg[246]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[246]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[246]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | a_reg[246]/Q  |  v   | a[246] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[246]/SI |  v   | a[246] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 124: MET Hold Check with Pin b_reg[190]/CK 
Endpoint:   b_reg[190]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[190]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[190]/CK |  ^   | CTS_8  |         |       |  -0.001 |   -0.057 | 
     | b_reg[190]/Q  |  v   | b[190] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[190]/SI |  v   | b[190] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 125: MET Hold Check with Pin b_reg[221]/CK 
Endpoint:   b_reg[221]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[221]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[221]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | b_reg[221]/Q  |  v   | b[221] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[221]/SI |  v   | b[221] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 126: MET Hold Check with Pin a_reg[220]/CK 
Endpoint:   a_reg[220]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[220]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[220]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a_reg[220]/Q  |  v   | a[220] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[220]/SI |  v   | a[220] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 127: MET Hold Check with Pin a_reg[215]/CK 
Endpoint:   a_reg[215]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[215]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[215]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a_reg[215]/Q  |  v   | a[215] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[215]/SI |  v   | a[215] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 128: MET Hold Check with Pin b_reg[253]/CK 
Endpoint:   b_reg[253]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[253]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[253]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | b_reg[253]/Q  |  v   | b[253] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[253]/SI |  v   | b[253] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 129: MET Hold Check with Pin b_reg[11]/CK 
Endpoint:   b_reg[11]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[11]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[11]/CK |  ^   | CTS_9 |         |       |   0.000 |   -0.056 | 
     | b_reg[11]/Q  |  v   | b[11] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[11]/SI |  v   | b[11] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 130: MET Hold Check with Pin a_reg[253]/CK 
Endpoint:   a_reg[253]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[253]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[253]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | a_reg[253]/Q  |  v   | a[253] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[253]/SI |  v   | a[253] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 131: MET Hold Check with Pin a_reg[251]/CK 
Endpoint:   a_reg[251]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[251]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[251]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | a_reg[251]/Q  |  v   | a[251] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[251]/SI |  v   | a[251] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 132: MET Hold Check with Pin a_reg[234]/CK 
Endpoint:   a_reg[234]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[234]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[234]/CK |  ^   | CTS_2  |         |       |  -0.000 |   -0.057 | 
     | a_reg[234]/Q  |  v   | a[234] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[234]/SI |  v   | a[234] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 133: MET Hold Check with Pin a_reg[229]/CK 
Endpoint:   a_reg[229]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[229]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[229]/CK |  ^   | CTS_2  |         |       |  -0.000 |   -0.057 | 
     | a_reg[229]/Q  |  v   | a[229] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[229]/SI |  v   | a[229] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 134: MET Hold Check with Pin a_reg[46]/CK 
Endpoint:   a_reg[46]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[46]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[46]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.058 | 
     | a_reg[46]/Q  |  v   | a[46] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a_reg[46]/SI |  v   | a[46] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 135: MET Hold Check with Pin b_reg[245]/CK 
Endpoint:   b_reg[245]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[245]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[245]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | b_reg[245]/Q  |  v   | b[245] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[245]/SI |  v   | b[245] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 136: MET Hold Check with Pin b_reg[241]/CK 
Endpoint:   b_reg[241]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[241]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[241]/CK |  ^   | CTS_9  |         |       |  -0.000 |   -0.057 | 
     | b_reg[241]/Q  |  v   | b[241] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[241]/SI |  v   | b[241] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 137: MET Hold Check with Pin a_reg[149]/CK 
Endpoint:   a_reg[149]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[149]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[149]/CK |  ^   | CTS_6  |         |       |  -0.001 |   -0.057 | 
     | a_reg[149]/Q  |  v   | a[149] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[149]/SI |  v   | a[149] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 138: MET Hold Check with Pin a_reg[103]/CK 
Endpoint:   a_reg[103]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[103]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[103]/CK |  ^   | CTS_6  |         |       |  -0.001 |   -0.057 | 
     | a_reg[103]/Q  |  v   | a[103] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[103]/SI |  v   | a[103] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 139: MET Hold Check with Pin a_reg[185]/CK 
Endpoint:   a_reg[185]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[185]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[185]/CK |  ^   | CTS_4  |         |       |  -0.000 |   -0.057 | 
     | a_reg[185]/Q  |  v   | a[185] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[185]/SI |  v   | a[185] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 140: MET Hold Check with Pin a_reg[83]/CK 
Endpoint:   a_reg[83]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[83]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[83]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.057 | 
     | a_reg[83]/Q  |  v   | a[83] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[83]/SI |  v   | a[83] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 141: MET Hold Check with Pin a_reg[52]/CK 
Endpoint:   a_reg[52]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[52]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[52]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.057 | 
     | a_reg[52]/Q  |  v   | a[52] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[52]/SI |  v   | a[52] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 142: MET Hold Check with Pin a_reg[50]/CK 
Endpoint:   a_reg[50]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[50]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[50]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.057 | 
     | a_reg[50]/Q  |  v   | a[50] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[50]/SI |  v   | a[50] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 143: MET Hold Check with Pin b_reg[95]/CK 
Endpoint:   b_reg[95]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[95]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[95]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.057 | 
     | b_reg[95]/Q  |  v   | b[95] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[95]/SI |  v   | b[95] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 144: MET Hold Check with Pin b_reg[92]/CK 
Endpoint:   b_reg[92]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[92]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[92]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.057 | 
     | b_reg[92]/Q  |  v   | b[92] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[92]/SI |  v   | b[92] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 145: MET Hold Check with Pin b_reg[90]/CK 
Endpoint:   b_reg[90]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[90]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[90]/CK |  ^   | CTS_4 |         |       |  -0.001 |   -0.057 | 
     | b_reg[90]/Q  |  v   | b[90] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[90]/SI |  v   | b[90] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 146: MET Hold Check with Pin a_reg[54]/CK 
Endpoint:   a_reg[54]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[54]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[54]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.057 | 
     | a_reg[54]/Q  |  v   | a[54] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[54]/SI |  v   | a[54] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 147: MET Hold Check with Pin b_reg[21]/CK 
Endpoint:   b_reg[21]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[21]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[21]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | b_reg[21]/Q  |  v   | b[21] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[21]/SI |  v   | b[21] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 148: MET Hold Check with Pin b_reg[20]/CK 
Endpoint:   b_reg[20]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[20]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[20]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | b_reg[20]/Q  |  v   | b[20] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[20]/SI |  v   | b[20] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 149: MET Hold Check with Pin a_reg[138]/CK 
Endpoint:   a_reg[138]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[138]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[138]/CK |  ^   | CTS_3  |         |       |  -0.001 |   -0.057 | 
     | a_reg[138]/Q  |  v   | a[138] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[138]/SI |  v   | a[138] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 150: MET Hold Check with Pin b_reg[139]/CK 
Endpoint:   b_reg[139]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[139]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[139]/CK |  ^   | CTS_3  |         |       |  -0.001 |   -0.058 | 
     | b_reg[139]/Q  |  v   | b[139] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[139]/SI |  v   | b[139] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 151: MET Hold Check with Pin b_reg[36]/CK 
Endpoint:   b_reg[36]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[36]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[36]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.058 | 
     | b_reg[36]/Q  |  v   | b[36] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[36]/SI |  v   | b[36] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 152: MET Hold Check with Pin b_reg[119]/CK 
Endpoint:   b_reg[119]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[119]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[119]/CK |  ^   | CTS_3  |         |       |  -0.001 |   -0.058 | 
     | b_reg[119]/Q  |  v   | b[119] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[119]/SI |  v   | b[119] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 153: MET Hold Check with Pin a_reg[32]/CK 
Endpoint:   a_reg[32]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[32]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[32]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.058 | 
     | a_reg[32]/Q  |  v   | a[32] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[32]/SI |  v   | a[32] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 154: MET Hold Check with Pin a_reg[29]/CK 
Endpoint:   a_reg[29]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[29]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[29]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.058 | 
     | a_reg[29]/Q  |  v   | a[29] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[29]/SI |  v   | a[29] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 155: MET Hold Check with Pin b_reg[69]/CK 
Endpoint:   b_reg[69]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[69]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[69]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.058 | 
     | b_reg[69]/Q  |  v   | b[69] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[69]/SI |  v   | b[69] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 156: MET Hold Check with Pin b_reg[71]/CK 
Endpoint:   b_reg[71]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[71]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[71]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.058 | 
     | b_reg[71]/Q  |  v   | b[71] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[71]/SI |  v   | b[71] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 157: MET Hold Check with Pin b_reg[64]/CK 
Endpoint:   b_reg[64]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[64]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[64]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | b_reg[64]/Q  |  v   | b[64] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[64]/SI |  v   | b[64] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 158: MET Hold Check with Pin a_reg[203]/CK 
Endpoint:   a_reg[203]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[203]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[203]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.058 | 
     | a_reg[203]/Q  |  v   | a[203] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[203]/SI |  v   | a[203] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 159: MET Hold Check with Pin a_reg[70]/CK 
Endpoint:   a_reg[70]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[70]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[70]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.058 | 
     | a_reg[70]/Q  |  v   | a[70] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[70]/SI |  v   | a[70] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 160: MET Hold Check with Pin a_reg[57]/CK 
Endpoint:   a_reg[57]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[57]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[57]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.058 | 
     | a_reg[57]/Q  |  v   | a[57] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[57]/SI |  v   | a[57] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 161: MET Hold Check with Pin b_reg[153]/CK 
Endpoint:   b_reg[153]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[153]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[153]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | b_reg[153]/Q  |  v   | b[153] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[153]/SI |  v   | b[153] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 162: MET Hold Check with Pin b_reg[125]/CK 
Endpoint:   b_reg[125]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[125]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[125]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | b_reg[125]/Q  |  v   | b[125] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[125]/SI |  v   | b[125] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 163: MET Hold Check with Pin b_reg[152]/CK 
Endpoint:   b_reg[152]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[152]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[152]/CK |  ^   | CTS_5  |         |       |  -0.000 |   -0.057 | 
     | b_reg[152]/Q  |  v   | b[152] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[152]/SI |  v   | b[152] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 164: MET Hold Check with Pin b_reg[130]/CK 
Endpoint:   b_reg[130]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[130]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[130]/CK |  ^   | CTS_5  |         |       |  -0.000 |   -0.057 | 
     | b_reg[130]/Q  |  v   | b[130] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[130]/SI |  v   | b[130] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 165: MET Hold Check with Pin b_reg[73]/CK 
Endpoint:   b_reg[73]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[73]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[73]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | b_reg[73]/Q  |  v   | b[73] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[73]/SI |  v   | b[73] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 166: MET Hold Check with Pin b_reg[55]/CK 
Endpoint:   b_reg[55]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[55]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[55]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.058 | 
     | b_reg[55]/Q  |  v   | b[55] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[55]/SI |  v   | b[55] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 167: MET Hold Check with Pin a_reg[205]/CK 
Endpoint:   a_reg[205]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[205]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[205]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.058 | 
     | a_reg[205]/Q  |  v   | a[205] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[205]/SI |  v   | a[205] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 168: MET Hold Check with Pin b_reg[135]/CK 
Endpoint:   b_reg[135]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[135]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[135]/CK |  ^   | CTS_5  |         |       |  -0.000 |   -0.057 | 
     | b_reg[135]/Q  |  v   | b[135] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[135]/SI |  v   | b[135] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 169: MET Hold Check with Pin a_reg[155]/CK 
Endpoint:   a_reg[155]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[155]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[155]/CK |  ^   | CTS_5  |         |       |  -0.000 |   -0.057 | 
     | a_reg[155]/Q  |  v   | a[155] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[155]/SI |  v   | a[155] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 170: MET Hold Check with Pin a_reg[117]/CK 
Endpoint:   a_reg[117]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[117]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[117]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a_reg[117]/Q  |  v   | a[117] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[117]/SI |  v   | a[117] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 171: MET Hold Check with Pin a_reg[116]/CK 
Endpoint:   a_reg[116]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[116]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[116]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a_reg[116]/Q  |  v   | a[116] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[116]/SI |  v   | a[116] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 172: MET Hold Check with Pin a_reg[109]/CK 
Endpoint:   a_reg[109]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[109]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[109]/CK |  ^   | CTS_5  |         |       |  -0.000 |   -0.057 | 
     | a_reg[109]/Q  |  v   | a[109] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[109]/SI |  v   | a[109] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 173: MET Hold Check with Pin b_reg[181]/CK 
Endpoint:   b_reg[181]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[181]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[181]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | b_reg[181]/Q  |  v   | b[181] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[181]/SI |  v   | b[181] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 174: MET Hold Check with Pin a_reg[244]/CK 
Endpoint:   a_reg[244]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[244]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[244]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.057 | 
     | a_reg[244]/Q  |  v   | a[244] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[244]/SI |  v   | a[244] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 175: MET Hold Check with Pin a_reg[223]/CK 
Endpoint:   a_reg[223]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[223]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[223]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a_reg[223]/Q  |  v   | a[223] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[223]/SI |  v   | a[223] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 176: MET Hold Check with Pin a_reg[217]/CK 
Endpoint:   a_reg[217]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[217]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[217]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a_reg[217]/Q  |  v   | a[217] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[217]/SI |  v   | a[217] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 177: MET Hold Check with Pin a_reg[213]/CK 
Endpoint:   a_reg[213]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[213]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[213]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a_reg[213]/Q  |  v   | a[213] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[213]/SI |  v   | a[213] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 178: MET Hold Check with Pin a_reg[10]/CK 
Endpoint:   a_reg[10]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[10]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a_reg[10]/CK |  ^   | CTS_9 |         |       |   0.000 |   -0.057 | 
     | a_reg[10]/Q  |  v   | a[10] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[10]/SI |  v   | a[10] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 179: MET Hold Check with Pin b_reg[236]/CK 
Endpoint:   b_reg[236]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[236]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[236]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | b_reg[236]/Q  |  v   | b[236] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[236]/SI |  v   | b[236] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 180: MET Hold Check with Pin a_reg[9]/CK 
Endpoint:   a_reg[9]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[9]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-------------------------------------------------------------------+ 
     |     Pin     | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |             |      |       |         |       |  Time   |   Time   | 
     |-------------+------+-------+---------+-------+---------+----------| 
     | a_reg[9]/CK |  ^   | CTS_9 |         |       |  -0.000 |   -0.057 | 
     | a_reg[9]/Q  |  v   | a[9]  | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[9]/SI |  v   | a[9]  | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +-------------------------------------------------------------------+ 
Path 181: MET Hold Check with Pin b_reg[168]/CK 
Endpoint:   b_reg[168]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[168]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[168]/CK |  ^   | CTS_8  |         |       |  -0.001 |   -0.057 | 
     | b_reg[168]/Q  |  v   | b[168] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[168]/SI |  v   | b[168] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 182: MET Hold Check with Pin b_reg[163]/CK 
Endpoint:   b_reg[163]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[163]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[163]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | b_reg[163]/Q  |  v   | b[163] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[163]/SI |  v   | b[163] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 183: MET Hold Check with Pin a_reg[168]/CK 
Endpoint:   a_reg[168]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[168]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[168]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | a_reg[168]/Q  |  v   | a[168] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[168]/SI |  v   | a[168] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 184: MET Hold Check with Pin a_reg[165]/CK 
Endpoint:   a_reg[165]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[165]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[165]/CK |  ^   | CTS_8  |         |       |  -0.000 |   -0.057 | 
     | a_reg[165]/Q  |  v   | a[165] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[165]/SI |  v   | a[165] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 185: MET Hold Check with Pin a_reg[5]/CK 
Endpoint:   a_reg[5]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[5]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-------------------------------------------------------------------+ 
     |     Pin     | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |             |      |       |         |       |  Time   |   Time   | 
     |-------------+------+-------+---------+-------+---------+----------| 
     | a_reg[5]/CK |  ^   | CTS_9 |         |       |  -0.000 |   -0.057 | 
     | a_reg[5]/Q  |  v   | a[5]  | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[5]/SI |  v   | a[5]  | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +-------------------------------------------------------------------+ 
Path 186: MET Hold Check with Pin b_reg[252]/CK 
Endpoint:   b_reg[252]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[252]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[252]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | b_reg[252]/Q  |  v   | b[252] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[252]/SI |  v   | b[252] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 187: MET Hold Check with Pin b_reg[249]/CK 
Endpoint:   b_reg[249]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[249]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[249]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | b_reg[249]/Q  |  v   | b[249] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[249]/SI |  v   | b[249] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 188: MET Hold Check with Pin b_reg[12]/CK 
Endpoint:   b_reg[12]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[12]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[12]/CK |  ^   | CTS_9 |         |       |   0.000 |   -0.057 | 
     | b_reg[12]/Q  |  v   | b[12] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[12]/SI |  v   | b[12] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 189: MET Hold Check with Pin b_reg[9]/CK 
Endpoint:   b_reg[9]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[9]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-------------------------------------------------------------------+ 
     |     Pin     | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |             |      |       |         |       |  Time   |   Time   | 
     |-------------+------+-------+---------+-------+---------+----------| 
     | b_reg[9]/CK |  ^   | CTS_9 |         |       |  -0.000 |   -0.057 | 
     | b_reg[9]/Q  |  v   | b[9]  | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[9]/SI |  v   | b[9]  | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +-------------------------------------------------------------------+ 
Path 190: MET Hold Check with Pin a_reg[254]/CK 
Endpoint:   a_reg[254]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[254]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[254]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.056 | 
     | a_reg[254]/Q  |  v   | a[254] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[254]/SI |  v   | a[254] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 191: MET Hold Check with Pin a_reg[245]/CK 
Endpoint:   a_reg[245]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[245]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[245]/CK |  ^   | CTS_9  |         |       |   0.000 |   -0.057 | 
     | a_reg[245]/Q  |  v   | a[245] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a_reg[245]/SI |  v   | a[245] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 192: MET Hold Check with Pin a_reg[214]/CK 
Endpoint:   a_reg[214]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[214]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a_reg[214]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a_reg[214]/Q  |  v   | a[214] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a_reg[214]/SI |  v   | a[214] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 193: MET Hold Check with Pin a_reg[2]/CK 
Endpoint:   a_reg[2]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a_reg[2]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-------------------------------------------------------------------+ 
     |     Pin     | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |             |      |       |         |       |  Time   |   Time   | 
     |-------------+------+-------+---------+-------+---------+----------| 
     | a_reg[2]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.058 | 
     | a_reg[2]/Q  |  v   | a[2]  | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a_reg[2]/SI |  v   | a[2]  | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +-------------------------------------------------------------------+ 
Path 194: MET Hold Check with Pin b_reg[48]/CK 
Endpoint:   b_reg[48]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[48]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[48]/CK |  ^   | CTS_6 |         |       |  -0.002 |   -0.058 | 
     | b_reg[48]/Q  |  v   | b[48] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b_reg[48]/SI |  v   | b[48] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 195: MET Hold Check with Pin b_reg[45]/CK 
Endpoint:   b_reg[45]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[45]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[45]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.058 | 
     | b_reg[45]/Q  |  v   | b[45] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b_reg[45]/SI |  v   | b[45] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 196: MET Hold Check with Pin b_reg[231]/CK 
Endpoint:   b_reg[231]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[231]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[231]/CK |  ^   | CTS_2  |         |       |  -0.000 |   -0.057 | 
     | b_reg[231]/Q  |  v   | b[231] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b_reg[231]/SI |  v   | b[231] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 197: MET Hold Check with Pin b_reg[100]/CK 
Endpoint:   b_reg[100]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[100]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.016
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[100]/CK |  ^   | CTS_6  |         |       |  -0.002 |   -0.058 | 
     | b_reg[100]/Q  |  v   | b[100] | SDFFQX1 | 0.043 |   0.041 |   -0.016 | 
     | b_reg[100]/SI |  v   | b[100] | SDFFQX1 | 0.000 |   0.041 |   -0.016 | 
     +----------------------------------------------------------------------+ 
Path 198: MET Hold Check with Pin b_reg[41]/CK 
Endpoint:   b_reg[41]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[41]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[41]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.058 | 
     | b_reg[41]/Q  |  v   | b[41] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b_reg[41]/SI |  v   | b[41] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 199: MET Hold Check with Pin b_reg[184]/CK 
Endpoint:   b_reg[184]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[184]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b_reg[184]/CK |  ^   | CTS_4  |         |       |  -0.000 |   -0.057 | 
     | b_reg[184]/Q  |  v   | b[184] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[184]/SI |  v   | b[184] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 200: MET Hold Check with Pin b_reg[93]/CK 
Endpoint:   b_reg[93]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b_reg[93]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b_reg[93]/CK |  ^   | CTS_4 |         |       |  -0.000 |   -0.057 | 
     | b_reg[93]/Q  |  v   | b[93] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b_reg[93]/SI |  v   | b[93] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +--------------------------------------------------------------------+ 

