// Seed: 2124021018
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wand id_3;
  output wire id_2;
  inout tri id_1;
  assign id_3 = 1'b0;
  wire id_5;
  assign id_1 = id_1 == 1;
  id_6 :
  assert property (@(1) -1)
  else;
endmodule
module module_1 (
    input  wand  id_0,
    input  wand  id_1,
    input  wire  id_2,
    output logic id_3
);
  wire id_5;
  always
    if ("") begin : LABEL_0
      id_3 <= 1;
    end else @(id_5 or posedge 1) if (1) id_3 <= -1 == (-1);
  nand primCall (id_3, id_5, id_0, id_1, id_2);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
