# This is a makefile for compiling a project

# Specify compiler flags
CC = gcc
CFLAGS = -Wall -g

# Specify source files and object files
SRCS = main.c helper.c foo.c bar.c
OBJS = $(SRCS:.c=.o)

# Specify output executable
EXEC = project

# Define targets and dependencies
all: $(EXEC)

$(EXEC): $(OBJS)
	$(CC) $(CFLAGS) $(OBJS) -o $(EXEC)

# Pattern rule for object files
.c.o:
	$(CC) $(CFLAGS) -c $< -o $@

# Specify phony targets for cleaning the project
.PHONY: clean
clean:
	-rm -f $(OBJS) $(EXEC)