Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Oct  8 20:39:12 2025
| Host         : rog running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   229 |
|    Minimum number of control sets                        |   229 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   575 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   229 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    31 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |    88 |
| >= 16              |    54 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             189 |           77 |
| No           | No                    | Yes                    |              69 |           20 |
| No           | Yes                   | No                     |             213 |           98 |
| Yes          | No                    | No                     |           21291 |         5821 |
| Yes          | No                    | Yes                    |              60 |           16 |
| Yes          | Yes                   | No                     |            1395 |          324 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                      Enable Signal                                                                                                                      |                                                                                                 Set/Reset Signal                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/push                                                                                                                                                                           |                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                    |                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                            | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                               | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                 |                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                            | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/store_unit_0/user_resp/mOutPtr[3]_i_1__3_n_2                                                                                                                                                                     | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_2                                                                                                                                                                          | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                            | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/i_1_fu_6421                                                                                                                                                                              |                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                       |                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                   | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_2                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                   |                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_2                                                                                                                                                                          | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                         |                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1__4_n_2                                                                                                                                                                      | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[3]_i_1_n_2                                                                                                                                                                        | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_2                                                                                                                                                            | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                      | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_2                                                                                                                                                             | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/ap_block_pp0_stage0_subdone                                                                                                                                                               | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/flow_control_loop_pipe_sequential_init_U/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908_ap_start_reg_reg_0                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_2                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/mOutPtr[4]_i_1__1_n_2                                                                                                                                                                    | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                             | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_2                                                                                                                                                                        | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_2                                                                                                                                                          | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_2                                                                                                                                                                         | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                               | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_2                                                                                                                                                           | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_2                                                                                                                                                                        | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                       |                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[5]_i_1_n_2                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[5]_i_1_n_2                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                     | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                           | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_2                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                                                                                                                                | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                       | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_2                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                            | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/ap_block_pp0_stage0_subdone                                                                                                                              | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_2                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_2                                                                                                                                                                        | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                        |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_2                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_2                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]             | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                             | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_2                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]             | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                        |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                            | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_2                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_2                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                              |                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                              |                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_5[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[5]_4[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_6[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_7[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_8[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_9[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[5]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                  |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[5]_1[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[5]_2[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[5]_3[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_20[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_4[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_3[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_27[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_26[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_25[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_24[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_23[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_22[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_21[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_14[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_10[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/c_120                                                                                                                                                                             |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/c_150                                                                                                                                                                             |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/c_220                                                                                                                                                                             |                                                                                                                                                                                                                  |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/c_230                                                                                                                                                                             |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10][0]                                                                                                                                                              |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_0[0]                                                                                                                                                            |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_11[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_1[0]                                                                                                                                                            |                                                                                                                                                                                                                  |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[5]_5[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_12[0]                                                                                                                                                           |                                                                                                                                                                                                                  |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[6]_4[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[6]_3[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[6]_2[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[6]_1[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[6]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[5]_8[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[5]_7[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[5]_6[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_26[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_7[0]                                                                                                                                                            |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_6[0]                                                                                                                                                            |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_5[0]                                                                                                                                                            |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_4[0]                                                                                                                                                            |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_3[0]                                                                                                                                                            |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_19[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_13[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_15[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_29[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_28[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_27[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_30[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_25[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_24[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_23[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_16[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_17[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_22[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_21[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_20[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_2[0]                                                                                                                                                            |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_2[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_18[0]                                                                                                                                                           |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_1[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_19[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_18[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_17[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_16[0]                                                                                                                                                         |                                                                                                                                                                                                                  |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_15[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_14[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_13[0]                                                                                                                                                         |                                                                                                                                                                                                                  |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_12[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_11[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_10[0]                                                                                                                                                         |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_8[0]                                                                                                                                                            |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[4]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[3]_7[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[3]_6[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/ap_CS_fsm_reg[10]_9[0]                                                                                                                                                            |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[1]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[3]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[3]_1[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[3]_2[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[3]_3[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[3]_4[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_40_1_fu_908/i_1_reg_1092_reg[3]_5[0]                                                                                                                                                          |                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1040]_i_1__0_n_2                                                                                                                                                        |                                                                                                                                                                                                                  |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1066]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                  |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |               11 |             20 |         1.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/last_sect_reg_0[0]                                                                                                                                                               | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                3 |             21 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/last_sect_reg_0[0]                                                                                                                                                              | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                3 |             21 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                   |               12 |             23 |         1.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1040]_i_1_n_2                                                                                                                                                           |                                                                                                                                                                                                                  |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                  |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                    | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                            |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                             | design_1_i/fir_top_0/inst/empty_235_reg_3991                                                                                                                                                                     |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_2                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/control_s_axi_U/int_y[63]_i_1_n_2                                                                                                                                                                                             | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                        |                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                         | design_1_i/fir_top_0/inst/control_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                      |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/control_s_axi_U/int_coef[31]_i_1_n_2                                                                                                                                                                                          | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/control_s_axi_U/int_coef[63]_i_1_n_2                                                                                                                                                                                          | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/control_s_axi_U/int_len[31]_i_1_n_2                                                                                                                                                                                           | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/control_s_axi_U/int_y[31]_i_1_n_2                                                                                                                                                                                             | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/control_s_axi_U/int_x[63]_i_1_n_2                                                                                                                                                                                             | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/control_s_axi_U/int_x[31]_i_1_n_2                                                                                                                                                                                             | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                        |                                                                                                                                                                                                                  |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                        |                                                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                |                                                                                                                                                                                                                  |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                 |                                                                                                                                                                                                                  |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                           |                                                                                                                                                                                                                  |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                  | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                        |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                        |                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                        |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                |                                                                                                                                                                                                                  |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                                                                                                                         | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |               10 |             39 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                                                                          | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |               10 |             39 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                            | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                             | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/tmp_valid_reg_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                  |               10 |             60 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                                                                                       | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |               13 |             60 |         4.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/E[0]                                                                                                                                                                                      | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |               12 |             60 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/store_unit_0/tmp_valid_reg_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                  |               13 |             60 |         4.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                          |                                                                                                                                                                                                                  |               16 |             60 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                         |                                                                                                                                                                                                                  |               16 |             60 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/push                                                                                                                                                                            |                                                                                                                                                                                                                  |                8 |             61 |         7.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                            | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                8 |             61 |         7.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                         |                                                                                                                                                                                                                  |                8 |             61 |         7.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                             | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |                8 |             61 |         7.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/last_sect_reg[0]                                                                                                                                                                | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |               20 |             80 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/last_sect_reg[0]                                                                                                                                                                 | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |               20 |             80 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                              |                                                                                                                                                                                                                  |               26 |            122 |         4.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | design_1_i/fir_top_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                    |               65 |            153 |         2.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                  |               78 |            191 |         2.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/fir_int_int_shift_reg0                                                                                                                                                                                                        |                                                                                                                                                                                                                  |              400 |           3136 |         7.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U192/E[0]                                                                                                                                                     |                                                                                                                                                                                                                  |             1211 |           3869 |         3.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/flow_control_loop_pipe_sequential_init_U/empty_100_fu_794                                                                                                                        |                                                                                                                                                                                                                  |             1598 |           4396 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fir_top_0/inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/mul_32s_32s_32_2_1_U128/ap_block_pp0_stage0_subdone                                                                                                                              |                                                                                                                                                                                                                  |             2210 |          10973 |         4.97 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


