Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Thu Dec 21 01:29:25 2017
| Host             : DESKTOP-27DIMJ4 running 64-bit major release  (build 9200)
| Command          : report_power -file microblaze_start_power_routed.rpt -pb microblaze_start_power_summary_routed.pb -rpx microblaze_start_power_routed.rpx
| Design           : microblaze_start
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.260 |
| Dynamic (W)              | 1.150 |
| Device Static (W)        | 0.110 |
| Total Off-Chip Power (W) | 0.633 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 79.3  |
| Junction Temperature (C) | 30.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.072 |       50 |       --- |             --- |
| Slice Logic              |     0.018 |    45881 |       --- |             --- |
|   LUT as Logic           |     0.015 |    17007 |     63400 |           26.82 |
|   Register               |     0.001 |    19925 |    126800 |           15.71 |
|   LUT as Distributed RAM |    <0.001 |     1196 |     19000 |            6.29 |
|   CARRY4                 |    <0.001 |      650 |     15850 |            4.10 |
|   LUT as Shift Register  |    <0.001 |      787 |     19000 |            4.14 |
|   F7/F8 Muxes            |    <0.001 |      130 |     63400 |            0.21 |
|   Others                 |    <0.001 |     2220 |       --- |             --- |
| Signals                  |     0.025 |    34030 |       --- |             --- |
| Block RAM                |     0.038 |     27.5 |       135 |           20.37 |
| MMCM                     |     0.219 |        2 |         6 |           33.33 |
| PLL                      |     0.115 |        1 |         6 |           16.67 |
| DSPs                     |     0.003 |        6 |       240 |            2.50 |
| I/O                      |     0.545 |      101 |       210 |           48.10 |
| PHASER                   |     0.110 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.110 |          |           |                 |
| Total                    |     1.260 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.210 |       0.191 |      0.019 |
| Vccaux    |       1.800 |     0.302 |       0.284 |      0.018 |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.594 |       0.590 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                                                                                 | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLK100MHZ                                                                                                                                                   | CLK100MHZ                                                                                                                                                                                                                                                              |            10.0 |
| clk_out1_mysys_clk_wiz_1_0                                                                                                                                  | nolabel_line62/mysys_i/clk_wiz_1/inst/clk_out1_mysys_clk_wiz_1_0                                                                                                                                                                                                       |            10.0 |
| clk_out1_mysys_clk_wiz_1_0_1                                                                                                                                | nolabel_line62/mysys_i/clk_wiz_1/inst/clk_out1_mysys_clk_wiz_1_0                                                                                                                                                                                                       |            10.0 |
| clk_out2_mysys_clk_wiz_1_0                                                                                                                                  | nolabel_line62/mysys_i/clk_wiz_1/inst/clk_out2_mysys_clk_wiz_1_0                                                                                                                                                                                                       |             5.0 |
| clk_out2_mysys_clk_wiz_1_0_1                                                                                                                                | nolabel_line62/mysys_i/clk_wiz_1/inst/clk_out2_mysys_clk_wiz_1_0                                                                                                                                                                                                       |             5.0 |
| clk_out3_mysys_clk_wiz_1_0                                                                                                                                  | nolabel_line62/mysys_i/clk_wiz_1/inst/clk_out3_mysys_clk_wiz_1_0                                                                                                                                                                                                       |            40.0 |
| clk_out3_mysys_clk_wiz_1_0_1                                                                                                                                | nolabel_line62/mysys_i/clk_wiz_1/inst/clk_out3_mysys_clk_wiz_1_0                                                                                                                                                                                                       |            40.0 |
| clk_pll_i                                                                                                                                                   | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            12.3 |
| clk_pll_i_1                                                                                                                                                 | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            12.3 |
| clkfbout_mysys_clk_wiz_1_0                                                                                                                                  | nolabel_line62/mysys_i/clk_wiz_1/inst/clkfbout_mysys_clk_wiz_1_0                                                                                                                                                                                                       |            10.0 |
| clkfbout_mysys_clk_wiz_1_0_1                                                                                                                                | nolabel_line62/mysys_i/clk_wiz_1/inst/clkfbout_mysys_clk_wiz_1_0                                                                                                                                                                                                       |            10.0 |
| freq_refclk                                                                                                                                                 | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| freq_refclk_1                                                                                                                                               | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| iserdes_clkdiv                                                                                                                                              | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_1                                                                                                                                            | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_2                                                                                                                                            | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_3                                                                                                                                            | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.3 |
| mem_refclk                                                                                                                                                  | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| mem_refclk_1                                                                                                                                                | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| nolabel_line62/mysys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                        | nolabel_line62/mysys_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                                  |            33.3 |
| nolabel_line62/mysys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                      | nolabel_line62/mysys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                                                                                                                                           |            33.3 |
| oserdes_clk                                                                                                                                                 | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_1                                                                                                                                               | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_2                                                                                                                                               | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_3                                                                                                                                               | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clk_4                                                                                                                                               | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_5                                                                                                                                               | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_6                                                                                                                                               | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_7                                                                                                                                               | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clkdiv                                                                                                                                              | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_1                                                                                                                                            | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_2                                                                                                                                            | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_3                                                                                                                                            | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_4                                                                                                                                            | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_5                                                                                                                                            | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_6                                                                                                                                            | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_7                                                                                                                                            | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.3 |
| pll_clk3_out                                                                                                                                                | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            12.3 |
| pll_clk3_out_1                                                                                                                                              | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            12.3 |
| pll_clkfbout                                                                                                                                                | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| pll_clkfbout_1                                                                                                                                              | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| sync_pulse                                                                                                                                                  | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            49.2 |
| sync_pulse_1                                                                                                                                                | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            49.2 |
| sys_clk_pin                                                                                                                                                 | CLK100MHZ                                                                                                                                                                                                                                                              |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk   | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                                                                                 | Power (W) |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| microblaze_start                                                                                                                                                                                                                                     |     1.150 |
|   nolabel_line62                                                                                                                                                                                                                                     |     1.148 |
|     gpio_led_tri_iobuf_0                                                                                                                                                                                                                             |    <0.001 |
|     gpio_led_tri_iobuf_1                                                                                                                                                                                                                             |    <0.001 |
|     gpio_led_tri_iobuf_10                                                                                                                                                                                                                            |    <0.001 |
|     gpio_led_tri_iobuf_11                                                                                                                                                                                                                            |    <0.001 |
|     gpio_led_tri_iobuf_12                                                                                                                                                                                                                            |    <0.001 |
|     gpio_led_tri_iobuf_13                                                                                                                                                                                                                            |    <0.001 |
|     gpio_led_tri_iobuf_14                                                                                                                                                                                                                            |    <0.001 |
|     gpio_led_tri_iobuf_15                                                                                                                                                                                                                            |    <0.001 |
|     gpio_led_tri_iobuf_2                                                                                                                                                                                                                             |    <0.001 |
|     gpio_led_tri_iobuf_3                                                                                                                                                                                                                             |    <0.001 |
|     gpio_led_tri_iobuf_4                                                                                                                                                                                                                             |    <0.001 |
|     gpio_led_tri_iobuf_5                                                                                                                                                                                                                             |     0.001 |
|     gpio_led_tri_iobuf_6                                                                                                                                                                                                                             |    <0.001 |
|     gpio_led_tri_iobuf_7                                                                                                                                                                                                                             |    <0.001 |
|     gpio_led_tri_iobuf_8                                                                                                                                                                                                                             |    <0.001 |
|     gpio_led_tri_iobuf_9                                                                                                                                                                                                                             |    <0.001 |
|     mysys_i                                                                                                                                                                                                                                          |     1.136 |
|       axi_quad_spi_flash                                                                                                                                                                                                                             |     0.003 |
|         U0                                                                                                                                                                                                                                           |     0.003 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                                                                                                                                                              |     0.003 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                                                                                                                                                       |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                                                                                                                                                     |    <0.001 |
|                 I_DECODER                                                                                                                                                                                                                            |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                                                                                                                                                                 |     0.002 |
|               CONTROL_REG_I                                                                                                                                                                                                                          |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                                                                                                                                                                                |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                                                                                                                                                                           |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                                                                                                                                                           |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                                                                                                                                                                        |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                                                                                                                                                                          |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                                                                                                                                                                                 |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                                                                                                                                       |    <0.001 |
|                   inst_fifo_gen                                                                                                                                                                                                                      |    <0.001 |
|                     gconvfifo.rf                                                                                                                                                                                                                     |    <0.001 |
|                       grf.rf                                                                                                                                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                                     |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                                                                                                          |    <0.001 |
|                           gras.rsts                                                                                                                                                                                                                  |    <0.001 |
|                           rpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                                     |    <0.001 |
|                           gwas.wsts                                                                                                                                                                                                                  |    <0.001 |
|                           wpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                                                                                                        |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                                                                                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                                                                                                                                         |    <0.001 |
|                             RAM_reg_0_15_6_7                                                                                                                                                                                                         |    <0.001 |
|                         rstblk                                                                                                                                                                                                                       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                                                                   |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                                                                                                                                                       |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                                                                                                                                                                                 |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                                                                                                                                       |    <0.001 |
|                   inst_fifo_gen                                                                                                                                                                                                                      |    <0.001 |
|                     gconvfifo.rf                                                                                                                                                                                                                     |    <0.001 |
|                       grf.rf                                                                                                                                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                                     |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                                                                                                          |    <0.001 |
|                           gras.rsts                                                                                                                                                                                                                  |    <0.001 |
|                           rpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                                     |    <0.001 |
|                           gwas.wsts                                                                                                                                                                                                                  |    <0.001 |
|                           wpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                                                                                                        |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                                                                                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                                                                                                                                         |    <0.001 |
|                             RAM_reg_0_15_6_7                                                                                                                                                                                                         |    <0.001 |
|                         rstblk                                                                                                                                                                                                                       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                                                                   |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                                                                                                                                                                    |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I                                                                                                                                                                          |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                                                                                                                                                                        |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                                                                                                                                                                            |    <0.001 |
|               SOFT_RESET_I                                                                                                                                                                                                                           |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                                                                                                                                                                           |    <0.001 |
|       clk_wiz_1                                                                                                                                                                                                                                      |     0.107 |
|         inst                                                                                                                                                                                                                                         |     0.107 |
|       hier_mem                                                                                                                                                                                                                                       |     0.931 |
|         axi_mem_intercon                                                                                                                                                                                                                             |     0.020 |
|           m00_couplers                                                                                                                                                                                                                               |     0.006 |
|             auto_cc                                                                                                                                                                                                                                  |     0.006 |
|               inst                                                                                                                                                                                                                                   |     0.006 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                                                                                                                          |     0.006 |
|                   inst_fifo_gen                                                                                                                                                                                                                      |     0.006 |
|                     gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                                                                                                                          |     0.001 |
|                       grf.rf                                                                                                                                                                                                                         |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                                     |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                                                                                                          |    <0.001 |
|                           gras.rsts                                                                                                                                                                                                                  |    <0.001 |
|                           rpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                                     |    <0.001 |
|                           gwas.wsts                                                                                                                                                                                                                  |    <0.001 |
|                           wpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                                                                                                        |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                                                                                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                                                                                                                                         |    <0.001 |
|                             RAM_reg_0_15_12_17                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_18_23                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_24_29                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_30_35                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_36_41                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_42_47                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_48_53                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_54_59                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_60_63                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                                                                                                                                        |    <0.001 |
|                         rstblk                                                                                                                                                                                                                       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                                                                   |    <0.001 |
|                     gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                                                                                                                          |     0.001 |
|                       grf.rf                                                                                                                                                                                                                         |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                                     |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                                                                                                          |    <0.001 |
|                           gras.rsts                                                                                                                                                                                                                  |    <0.001 |
|                           rpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                                     |    <0.001 |
|                           gwas.wsts                                                                                                                                                                                                                  |    <0.001 |
|                           wpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                                                                                                        |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                                                                                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                                                                                                                                         |    <0.001 |
|                             RAM_reg_0_15_12_17                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_18_23                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_24_29                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_30_35                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_36_41                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_42_47                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_48_53                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_54_59                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_60_65                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_66_69                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                                                                                                                                        |    <0.001 |
|                         rstblk                                                                                                                                                                                                                       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                                                                   |    <0.001 |
|                     gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                                                                                                                         |     0.001 |
|                       grf.rf                                                                                                                                                                                                                         |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                                     |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                                                                                                          |    <0.001 |
|                           gras.rsts                                                                                                                                                                                                                  |    <0.001 |
|                           rpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                                     |    <0.001 |
|                           gwas.wsts                                                                                                                                                                                                                  |    <0.001 |
|                           wpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                                                                                                        |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                                                                                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                                                                                                                                         |    <0.001 |
|                             RAM_reg_0_15_12_17                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_18_23                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_24_29                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_30_35                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_36_41                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_42_47                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_48_53                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_54_59                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_60_63                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                                                                                                                                        |    <0.001 |
|                         rstblk                                                                                                                                                                                                                       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                                                                   |    <0.001 |
|                     gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                                                                                                                         |     0.001 |
|                       grf.rf                                                                                                                                                                                                                         |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                                     |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                                                                                                          |    <0.001 |
|                           gras.rsts                                                                                                                                                                                                                  |    <0.001 |
|                           rpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                                     |    <0.001 |
|                           gwas.wsts                                                                                                                                                                                                                  |    <0.001 |
|                           wpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                                                                                                        |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                                                                                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                                                                                                                                         |    <0.001 |
|                             RAM_reg_0_15_12_17                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_18_23                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_24_29                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_30_35                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_36_41                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_42_47                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_48_53                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_54_59                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_60_65                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_66_71                                                                                                                                                                                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                                                                                                                                        |    <0.001 |
|                             RAM_reg_0_15_72_72                                                                                                                                                                                                       |    <0.001 |
|                         rstblk                                                                                                                                                                                                                       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                                                                   |    <0.001 |
|                     gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                                                                                                                                         |    <0.001 |
|                       grf.rf                                                                                                                                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                                                                                                                                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                                                                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                                     |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                                                                                                                                          |    <0.001 |
|                           gras.rsts                                                                                                                                                                                                                  |    <0.001 |
|                           rpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                                     |    <0.001 |
|                           gwas.wsts                                                                                                                                                                                                                  |    <0.001 |
|                           wpntr                                                                                                                                                                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                                                                                                                        |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                                                                                                                              |    <0.001 |
|                             RAM_reg_0_15_0_4                                                                                                                                                                                                         |    <0.001 |
|                         rstblk                                                                                                                                                                                                                       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                                                                   |    <0.001 |
|           s00_couplers                                                                                                                                                                                                                               |     0.002 |
|             auto_us                                                                                                                                                                                                                                  |     0.002 |
|               inst                                                                                                                                                                                                                                   |     0.002 |
|                 gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                                                                                                                        |     0.002 |
|                   USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                                                                                                                                             |    <0.001 |
|                     r_pipe                                                                                                                                                                                                                           |    <0.001 |
|                   USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                                                                                                                                                     |    <0.001 |
|                   USE_READ.read_addr_inst                                                                                                                                                                                                            |    <0.001 |
|                     GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                                                          |    <0.001 |
|                   USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                                                                                                                                                   |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                                                                                                                                                                          |    <0.001 |
|                     GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                                                          |    <0.001 |
|                   si_register_slice_inst                                                                                                                                                                                                             |    <0.001 |
|                     ar_pipe                                                                                                                                                                                                                          |    <0.001 |
|                     aw_pipe                                                                                                                                                                                                                          |    <0.001 |
|           s01_couplers                                                                                                                                                                                                                               |     0.001 |
|             auto_us                                                                                                                                                                                                                                  |     0.001 |
|               inst                                                                                                                                                                                                                                   |     0.001 |
|                 gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                                                                                                                        |     0.001 |
|                   USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                                                                                                                                             |    <0.001 |
|                     r_pipe                                                                                                                                                                                                                           |    <0.001 |
|                   USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                                                                                                                                                     |    <0.001 |
|                   USE_READ.read_addr_inst                                                                                                                                                                                                            |    <0.001 |
|                     GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                                                          |    <0.001 |
|                   si_register_slice_inst                                                                                                                                                                                                             |    <0.001 |
|                     ar_pipe                                                                                                                                                                                                                          |    <0.001 |
|           s02_couplers                                                                                                                                                                                                                               |     0.002 |
|             auto_us                                                                                                                                                                                                                                  |     0.002 |
|               inst                                                                                                                                                                                                                                   |     0.002 |
|                 gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                                                                                                                        |     0.002 |
|                   USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                                                                                                                                             |    <0.001 |
|                     r_pipe                                                                                                                                                                                                                           |    <0.001 |
|                   USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                                                                                                                                                     |    <0.001 |
|                   USE_READ.read_addr_inst                                                                                                                                                                                                            |    <0.001 |
|                     GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                                                          |    <0.001 |
|                   USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                                                                                                                                                   |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                                                                                                                                                                          |    <0.001 |
|                     GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                                                          |    <0.001 |
|                   si_register_slice_inst                                                                                                                                                                                                             |     0.001 |
|                     ar_pipe                                                                                                                                                                                                                          |    <0.001 |
|                     aw_pipe                                                                                                                                                                                                                          |    <0.001 |
|           s03_couplers                                                                                                                                                                                                                               |     0.001 |
|             auto_us                                                                                                                                                                                                                                  |     0.001 |
|               inst                                                                                                                                                                                                                                   |     0.001 |
|                 gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                                                                                                                        |     0.001 |
|                   USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                                                                                                                                             |    <0.001 |
|                     r_pipe                                                                                                                                                                                                                           |    <0.001 |
|                   USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                                                                                                                                                     |    <0.001 |
|                   USE_READ.read_addr_inst                                                                                                                                                                                                            |    <0.001 |
|                     GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                                                          |    <0.001 |
|                   si_register_slice_inst                                                                                                                                                                                                             |    <0.001 |
|                     ar_pipe                                                                                                                                                                                                                          |    <0.001 |
|           s04_couplers                                                                                                                                                                                                                               |    <0.001 |
|             auto_us                                                                                                                                                                                                                                  |    <0.001 |
|               inst                                                                                                                                                                                                                                   |    <0.001 |
|                 gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                                                                                                                        |    <0.001 |
|                   USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                                                                                                                                                   |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                                                                                                                                                                          |    <0.001 |
|                     GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                                                          |    <0.001 |
|                   si_register_slice_inst                                                                                                                                                                                                             |    <0.001 |
|                     aw_pipe                                                                                                                                                                                                                          |    <0.001 |
|           s05_couplers                                                                                                                                                                                                                               |     0.002 |
|             auto_us                                                                                                                                                                                                                                  |     0.002 |
|               inst                                                                                                                                                                                                                                   |     0.002 |
|                 gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                                                                                                                        |     0.002 |
|                   USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                                                                                                                                             |    <0.001 |
|                     r_pipe                                                                                                                                                                                                                           |    <0.001 |
|                   USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                                                                                                                                                     |    <0.001 |
|                   USE_READ.read_addr_inst                                                                                                                                                                                                            |    <0.001 |
|                     GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                                                          |    <0.001 |
|                   USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                                                                                                                                                   |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                                                                                                                                                                          |    <0.001 |
|                     GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                                                          |    <0.001 |
|                   si_register_slice_inst                                                                                                                                                                                                             |    <0.001 |
|                     ar_pipe                                                                                                                                                                                                                          |    <0.001 |
|                     aw_pipe                                                                                                                                                                                                                          |    <0.001 |
|           xbar                                                                                                                                                                                                                                       |     0.004 |
|             inst                                                                                                                                                                                                                                     |     0.004 |
|               gen_samd.crossbar_samd                                                                                                                                                                                                                 |     0.004 |
|                 addr_arbiter_ar                                                                                                                                                                                                                      |     0.001 |
|                 addr_arbiter_aw                                                                                                                                                                                                                      |    <0.001 |
|                 gen_decerr_slave.decerr_slave_inst                                                                                                                                                                                                   |    <0.001 |
|                 gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                                                                                                                                         |    <0.001 |
|                   gen_wmux.mux_w                                                                                                                                                                                                                     |    <0.001 |
|                   gen_wmux.wmux_aw_fifo                                                                                                                                                                                                              |    <0.001 |
|                     gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                                                   |    <0.001 |
|                     gen_srls[0].gen_rep[1].srl_nx1                                                                                                                                                                                                   |    <0.001 |
|                     gen_srls[0].gen_rep[2].srl_nx1                                                                                                                                                                                                   |    <0.001 |
|                 gen_master_slots[0].reg_slice_mi                                                                                                                                                                                                     |    <0.001 |
|                   b_pipe                                                                                                                                                                                                                             |    <0.001 |
|                   r_pipe                                                                                                                                                                                                                             |    <0.001 |
|                 gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                                                                                                                                         |    <0.001 |
|                   gen_wmux.wmux_aw_fifo                                                                                                                                                                                                              |    <0.001 |
|                     gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                                                   |    <0.001 |
|                     gen_srls[0].gen_rep[1].srl_nx1                                                                                                                                                                                                   |    <0.001 |
|                     gen_srls[0].gen_rep[2].srl_nx1                                                                                                                                                                                                   |    <0.001 |
|                 gen_master_slots[1].reg_slice_mi                                                                                                                                                                                                     |    <0.001 |
|                   b_pipe                                                                                                                                                                                                                             |    <0.001 |
|                   r_pipe                                                                                                                                                                                                                             |    <0.001 |
|                 gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                                                                                                                                      |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.si_transactor_aw                                                                                                                                                                                     |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                                                                                                                                       |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.wdata_router_w                                                                                                                                                                                       |    <0.001 |
|                   wrouter_aw_fifo                                                                                                                                                                                                                    |    <0.001 |
|                     gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                                                   |    <0.001 |
|                 gen_slave_slots[1].gen_si_read.si_transactor_ar                                                                                                                                                                                      |    <0.001 |
|                 gen_slave_slots[2].gen_si_read.si_transactor_ar                                                                                                                                                                                      |    <0.001 |
|                 gen_slave_slots[2].gen_si_write.si_transactor_aw                                                                                                                                                                                     |    <0.001 |
|                 gen_slave_slots[2].gen_si_write.splitter_aw_si                                                                                                                                                                                       |    <0.001 |
|                 gen_slave_slots[2].gen_si_write.wdata_router_w                                                                                                                                                                                       |    <0.001 |
|                   wrouter_aw_fifo                                                                                                                                                                                                                    |    <0.001 |
|                     gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                                                   |    <0.001 |
|                 gen_slave_slots[3].gen_si_read.si_transactor_ar                                                                                                                                                                                      |    <0.001 |
|                 gen_slave_slots[4].gen_si_write.si_transactor_aw                                                                                                                                                                                     |    <0.001 |
|                 gen_slave_slots[4].gen_si_write.splitter_aw_si                                                                                                                                                                                       |    <0.001 |
|                 gen_slave_slots[4].gen_si_write.wdata_router_w                                                                                                                                                                                       |    <0.001 |
|                   wrouter_aw_fifo                                                                                                                                                                                                                    |    <0.001 |
|                     gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                                                   |    <0.001 |
|                 gen_slave_slots[5].gen_si_read.si_transactor_ar                                                                                                                                                                                      |    <0.001 |
|                 gen_slave_slots[5].gen_si_write.si_transactor_aw                                                                                                                                                                                     |    <0.001 |
|                 gen_slave_slots[5].gen_si_write.splitter_aw_si                                                                                                                                                                                       |    <0.001 |
|                 gen_slave_slots[5].gen_si_write.wdata_router_w                                                                                                                                                                                       |    <0.001 |
|                   wrouter_aw_fifo                                                                                                                                                                                                                    |    <0.001 |
|                     gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                                                   |    <0.001 |
|                 splitter_aw_mi                                                                                                                                                                                                                       |    <0.001 |
|         microblaze_0_local_memory                                                                                                                                                                                                                    |    <0.001 |
|           dlmb_bram_if_cntlr                                                                                                                                                                                                                         |    <0.001 |
|             U0                                                                                                                                                                                                                                       |    <0.001 |
|           dlmb_v10                                                                                                                                                                                                                                   |     0.000 |
|             U0                                                                                                                                                                                                                                       |     0.000 |
|           ilmb_bram_if_cntlr                                                                                                                                                                                                                         |    <0.001 |
|             U0                                                                                                                                                                                                                                       |    <0.001 |
|           ilmb_v10                                                                                                                                                                                                                                   |     0.000 |
|             U0                                                                                                                                                                                                                                       |     0.000 |
|           lmb_bram                                                                                                                                                                                                                                   |    <0.001 |
|             U0                                                                                                                                                                                                                                       |    <0.001 |
|               inst_blk_mem_gen                                                                                                                                                                                                                       |    <0.001 |
|                 gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                                                                                                                                |    <0.001 |
|                   valid.cstr                                                                                                                                                                                                                         |    <0.001 |
|                     ramloop[0].ram.r                                                                                                                                                                                                                 |    <0.001 |
|                       prim_noinit.ram                                                                                                                                                                                                                |    <0.001 |
|                     ramloop[1].ram.r                                                                                                                                                                                                                 |    <0.001 |
|                       prim_noinit.ram                                                                                                                                                                                                                |    <0.001 |
|                     ramloop[2].ram.r                                                                                                                                                                                                                 |    <0.001 |
|                       prim_noinit.ram                                                                                                                                                                                                                |    <0.001 |
|                     ramloop[3].ram.r                                                                                                                                                                                                                 |    <0.001 |
|                       prim_noinit.ram                                                                                                                                                                                                                |    <0.001 |
|         mig_7series_0                                                                                                                                                                                                                                |     0.910 |
|           ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11                                                                                                                                             |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                                                                                                                                         |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                                                                                                                                        |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                                                                                                                                         |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                                                                                                                                        |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5                                                                                                                                              |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71                                                                                                                                            |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11                                                                                                                                             |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                                                                                                                                         |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                                                                                                                                        |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                                                                                                                                       |    <0.001 |
|           ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                                                                                                                                                       |    <0.001 |
|           u_mysys_mig_7series_0_0_mig                                                                                                                                                                                                                |     0.908 |
|             temp_mon_enabled.u_tempmon                                                                                                                                                                                                               |     0.006 |
|             u_ddr2_clk_ibuf                                                                                                                                                                                                                          |     0.000 |
|             u_ddr2_infrastructure                                                                                                                                                                                                                    |     0.227 |
|             u_iodelay_ctrl                                                                                                                                                                                                                           |    <0.001 |
|             u_memc_ui_top_axi                                                                                                                                                                                                                        |     0.674 |
|               mem_intfc0                                                                                                                                                                                                                             |     0.661 |
|                 ddr_phy_top0                                                                                                                                                                                                                         |     0.657 |
|                   u_ddr_calib_top                                                                                                                                                                                                                    |     0.011 |
|                     ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                                                                                                                                                                |     0.004 |
|                     ddr_phy_tempmon_0                                                                                                                                                                                                                |     0.001 |
|                     dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                                                                                                                                                                    |    <0.001 |
|                     mb_wrlvl_off.u_phy_wrlvl_off_delay                                                                                                                                                                                               |    <0.001 |
|                     u_ddr_phy_init                                                                                                                                                                                                                   |     0.004 |
|                     u_ddr_phy_wrcal                                                                                                                                                                                                                  |     0.001 |
|                   u_ddr_mc_phy_wrapper                                                                                                                                                                                                               |     0.646 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                                                                                                                                                                       |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                                                                                                                                                                      |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                                                                                                                                                                      |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                                                                                                                                                                      |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                                                                                                                                                                      |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                                                                                                                                                                      |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                                                                                                                                                                      |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                                                                                                                                                                       |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                                                                                                                                                                       |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                                                                                                                                                                       |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                                                                                                                                                                       |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                                                                                                                                                                       |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                                                                                                                                                                       |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                                                                                                                                                                       |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                                                                                                                                                                       |     0.013 |
|                     gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                                                                                                                                                                       |     0.013 |
|                     gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                                                                                                                                                           |     0.028 |
|                       IBUFDS                                                                                                                                                                                                                         |     0.017 |
|                       OBUFTDS                                                                                                                                                                                                                        |     0.011 |
|                     gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                                                                                                                                                           |     0.028 |
|                       IBUFDS                                                                                                                                                                                                                         |     0.017 |
|                       OBUFTDS                                                                                                                                                                                                                        |     0.011 |
|                     u_ddr_mc_phy                                                                                                                                                                                                                     |     0.210 |
|                       ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                                                                                                                                              |     0.210 |
|                         ddr_byte_lane_A.ddr_byte_lane_A                                                                                                                                                                                              |     0.050 |
|                           ddr_byte_group_io                                                                                                                                                                                                          |     0.031 |
|                           dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                                                                                                                              |    <0.001 |
|                           of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                                                                          |    <0.001 |
|                         ddr_byte_lane_B.ddr_byte_lane_B                                                                                                                                                                                              |     0.016 |
|                           ddr_byte_group_io                                                                                                                                                                                                          |    <0.001 |
|                           of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                                                                          |    <0.001 |
|                         ddr_byte_lane_C.ddr_byte_lane_C                                                                                                                                                                                              |     0.050 |
|                           ddr_byte_group_io                                                                                                                                                                                                          |     0.031 |
|                           dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                                                                                                                              |    <0.001 |
|                           of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                                                                          |    <0.001 |
|                         ddr_byte_lane_D.ddr_byte_lane_D                                                                                                                                                                                              |     0.051 |
|                           ddr_byte_group_io                                                                                                                                                                                                          |    <0.001 |
|                           ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                                                                                                                                                  |     0.034 |
|                           of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                                                                          |    <0.001 |
|                             mem_reg_0_15_12_17                                                                                                                                                                                                       |    <0.001 |
|                             mem_reg_0_15_18_23                                                                                                                                                                                                       |    <0.001 |
|                             mem_reg_0_15_24_29                                                                                                                                                                                                       |    <0.001 |
|                             mem_reg_0_15_30_35                                                                                                                                                                                                       |    <0.001 |
|                             mem_reg_0_15_36_41                                                                                                                                                                                                       |    <0.001 |
|                             mem_reg_0_15_42_47                                                                                                                                                                                                       |    <0.001 |
|                             mem_reg_0_15_48_53                                                                                                                                                                                                       |    <0.001 |
|                             mem_reg_0_15_54_59                                                                                                                                                                                                       |    <0.001 |
|                             mem_reg_0_15_60_65                                                                                                                                                                                                       |    <0.001 |
|                             mem_reg_0_15_66_71                                                                                                                                                                                                       |    <0.001 |
|                             mem_reg_0_15_6_11                                                                                                                                                                                                        |    <0.001 |
|                             mem_reg_0_15_72_77                                                                                                                                                                                                       |    <0.001 |
|                 mc0                                                                                                                                                                                                                                  |     0.004 |
|                   bank_mach0                                                                                                                                                                                                                         |     0.003 |
|                     arb_mux0                                                                                                                                                                                                                         |    <0.001 |
|                       arb_row_col0                                                                                                                                                                                                                   |    <0.001 |
|                         col_arb0                                                                                                                                                                                                                     |    <0.001 |
|                         config_arb0                                                                                                                                                                                                                  |    <0.001 |
|                         pre_4_1_1T_arb.pre_arb0                                                                                                                                                                                                      |    <0.001 |
|                         row_arb0                                                                                                                                                                                                                     |    <0.001 |
|                       arb_select0                                                                                                                                                                                                                    |    <0.001 |
|                     bank_cntrl[0].bank0                                                                                                                                                                                                              |    <0.001 |
|                       bank_compare0                                                                                                                                                                                                                  |    <0.001 |
|                       bank_queue0                                                                                                                                                                                                                    |    <0.001 |
|                       bank_state0                                                                                                                                                                                                                    |    <0.001 |
|                     bank_cntrl[1].bank0                                                                                                                                                                                                              |    <0.001 |
|                       bank_compare0                                                                                                                                                                                                                  |    <0.001 |
|                       bank_queue0                                                                                                                                                                                                                    |    <0.001 |
|                       bank_state0                                                                                                                                                                                                                    |    <0.001 |
|                     bank_cntrl[2].bank0                                                                                                                                                                                                              |    <0.001 |
|                       bank_compare0                                                                                                                                                                                                                  |    <0.001 |
|                       bank_queue0                                                                                                                                                                                                                    |    <0.001 |
|                       bank_state0                                                                                                                                                                                                                    |    <0.001 |
|                     bank_cntrl[3].bank0                                                                                                                                                                                                              |    <0.001 |
|                       bank_compare0                                                                                                                                                                                                                  |    <0.001 |
|                       bank_queue0                                                                                                                                                                                                                    |    <0.001 |
|                       bank_state0                                                                                                                                                                                                                    |    <0.001 |
|                     bank_common0                                                                                                                                                                                                                     |    <0.001 |
|                   col_mach0                                                                                                                                                                                                                          |    <0.001 |
|                     read_fifo.fifo_ram[0].RAM32M0                                                                                                                                                                                                    |    <0.001 |
|                     read_fifo.fifo_ram[1].RAM32M0                                                                                                                                                                                                    |    <0.001 |
|                   rank_mach0                                                                                                                                                                                                                         |    <0.001 |
|                     rank_cntrl[0].rank_cntrl0                                                                                                                                                                                                        |    <0.001 |
|                     rank_common0                                                                                                                                                                                                                     |    <0.001 |
|                       maintenance_request.maint_arb0                                                                                                                                                                                                 |    <0.001 |
|               u_axi_mc                                                                                                                                                                                                                               |     0.009 |
|                 USE_UPSIZER.upsizer_d2                                                                                                                                                                                                               |     0.005 |
|                   USE_READ.read_addr_inst                                                                                                                                                                                                            |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                                                                                                                                                                             |    <0.001 |
|                       USE_FPGA_VALID_WRITE.new_write_inst                                                                                                                                                                                            |    <0.001 |
|                       USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                                                                                                                                                       |    <0.001 |
|                       USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                                                                                                                                                       |     0.000 |
|                       USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                                                                                                                                                   |     0.000 |
|                       USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                                                                                                                                                   |    <0.001 |
|                       USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                                                                                                                                                   |     0.000 |
|                       USE_FPGA_VALID_WRITE.valid_write_inst                                                                                                                                                                                          |    <0.001 |
|                     USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                                                                                                                                                            |    <0.001 |
|                     USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                                                                                                                                                            |    <0.001 |
|                     USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                                                                                                                                                            |    <0.001 |
|                     USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                                                                                                                                                            |    <0.001 |
|                     USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                                                                                                                                                |    <0.001 |
|                   USE_READ.read_data_inst                                                                                                                                                                                                            |    <0.001 |
|                     USE_FPGA_CTRL.cmd_ready_inst                                                                                                                                                                                                     |    <0.001 |
|                     USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                                                                                                                                                                |    <0.001 |
|                     USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                                                                                                                                                                             |    <0.001 |
|                     USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[0].compare_inst                                                                                                                                                                                                      |     0.000 |
|                       LUT_LEVEL[1].compare_inst                                                                                                                                                                                                      |     0.000 |
|                       LUT_LEVEL[2].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[3].compare_inst                                                                                                                                                                                                      |     0.000 |
|                     USE_FPGA_LAST_WORD.last_beat_inst                                                                                                                                                                                                |    <0.001 |
|                       LUT_LEVEL[0].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[1].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[2].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[3].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                     USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                                                                                                                                                                          |    <0.001 |
|                     USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                                                                                                                                                                          |    <0.001 |
|                     USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                                                                                                                                                                          |    <0.001 |
|                     USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                                                                                                                                                                          |    <0.001 |
|                     USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                                                                                                                                                                          |    <0.001 |
|                     USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                                                                                                                                                                          |    <0.001 |
|                     USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                                                                                                                                                                          |    <0.001 |
|                     USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                                                                                                                                                      |    <0.001 |
|                     USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                                                                                                                                                      |    <0.001 |
|                     USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                                                                                                                                                      |    <0.001 |
|                     USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                                                                                                                                                      |    <0.001 |
|                     USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[0].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[1].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                                                                                                                                                                             |     0.000 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                                                                                                                                                             |     0.000 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                                                                                                                                                         |    <0.001 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                                                                                                                                                                       |    <0.001 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                                                                                                                                                                  |     0.000 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                                                                                                                                              |     0.000 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                                                                                                                                                                            |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                                                                                                                                                                          |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                                                                                                                                                                             |    <0.001 |
|                       USE_FPGA_VALID_WRITE.new_write_inst                                                                                                                                                                                            |    <0.001 |
|                       USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                                                                                                                                                       |    <0.001 |
|                       USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                                                                                                                                                       |     0.000 |
|                       USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                                                                                                                                                   |     0.000 |
|                       USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                                                                                                                                                   |    <0.001 |
|                       USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                                                                                                                                                   |     0.000 |
|                       USE_FPGA_VALID_WRITE.valid_write_inst                                                                                                                                                                                          |    <0.001 |
|                     USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                                                                                                                                                            |    <0.001 |
|                     USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                                                                                                                                                            |    <0.001 |
|                     USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                                                                                                                                                            |    <0.001 |
|                     USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                                                                                                                                                            |    <0.001 |
|                     USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                                                                                                                                                |    <0.001 |
|                   USE_WRITE.write_data_inst                                                                                                                                                                                                          |     0.001 |
|                     USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[0].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[1].compare_inst                                                                                                                                                                                                      |     0.000 |
|                       LUT_LEVEL[2].compare_inst                                                                                                                                                                                                      |     0.000 |
|                       LUT_LEVEL[3].compare_inst                                                                                                                                                                                                      |     0.000 |
|                     USE_FPGA_LAST_WORD.last_beat_inst                                                                                                                                                                                                |    <0.001 |
|                       LUT_LEVEL[0].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[1].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[2].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[3].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                     USE_FPGA_LAST_WORD.last_word_inst                                                                                                                                                                                                |    <0.001 |
|                     USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                                                                                                                                                      |    <0.001 |
|                     USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                                                                                                                                                      |    <0.001 |
|                     USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                                                                                                                                                      |    <0.001 |
|                     USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                                                                                                                                                      |    <0.001 |
|                     USE_FPGA_USE_WRAP.last_word_inst2                                                                                                                                                                                                |     0.000 |
|                     USE_FPGA_USE_WRAP.last_word_inst3                                                                                                                                                                                                |     0.000 |
|                     USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                                                                                                                                                                             |    <0.001 |
|                     USE_FPGA_WORD_COMPLETED.last_word_inst_2                                                                                                                                                                                         |     0.000 |
|                     USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[0].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                       LUT_LEVEL[1].compare_inst                                                                                                                                                                                                      |    <0.001 |
|                     USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                                                                                                                                                                         |    <0.001 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                                                                                                                                                             |     0.000 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                                                                                                                                                                        |    <0.001 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                                                                                                                                                         |     0.000 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                                                                                                                                                                        |    <0.001 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                                                                                                                                                                       |     0.000 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                                                                                                                                                                             |    <0.001 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                                                                                                                                              |     0.000 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                                                                                                                                                                             |     0.000 |
|                     USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                                                                                                                                                                            |     0.000 |
|                   mi_register_slice_inst                                                                                                                                                                                                             |     0.001 |
|                     r_pipe                                                                                                                                                                                                                           |     0.001 |
|                   si_register_slice_inst                                                                                                                                                                                                             |     0.001 |
|                     ar_pipe                                                                                                                                                                                                                          |    <0.001 |
|                     aw_pipe                                                                                                                                                                                                                          |    <0.001 |
|                 axi_mc_ar_channel_0                                                                                                                                                                                                                  |    <0.001 |
|                   ar_cmd_fsm_0                                                                                                                                                                                                                       |    <0.001 |
|                   axi_mc_cmd_translator_0                                                                                                                                                                                                            |    <0.001 |
|                     axi_mc_incr_cmd_0                                                                                                                                                                                                                |    <0.001 |
|                     axi_mc_wrap_cmd_0                                                                                                                                                                                                                |    <0.001 |
|                 axi_mc_aw_channel_0                                                                                                                                                                                                                  |    <0.001 |
|                   aw_cmd_fsm_0                                                                                                                                                                                                                       |    <0.001 |
|                   axi_mc_cmd_translator_0                                                                                                                                                                                                            |    <0.001 |
|                     axi_mc_incr_cmd_0                                                                                                                                                                                                                |    <0.001 |
|                     axi_mc_wrap_cmd_0                                                                                                                                                                                                                |    <0.001 |
|                 axi_mc_b_channel_0                                                                                                                                                                                                                   |    <0.001 |
|                   bid_fifo_0                                                                                                                                                                                                                         |    <0.001 |
|                 axi_mc_cmd_arbiter_0                                                                                                                                                                                                                 |    <0.001 |
|                 axi_mc_r_channel_0                                                                                                                                                                                                                   |    <0.001 |
|                   rd_data_fifo_0                                                                                                                                                                                                                     |    <0.001 |
|                   transaction_fifo_0                                                                                                                                                                                                                 |    <0.001 |
|                 axi_mc_w_channel_0                                                                                                                                                                                                                   |     0.001 |
|               u_ui_top                                                                                                                                                                                                                               |     0.004 |
|                 ui_cmd0                                                                                                                                                                                                                              |    <0.001 |
|                 ui_rd_data0                                                                                                                                                                                                                          |     0.002 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                                                                                                                                                    |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                                                                                                                                                   |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                                                                                                                                                   |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                                                                                                                                                   |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                                                                                                                                                   |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                                                                                                                                                   |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                                                                                                                                                   |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                                                                                                                                                   |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                                                                                                                                                   |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                                                                                                                                                   |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                                                                                                                                                   |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                                                                                                                                                    |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                                                                                                                                                   |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                                                                                                                                                   |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                                                                                                                                                    |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                                                                                                                                                    |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                                                                                                                                                    |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                                                                                                                                                    |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                                                                                                                                                    |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                                                                                                                                                    |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                                                                                                                                                    |    <0.001 |
|                   not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                                                                                                                                                    |    <0.001 |
|                   not_strict_mode.status_ram.RAM32M0                                                                                                                                                                                                 |    <0.001 |
|                 ui_wr_data0                                                                                                                                                                                                                          |     0.002 |
|                   pointer_ram.rams[0].RAM32M0                                                                                                                                                                                                        |    <0.001 |
|                   pointer_ram.rams[1].RAM32M0                                                                                                                                                                                                        |    <0.001 |
|                   write_buffer.wr_buffer_ram[0].RAM32M0                                                                                                                                                                                              |    <0.001 |
|                   write_buffer.wr_buffer_ram[10].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[11].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[12].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[13].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[14].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[15].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[16].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[17].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[18].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[19].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[1].RAM32M0                                                                                                                                                                                              |    <0.001 |
|                   write_buffer.wr_buffer_ram[20].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[21].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[22].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[23].RAM32M0                                                                                                                                                                                             |    <0.001 |
|                   write_buffer.wr_buffer_ram[2].RAM32M0                                                                                                                                                                                              |    <0.001 |
|                   write_buffer.wr_buffer_ram[3].RAM32M0                                                                                                                                                                                              |    <0.001 |
|                   write_buffer.wr_buffer_ram[4].RAM32M0                                                                                                                                                                                              |    <0.001 |
|                   write_buffer.wr_buffer_ram[5].RAM32M0                                                                                                                                                                                              |    <0.001 |
|                   write_buffer.wr_buffer_ram[6].RAM32M0                                                                                                                                                                                              |    <0.001 |
|                   write_buffer.wr_buffer_ram[7].RAM32M0                                                                                                                                                                                              |    <0.001 |
|                   write_buffer.wr_buffer_ram[8].RAM32M0                                                                                                                                                                                              |    <0.001 |
|                   write_buffer.wr_buffer_ram[9].RAM32M0                                                                                                                                                                                              |    <0.001 |
|       hier_periph                                                                                                                                                                                                                                    |     0.027 |
|         AUDIO_0                                                                                                                                                                                                                                      |    <0.001 |
|           inst                                                                                                                                                                                                                                       |    <0.001 |
|             AUDIO_v1_0_S00_AXI_inst                                                                                                                                                                                                                  |    <0.001 |
|         KEYBOARD_0                                                                                                                                                                                                                                   |     0.002 |
|           inst                                                                                                                                                                                                                                       |     0.002 |
|             KEYBOARD_v1_0_S00_AXI_inst                                                                                                                                                                                                               |     0.002 |
|               debounce                                                                                                                                                                                                                               |    <0.001 |
|         axi_dma_0                                                                                                                                                                                                                                    |     0.014 |
|           U0                                                                                                                                                                                                                                         |     0.014 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5  |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_10 |    <0.001 |
|             GEN_SG_ENGINE.I_SG_ENGINE                                                                                                                                                                                                                |     0.004 |
|               GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                                                                                                                                                                       |    <0.001 |
|                 I_UPDT_CMDSTS_IF                                                                                                                                                                                                                     |    <0.001 |
|                 I_UPDT_SG                                                                                                                                                                                                                            |    <0.001 |
|               GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                                                                                                                                                                      |    <0.001 |
|                 GEN_QUEUE.I_UPDT_DESC_QUEUE                                                                                                                                                                                                          |    <0.001 |
|               GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                                                                                                                                                                    |    <0.001 |
|               I_SG_AXI_DATAMOVER                                                                                                                                                                                                                     |    <0.001 |
|                 GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                                                                                                                                                                  |    <0.001 |
|                   I_ADDR_CNTL                                                                                                                                                                                                                        |    <0.001 |
|                   I_CMD_STATUS                                                                                                                                                                                                                       |    <0.001 |
|                     GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                               |    <0.001 |
|                     I_CMD_FIFO                                                                                                                                                                                                                       |    <0.001 |
|                   I_MSTR_SCC                                                                                                                                                                                                                         |    <0.001 |
|                   I_RD_DATA_CNTL                                                                                                                                                                                                                     |    <0.001 |
|                   I_RD_STATUS_CNTLR                                                                                                                                                                                                                  |    <0.001 |
|                   I_RESET                                                                                                                                                                                                                            |    <0.001 |
|                 GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                                                                                                                                                                  |    <0.001 |
|                   I_ADDR_CNTL                                                                                                                                                                                                                        |    <0.001 |
|                   I_CMD_STATUS                                                                                                                                                                                                                       |    <0.001 |
|                     GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                               |    <0.001 |
|                     I_CMD_FIFO                                                                                                                                                                                                                       |    <0.001 |
|                   I_MSTR_SCC                                                                                                                                                                                                                         |    <0.001 |
|                   I_WR_DATA_CNTL                                                                                                                                                                                                                     |    <0.001 |
|                   I_WR_STATUS_CNTLR                                                                                                                                                                                                                  |    <0.001 |
|                     GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                                                                                                                       |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                       |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                             |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                    |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                               |    <0.001 |
|                     I_WRESP_STATUS_FIFO                                                                                                                                                                                                              |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                       |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                             |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                    |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                               |    <0.001 |
|               I_SG_FETCH_MNGR                                                                                                                                                                                                                        |    <0.001 |
|                 I_FTCH_CMDSTS_IF                                                                                                                                                                                                                     |    <0.001 |
|                 I_FTCH_PNTR_MNGR                                                                                                                                                                                                                     |    <0.001 |
|                 I_FTCH_SG                                                                                                                                                                                                                            |    <0.001 |
|               I_SG_FETCH_QUEUE                                                                                                                                                                                                                       |     0.001 |
|                 GEN_QUEUE.FTCH_QUEUE_I                                                                                                                                                                                                               |    <0.001 |
|             INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                                                                                                                                                           |    <0.001 |
|               GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                                                                                                                                                                              |    <0.001 |
|                 GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                                                                                                                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                          |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                                     |    <0.001 |
|               GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                                                                                                                                                                 |    <0.001 |
|               GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                                                                                                                                                     |    <0.001 |
|               GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                                                                                                                                                   |    <0.001 |
|             INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                                                                                                                                                                         |    <0.001 |
|             INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                                                                                                                                                           |    <0.001 |
|               GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                                                                                                                                                                              |    <0.001 |
|               GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                                                                                                                                                                 |    <0.001 |
|               GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                                                                                                                                                     |    <0.001 |
|               GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                                                                                                                                                   |    <0.001 |
|             INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                                                                                                                                                                         |    <0.001 |
|             I_AXI_DMA_REG_MODULE                                                                                                                                                                                                                     |    <0.001 |
|               GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                                                                                                                                          |    <0.001 |
|               GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                                                                                                                                                                 |    <0.001 |
|               GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                                                                                                                                                                 |    <0.001 |
|             I_PRMRY_DATAMOVER                                                                                                                                                                                                                        |     0.008 |
|               GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                                                                                                                                      |     0.005 |
|                 ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                                                                                                                                     |    <0.001 |
|                 GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                                                                                                                          |     0.003 |
|                   I_DATA_FIFO                                                                                                                                                                                                                        |     0.003 |
|                     BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                                      |     0.003 |
|                       FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                              |     0.003 |
|                         inst_fifo_gen                                                                                                                                                                                                                |     0.003 |
|                           gconvfifo.rf                                                                                                                                                                                                               |     0.003 |
|                             grf.rf                                                                                                                                                                                                                   |     0.003 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                               |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                                                                                                                                                    |    <0.001 |
|                                 grss.gdc.dc                                                                                                                                                                                                          |    <0.001 |
|                                   gsym_dc.dc                                                                                                                                                                                                         |    <0.001 |
|                                 grss.rsts                                                                                                                                                                                                            |    <0.001 |
|                                 rpntr                                                                                                                                                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                               |    <0.001 |
|                                 gwss.wsts                                                                                                                                                                                                            |    <0.001 |
|                                 wpntr                                                                                                                                                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                                                                                                  |     0.003 |
|                                 gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                                             |     0.003 |
|                                   inst_blk_mem_gen                                                                                                                                                                                                   |     0.003 |
|                                     gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                                             |     0.003 |
|                                       valid.cstr                                                                                                                                                                                                     |     0.003 |
|                                         ramloop[0].ram.r                                                                                                                                                                                             |     0.003 |
|                                           prim_noinit.ram                                                                                                                                                                                            |     0.003 |
|                   OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                                                                                                                                      |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                 I_ADDR_CNTL                                                                                                                                                                                                                          |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                                                                     |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                 I_CMD_STATUS                                                                                                                                                                                                                         |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_CMD_FIFO                                                                                                                                                                                                                         |    <0.001 |
|                 I_MSTR_PCC                                                                                                                                                                                                                           |    <0.001 |
|                 I_RD_DATA_CNTL                                                                                                                                                                                                                       |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                                                                |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                 I_RD_STATUS_CNTLR                                                                                                                                                                                                                    |    <0.001 |
|                 I_RESET                                                                                                                                                                                                                              |    <0.001 |
|               GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                                                                      |     0.004 |
|                 ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                                                                                                                                |    <0.001 |
|                 GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                                                                                                                                                  |    <0.001 |
|                   ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                                                                                                                                              |    <0.001 |
|                   I_DATA_FIFO                                                                                                                                                                                                                        |    <0.001 |
|                     BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                                      |    <0.001 |
|                       FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                              |    <0.001 |
|                         inst_fifo_gen                                                                                                                                                                                                                |    <0.001 |
|                           gconvfifo.rf                                                                                                                                                                                                               |    <0.001 |
|                             grf.rf                                                                                                                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                               |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                                                                                                                                                    |    <0.001 |
|                                 grss.rsts                                                                                                                                                                                                            |    <0.001 |
|                                   c1                                                                                                                                                                                                                 |     0.000 |
|                                   c2                                                                                                                                                                                                                 |    <0.001 |
|                                 rpntr                                                                                                                                                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                               |    <0.001 |
|                                 gwss.wsts                                                                                                                                                                                                            |    <0.001 |
|                                   c0                                                                                                                                                                                                                 |    <0.001 |
|                                   c1                                                                                                                                                                                                                 |     0.000 |
|                                 wpntr                                                                                                                                                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                                                                                                  |    <0.001 |
|                                 gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                                             |    <0.001 |
|                                   inst_blk_mem_gen                                                                                                                                                                                                   |    <0.001 |
|                                     gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                                             |    <0.001 |
|                                       valid.cstr                                                                                                                                                                                                     |    <0.001 |
|                                         ramloop[0].ram.r                                                                                                                                                                                             |    <0.001 |
|                                           prim_noinit.ram                                                                                                                                                                                            |    <0.001 |
|                   I_XD_FIFO                                                                                                                                                                                                                          |    <0.001 |
|                     NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                                  |    <0.001 |
|                       FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                              |    <0.001 |
|                         inst_fifo_gen                                                                                                                                                                                                                |    <0.001 |
|                           gconvfifo.rf                                                                                                                                                                                                               |    <0.001 |
|                             grf.rf                                                                                                                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                               |    <0.001 |
|                                 grhf.rhf                                                                                                                                                                                                             |    <0.001 |
|                                 grss.gdc.dc                                                                                                                                                                                                          |    <0.001 |
|                                   gsym_dc.dc                                                                                                                                                                                                         |    <0.001 |
|                                 grss.rsts                                                                                                                                                                                                            |    <0.001 |
|                                 rpntr                                                                                                                                                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                               |    <0.001 |
|                                 gwss.wsts                                                                                                                                                                                                            |    <0.001 |
|                                 wpntr                                                                                                                                                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                                                                                                  |    <0.001 |
|                                 gdm.dm_gen.dm                                                                                                                                                                                                        |    <0.001 |
|                 GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                                                                                                                                                |    <0.001 |
|                 GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                                                               |    <0.001 |
|                   GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                                                                 |    <0.001 |
|                     I_MSSAI_SKID_BUF                                                                                                                                                                                                                 |    <0.001 |
|                     I_TSTRB_FIFO                                                                                                                                                                                                                     |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                       |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                             |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                    |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                               |    <0.001 |
|                     SLICE_INSERTION                                                                                                                                                                                                                  |    <0.001 |
|                   I_DRE_CNTL_FIFO                                                                                                                                                                                                                    |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                 I_ADDR_CNTL                                                                                                                                                                                                                          |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                                                                     |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                 I_CMD_STATUS                                                                                                                                                                                                                         |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_CMD_FIFO                                                                                                                                                                                                                         |    <0.001 |
|                 I_RESET                                                                                                                                                                                                                              |    <0.001 |
|                 I_S2MM_MMAP_SKID_BUF                                                                                                                                                                                                                 |    <0.001 |
|                 I_WR_DATA_CNTL                                                                                                                                                                                                                       |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                                                                |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                 I_WR_STATUS_CNTLR                                                                                                                                                                                                                    |    <0.001 |
|                   GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                                                                                                                                                    |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                                                                                                                                                                                                |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|             I_RST_MODULE                                                                                                                                                                                                                             |    <0.001 |
|               GEN_RESET_FOR_MM2S.RESET_I                                                                                                                                                                                                             |    <0.001 |
|               GEN_RESET_FOR_S2MM.RESET_I                                                                                                                                                                                                             |    <0.001 |
|               REG_HRD_RST                                                                                                                                                                                                                            |    <0.001 |
|               REG_HRD_RST_OUT                                                                                                                                                                                                                        |    <0.001 |
|         axi_gpio_LED                                                                                                                                                                                                                                 |     0.001 |
|           U0                                                                                                                                                                                                                                         |     0.001 |
|             AXI_LITE_IPIF_I                                                                                                                                                                                                                          |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                                                                                                                                                     |    <0.001 |
|                 I_DECODER                                                                                                                                                                                                                            |    <0.001 |
|             gpio_core_1                                                                                                                                                                                                                              |    <0.001 |
|               Dual.INPUT_DOUBLE_REGS4                                                                                                                                                                                                                |    <0.001 |
|               Dual.INPUT_DOUBLE_REGS5                                                                                                                                                                                                                |    <0.001 |
|         axi_tft_0                                                                                                                                                                                                                                    |     0.004 |
|           U0                                                                                                                                                                                                                                         |     0.004 |
|             AXI_LITE_IPIF_I                                                                                                                                                                                                                          |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                                                                                                                                                     |    <0.001 |
|                 I_DECODER                                                                                                                                                                                                                            |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|             AXI_MASTER_BURST_I                                                                                                                                                                                                                       |     0.002 |
|               I_CMD_STATUS_MODULE                                                                                                                                                                                                                    |    <0.001 |
|               I_RD_LLINK_ADAPTER                                                                                                                                                                                                                     |    <0.001 |
|               I_RD_WR_CNTRL_MODULE                                                                                                                                                                                                                   |     0.002 |
|                 I_ADDR_CNTL                                                                                                                                                                                                                          |    <0.001 |
|                 I_MSTR_PCC                                                                                                                                                                                                                           |     0.001 |
|                 I_RD_DATA_CNTL                                                                                                                                                                                                                       |    <0.001 |
|                 I_RD_STATUS_CNTLR                                                                                                                                                                                                                    |    <0.001 |
|                 I_READ_STREAM_SKID_BUF                                                                                                                                                                                                               |    <0.001 |
|                 I_WRITE_MMAP_SKID_BUF                                                                                                                                                                                                                |    <0.001 |
|                 I_WR_STATUS_CNTLR                                                                                                                                                                                                                    |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                                                                                                                                                                                                |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|               I_RESET_MODULE                                                                                                                                                                                                                         |    <0.001 |
|             TFT_CTRL_I                                                                                                                                                                                                                               |     0.002 |
|               BASE_ADDR_SYNC                                                                                                                                                                                                                         |    <0.001 |
|               GET_LINE_SYNC                                                                                                                                                                                                                          |    <0.001 |
|               HSYNC_U2                                                                                                                                                                                                                               |    <0.001 |
|               I2C_DONE_SYNC                                                                                                                                                                                                                          |    <0.001 |
|               LINE_BUFFER_U4                                                                                                                                                                                                                         |    <0.001 |
|                 RAM                                                                                                                                                                                                                                  |    <0.001 |
|                   USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                                                                                                                                     |    <0.001 |
|                     inst_fifo_gen                                                                                                                                                                                                                    |    <0.001 |
|                       gconvfifo.rf                                                                                                                                                                                                                   |    <0.001 |
|                         grf.rf                                                                                                                                                                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                                                 |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                                                                                                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                                                                                                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                                                                                                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                                   |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                                                                                                                                                        |    <0.001 |
|                             gras.rsts                                                                                                                                                                                                                |    <0.001 |
|                               c0                                                                                                                                                                                                                     |    <0.001 |
|                               c1                                                                                                                                                                                                                     |    <0.001 |
|                             rpntr                                                                                                                                                                                                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                                   |    <0.001 |
|                             gwas.wsts                                                                                                                                                                                                                |    <0.001 |
|                               c1                                                                                                                                                                                                                     |    <0.001 |
|                               c2                                                                                                                                                                                                                     |    <0.001 |
|                             wpntr                                                                                                                                                                                                                    |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                                                                      |    <0.001 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                                                                                                                                                                                 |    <0.001 |
|                               inst_blk_mem_gen                                                                                                                                                                                                       |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                                                 |    <0.001 |
|                                   valid.cstr                                                                                                                                                                                                         |    <0.001 |
|                                     ramloop[0].ram.r                                                                                                                                                                                                 |    <0.001 |
|                                       prim_noinit.ram                                                                                                                                                                                                |    <0.001 |
|                           rstblk                                                                                                                                                                                                                     |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                                                                                                                                           |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                                                                                                                                           |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                                                                                                                                           |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst                                                                                                                                                           |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst                                                                                                                                                   |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst                                                                                                                                                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst                                                                                                                                               |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst                                                                                                                                                   |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst                                                                                                                                                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst                                                                                                                                               |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst                                                                                                                                                   |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst                                                                                                                                                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst                                                                                                                                               |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst                                                                                                                                                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst                                                                                                                                               |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                                                                 |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                                                                 |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                                                                 |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                                                                 |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                                                                                                                                                 |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                                                                                                                                                 |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                                                                                                                                                                 |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                                                                                                                                                                 |    <0.001 |
|               SLAVE_REG_U6                                                                                                                                                                                                                           |    <0.001 |
|               TFT_IF_U5                                                                                                                                                                                                                              |    <0.001 |
|               TFT_ON_MAXI_SYNC                                                                                                                                                                                                                       |    <0.001 |
|               TFT_ON_TFT_SYNC                                                                                                                                                                                                                        |    <0.001 |
|               VSYNC_U3                                                                                                                                                                                                                               |    <0.001 |
|               V_BP_SYNC                                                                                                                                                                                                                              |    <0.001 |
|               V_INTR_SYNC                                                                                                                                                                                                                            |    <0.001 |
|               V_P_SYNC                                                                                                                                                                                                                               |    <0.001 |
|         axi_timer_0                                                                                                                                                                                                                                  |     0.003 |
|           U0                                                                                                                                                                                                                                         |     0.003 |
|             AXI4_LITE_I                                                                                                                                                                                                                              |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                                                                                                                                                     |    <0.001 |
|                 I_DECODER                                                                                                                                                                                                                            |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                      |    <0.001 |
|             TC_CORE_I                                                                                                                                                                                                                                |     0.003 |
|               COUNTER_0_I                                                                                                                                                                                                                            |     0.001 |
|                 COUNTER_I                                                                                                                                                                                                                            |     0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                                                                                                                                                                           |     0.001 |
|                 COUNTER_I                                                                                                                                                                                                                            |     0.001 |
|               READ_MUX_I                                                                                                                                                                                                                             |     0.000 |
|               TIMER_CONTROL_I                                                                                                                                                                                                                        |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                                                                                                                                                                                   |    <0.001 |
|         axis_data_fifo_0                                                                                                                                                                                                                             |     0.001 |
|           inst                                                                                                                                                                                                                                       |     0.001 |
|             gen_fifo_generator.fifo_generator_inst                                                                                                                                                                                                   |     0.001 |
|               inst_fifo_gen                                                                                                                                                                                                                          |     0.001 |
|                 gaxis_fifo.gaxisf.axisf                                                                                                                                                                                                              |     0.001 |
|                   grf.rf                                                                                                                                                                                                                             |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                                         |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                                                                                                                                              |    <0.001 |
|                       grss.rsts                                                                                                                                                                                                                      |    <0.001 |
|                       rpntr                                                                                                                                                                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                                         |    <0.001 |
|                       gwss.wsts                                                                                                                                                                                                                      |    <0.001 |
|                       wpntr                                                                                                                                                                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                                                                                                                                            |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                                                                                                                                                       |    <0.001 |
|                         inst_blk_mem_gen                                                                                                                                                                                                             |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                                                       |    <0.001 |
|                             valid.cstr                                                                                                                                                                                                               |    <0.001 |
|                               ramloop[0].ram.r                                                                                                                                                                                                       |    <0.001 |
|                                 prim_noinit.ram                                                                                                                                                                                                      |    <0.001 |
|                     rstblk                                                                                                                                                                                                                           |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                                                                                                                                                 |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                                                                                                                                                 |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                                                                                                                                                 |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst                                                                                                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst                                                                                                                                                      |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                                                                       |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                                                                       |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                                                                       |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                                                                       |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                                                                                                                                                       |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                                                                                                                                                       |    <0.001 |
|         microblaze_0_axi_intc                                                                                                                                                                                                                        |    <0.001 |
|           U0                                                                                                                                                                                                                                         |    <0.001 |
|             AXI_LITE_IPIF_I                                                                                                                                                                                                                          |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                                                                                                                                                     |    <0.001 |
|                 I_DECODER                                                                                                                                                                                                                            |    <0.001 |
|             INTC_CORE_I                                                                                                                                                                                                                              |    <0.001 |
|               IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                                                                                                                                                             |    <0.001 |
|                 ram_reg_0_15_0_0                                                                                                                                                                                                                     |    <0.001 |
|                 ram_reg_0_15_10_10                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_11_11                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_12_12                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_13_13                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_14_14                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_15_15                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_16_16                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_17_17                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_18_18                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_19_19                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_1_1                                                                                                                                                                                                                     |    <0.001 |
|                 ram_reg_0_15_20_20                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_21_21                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_22_22                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_23_23                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_24_24                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_25_25                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_26_26                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_27_27                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_28_28                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_29_29                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_2_2                                                                                                                                                                                                                     |    <0.001 |
|                 ram_reg_0_15_30_30                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_31_31                                                                                                                                                                                                                   |    <0.001 |
|                 ram_reg_0_15_3_3                                                                                                                                                                                                                     |    <0.001 |
|                 ram_reg_0_15_4_4                                                                                                                                                                                                                     |    <0.001 |
|                 ram_reg_0_15_5_5                                                                                                                                                                                                                     |    <0.001 |
|                 ram_reg_0_15_6_6                                                                                                                                                                                                                     |    <0.001 |
|                 ram_reg_0_15_7_7                                                                                                                                                                                                                     |    <0.001 |
|                 ram_reg_0_15_8_8                                                                                                                                                                                                                     |    <0.001 |
|                 ram_reg_0_15_9_9                                                                                                                                                                                                                     |    <0.001 |
|         microblaze_0_axi_periph                                                                                                                                                                                                                      |     0.001 |
|           xbar                                                                                                                                                                                                                                       |     0.001 |
|             inst                                                                                                                                                                                                                                     |     0.001 |
|               gen_sasd.crossbar_sasd_0                                                                                                                                                                                                               |     0.001 |
|                 addr_arbiter_inst                                                                                                                                                                                                                    |    <0.001 |
|                 gen_decerr.decerr_slave_inst                                                                                                                                                                                                         |    <0.001 |
|                 reg_slice_r                                                                                                                                                                                                                          |    <0.001 |
|                 splitter_ar                                                                                                                                                                                                                          |    <0.001 |
|                 splitter_aw                                                                                                                                                                                                                          |    <0.001 |
|         microblaze_0_xlconcat                                                                                                                                                                                                                        |     0.000 |
|       mdm_1                                                                                                                                                                                                                                          |     0.001 |
|         U0                                                                                                                                                                                                                                           |     0.001 |
|           MDM_Core_I1                                                                                                                                                                                                                                |    <0.001 |
|             JTAG_CONTROL_I                                                                                                                                                                                                                           |    <0.001 |
|               Use_BSCAN.FDC_I                                                                                                                                                                                                                        |    <0.001 |
|               Use_BSCAN.SYNC_FDRE                                                                                                                                                                                                                    |    <0.001 |
|               Use_Config_SRL16E.SRL16E_1                                                                                                                                                                                                             |    <0.001 |
|               Use_Config_SRL16E.SRL16E_2                                                                                                                                                                                                             |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_1                                                                                                                                                                                                              |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_2                                                                                                                                                                                                              |    <0.001 |
|               Use_UART.RX_FIFO_I                                                                                                                                                                                                                     |    <0.001 |
|                 Addr_Counters[0].FDRE_I                                                                                                                                                                                                              |    <0.001 |
|                 Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                                                                                                                                                                |    <0.001 |
|                 Addr_Counters[1].FDRE_I                                                                                                                                                                                                              |    <0.001 |
|                 Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                                                                                                                                                                |     0.000 |
|                 Addr_Counters[2].FDRE_I                                                                                                                                                                                                              |    <0.001 |
|                 Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                                                                                                                                                                |     0.000 |
|                 Addr_Counters[3].FDRE_I                                                                                                                                                                                                              |    <0.001 |
|                 Addr_Counters[3].No_MuxCY.XORCY_I                                                                                                                                                                                                    |     0.000 |
|                 FIFO_RAM[0].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[1].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[2].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[3].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[4].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[5].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[6].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[7].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|               Use_UART.TX_FIFO_I                                                                                                                                                                                                                     |    <0.001 |
|                 Addr_Counters[0].FDRE_I                                                                                                                                                                                                              |    <0.001 |
|                 Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                                                                                                                                                                |    <0.001 |
|                 Addr_Counters[1].FDRE_I                                                                                                                                                                                                              |    <0.001 |
|                 Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                                                                                                                                                                |     0.000 |
|                 Addr_Counters[2].FDRE_I                                                                                                                                                                                                              |    <0.001 |
|                 Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                                                                                                                                                                |     0.000 |
|                 Addr_Counters[3].FDRE_I                                                                                                                                                                                                              |    <0.001 |
|                 Addr_Counters[3].No_MuxCY.XORCY_I                                                                                                                                                                                                    |     0.000 |
|                 FIFO_RAM[0].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[1].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[2].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[3].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[4].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[5].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[6].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|                 FIFO_RAM[7].D16.SRL16E_I                                                                                                                                                                                                             |    <0.001 |
|             Use_Uart.TX_Buffer_Empty_FDRE                                                                                                                                                                                                            |    <0.001 |
|           No_Dbg_Reg_Access.BUFG_DRCK                                                                                                                                                                                                                |    <0.001 |
|           Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                                                                                                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                                                                                                                                       |    <0.001 |
|               I_DECODER                                                                                                                                                                                                                              |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                                                        |    <0.001 |
|           Use_E2.BSCAN_I                                                                                                                                                                                                                             |    <0.001 |
|       microblaze_0                                                                                                                                                                                                                                   |     0.066 |
|         U0                                                                                                                                                                                                                                           |     0.066 |
|           MicroBlaze_Core_I                                                                                                                                                                                                                          |     0.066 |
|             Frequency.Core                                                                                                                                                                                                                           |     0.066 |
|               DATA_FLOW_I1                                                                                                                                                                                                                           |     0.014 |
|                 ALU_I1                                                                                                                                                                                                                               |    <0.001 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                                                                                                                                                  |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                                                                                                                                                                             |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                            |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                                                                                                                                                                              |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                                                                                                                                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                                                                                                                                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                                                                                                                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                                                                                                                                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                                                                                                                                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                                                                                                                                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                                                                                                                                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                                                                                                                                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                                                                                                                                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                                                                                                                                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                                                                                                                                                        |    <0.001 |
|                       Using_FPGA.Native                                                                                                                                                                                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                                                                                                                                                         |     0.000 |
|                 Barrel_Shifter_I                                                                                                                                                                                                                     |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                                                                                                                                                                  |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                                                                                                                                                                  |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                                                                                                                                                                  |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                                                                                                                                                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                                                                                                                                                                  |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                                                                                                                                                                  |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                                                                                                                                                                  |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                                                                                                                                                                  |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                                                                                                                                                                  |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                                                                                                                                                                  |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                                                                                                                                                                  |    <0.001 |
|                 Byte_Doublet_Handle_I1                                                                                                                                                                                                               |    <0.001 |
|                 Data_Flow_Logic_I1                                                                                                                                                                                                                   |     0.002 |
|                   Using_DAXI_ALU_Carry.Override_Ex_MUXCY_I                                                                                                                                                                                           |    <0.001 |
|                   Using_DAXI_ALU_Carry.Override_M3_MUXCY_I                                                                                                                                                                                           |     0.000 |
|                 FPU_I1                                                                                                                                                                                                                               |     0.004 |
|                   Use_FPU.FPU_ADDSUB_I                                                                                                                                                                                                               |    <0.001 |
|                   Use_FPU.FPU_DIV_I                                                                                                                                                                                                                  |    <0.001 |
|                   Use_FPU.FPU_MUL_I                                                                                                                                                                                                                  |    <0.001 |
|                     Use_DSP48E.dsp_module_lower                                                                                                                                                                                                      |    <0.001 |
|                       Using_DSP48E1.DSP48E1_I1                                                                                                                                                                                                       |    <0.001 |
|                     Use_DSP48E.dsp_module_upper                                                                                                                                                                                                      |    <0.001 |
|                       Using_DSP48E1.DSP48E1_I1                                                                                                                                                                                                       |    <0.001 |
|                   Use_FPU.M1_DIV_Op_3_REG                                                                                                                                                                                                            |    <0.001 |
|                     Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                    |    <0.001 |
|                   Use_FPU.M1_FLT_Op_3_REG                                                                                                                                                                                                            |    <0.001 |
|                     Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                    |    <0.001 |
|                   Use_FPU.M1_SQRT_Op_3_REG                                                                                                                                                                                                           |    <0.001 |
|                     Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                    |    <0.001 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND                                                                                                                                                                  |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                                                                                                                                                                        |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I                                                                                                                                                                      |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                                                                                                                                                                         |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                                                                                                                                                                       |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND                                                                                                                                                                   |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                                                                                                                                                                         |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                                                                                                                                                                       |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND                                                                                                                                                                   |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                                                                                                                                                                         |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                                                                                                                                                                       |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND                                                                                                                                                                   |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                                                                                                                                                                         |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                                                                                                                                                                       |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND                                                                                                                                                                   |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                                                                                                                                                                         |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                                                                                                                                                                       |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND                                                                                                                                                                   |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                                                                                                                                                                         |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                                                                                                                                                                       |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND                                                                                                                                                                   |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                                                                                                                                                                         |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                                                                                                                                                                       |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND                                                                                                                                                                   |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                                                                                                                                                                         |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                                                                                                                                                                       |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND                                                                                                                                                                   |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                                                                                                                                                                         |     0.000 |
|                   Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                                                                                                                                                                       |     0.000 |
|                   Use_FPU.Using_FPU_Extended.fpu_conv_I1                                                                                                                                                                                             |    <0.001 |
|                     Int_Result_ALU.INT_Result_ALU[0].MUXCY_XOR_I                                                                                                                                                                                     |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[10].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[11].MUXCY_XOR_I                                                                                                                                                                                    |    <0.001 |
|                     Int_Result_ALU.INT_Result_ALU[12].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[13].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[14].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[15].MUXCY_XOR_I                                                                                                                                                                                    |    <0.001 |
|                     Int_Result_ALU.INT_Result_ALU[16].MUXCY_XOR_I                                                                                                                                                                                    |    <0.001 |
|                     Int_Result_ALU.INT_Result_ALU[17].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[18].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[19].MUXCY_XOR_I                                                                                                                                                                                    |    <0.001 |
|                     Int_Result_ALU.INT_Result_ALU[1].MUXCY_XOR_I                                                                                                                                                                                     |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[20].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[21].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[22].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[23].MUXCY_XOR_I                                                                                                                                                                                    |    <0.001 |
|                     Int_Result_ALU.INT_Result_ALU[24].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[25].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[26].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[27].MUXCY_XOR_I                                                                                                                                                                                    |    <0.001 |
|                     Int_Result_ALU.INT_Result_ALU[28].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[29].MUXCY_XOR_I                                                                                                                                                                                    |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[2].MUXCY_XOR_I                                                                                                                                                                                     |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[30].MUXCY_XOR_I                                                                                                                                                                                    |    <0.001 |
|                     Int_Result_ALU.INT_Result_ALU[31].MUXCY_XOR_I                                                                                                                                                                                    |    <0.001 |
|                     Int_Result_ALU.INT_Result_ALU[3].MUXCY_XOR_I                                                                                                                                                                                     |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[4].MUXCY_XOR_I                                                                                                                                                                                     |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[5].MUXCY_XOR_I                                                                                                                                                                                     |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[6].MUXCY_XOR_I                                                                                                                                                                                     |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[7].MUXCY_XOR_I                                                                                                                                                                                     |    <0.001 |
|                     Int_Result_ALU.INT_Result_ALU[8].MUXCY_XOR_I                                                                                                                                                                                     |     0.000 |
|                     Int_Result_ALU.INT_Result_ALU[9].MUXCY_XOR_I                                                                                                                                                                                     |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[0].MUXCY_XOR_I                                                                                                                                                                                         |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[10].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[11].MUXCY_XOR_I                                                                                                                                                                                        |    <0.001 |
|                     abs_op1.fconv_op1_abs_GEN[12].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[13].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[14].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[15].MUXCY_XOR_I                                                                                                                                                                                        |    <0.001 |
|                     abs_op1.fconv_op1_abs_GEN[16].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[17].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[18].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[19].MUXCY_XOR_I                                                                                                                                                                                        |    <0.001 |
|                     abs_op1.fconv_op1_abs_GEN[1].MUXCY_XOR_I                                                                                                                                                                                         |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[20].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[21].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[22].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[23].MUXCY_XOR_I                                                                                                                                                                                        |    <0.001 |
|                     abs_op1.fconv_op1_abs_GEN[24].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[25].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[26].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[27].MUXCY_XOR_I                                                                                                                                                                                        |    <0.001 |
|                     abs_op1.fconv_op1_abs_GEN[28].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[29].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[2].MUXCY_XOR_I                                                                                                                                                                                         |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[30].MUXCY_XOR_I                                                                                                                                                                                        |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[31].MUXCY_XOR_I                                                                                                                                                                                        |    <0.001 |
|                     abs_op1.fconv_op1_abs_GEN[3].MUXCY_XOR_I                                                                                                                                                                                         |    <0.001 |
|                     abs_op1.fconv_op1_abs_GEN[4].MUXCY_XOR_I                                                                                                                                                                                         |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[5].MUXCY_XOR_I                                                                                                                                                                                         |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[6].MUXCY_XOR_I                                                                                                                                                                                         |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[7].MUXCY_XOR_I                                                                                                                                                                                         |    <0.001 |
|                     abs_op1.fconv_op1_abs_GEN[8].MUXCY_XOR_I                                                                                                                                                                                         |     0.000 |
|                     abs_op1.fconv_op1_abs_GEN[9].MUXCY_XOR_I                                                                                                                                                                                         |     0.000 |
|                   Use_FPU.Using_FPU_Extended.fpu_sqrt_I1                                                                                                                                                                                             |    <0.001 |
|                     AddSub_Gen[0].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                     AddSub_Gen[10].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[11].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[12].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[13].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[14].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[15].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[16].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[17].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[18].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[19].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[1].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                     AddSub_Gen[20].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[21].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[22].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[23].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[24].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     AddSub_Gen[2].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                     AddSub_Gen[3].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                     AddSub_Gen[4].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                     AddSub_Gen[5].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                     AddSub_Gen[6].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                     AddSub_Gen[7].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                     AddSub_Gen[8].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                     AddSub_Gen[9].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                     exp_add_gen[0].MUXCY_XOR_I                                                                                                                                                                                                       |     0.000 |
|                     exp_add_gen[1].MUXCY_XOR_I                                                                                                                                                                                                       |     0.000 |
|                     exp_add_gen[2].MUXCY_XOR_I                                                                                                                                                                                                       |     0.000 |
|                     exp_add_gen[3].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                     exp_add_gen[4].MUXCY_XOR_I                                                                                                                                                                                                       |     0.000 |
|                     exp_add_gen[5].MUXCY_XOR_I                                                                                                                                                                                                       |     0.000 |
|                     exp_add_gen[6].MUXCY_XOR_I                                                                                                                                                                                                       |     0.000 |
|                     exp_add_gen[7].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Use_FPU.ex_Exp_Equal_2                                                                                                                                                                                                             |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_FPU.ex_Exp_Mant_Equal_2                                                                                                                                                                                                        |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[4].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[5].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[6].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[7].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                   Use_FPU.ex_MantA_Zero_2                                                                                                                                                                                                            |    <0.001 |
|                     carry_compare_const_i1                                                                                                                                                                                                           |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[4].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[5].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_FPU.ex_MantB_Zero_2                                                                                                                                                                                                            |    <0.001 |
|                     carry_compare_const_i1                                                                                                                                                                                                           |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[4].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[5].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                 MSR_I1                                                                                                                                                                                                                               |    <0.001 |
|                   Gen_Ex_Bit_DFF[24].Using_Low.ex_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_Ex_Bit_DFF[25].Using_Low.ex_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_Ex_Bit_DFF[26].Using_Low.ex_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_Ex_Bit_DFF[28].Using_Low.ex_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_Ex_Bit_DFF[29].Using_Low.ex_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_Ex_Bit_DFF[30].Using_Low.ex_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M0_Bit_DFF[24].Using_Low.m0_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M0_Bit_DFF[25].Using_Low.m0_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M0_Bit_DFF[26].Using_Low.m0_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M0_Bit_DFF[28].Using_Low.m0_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M0_Bit_DFF[29].Using_Low.m0_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M0_Bit_DFF[30].Using_Low.m0_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M1_Bit_DFF[24].Using_Low.m1_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M1_Bit_DFF[25].Using_Low.m1_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M1_Bit_DFF[26].Using_Low.m1_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M1_Bit_DFF[28].Using_Low.m1_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M1_Bit_DFF[29].Using_Low.m1_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M1_Bit_DFF[30].Using_Low.m1_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M2_Bit_DFF[24].Using_Low.m2_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M2_Bit_DFF[25].Using_Low.m2_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M2_Bit_DFF[26].Using_Low.m2_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M2_Bit_DFF[28].Using_Low.m2_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M2_Bit_DFF[29].Using_Low.m2_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M2_Bit_DFF[30].Using_Low.m2_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M3_Bit_DFF[24].Using_Low.m3_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M3_Bit_DFF[25].Using_Low.m3_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M3_Bit_DFF[26].Using_Low.m3_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M3_Bit_DFF[28].Using_Low.m3_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M3_Bit_DFF[29].Using_Low.m3_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_M3_Bit_DFF[30].Using_Low.m3_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_WB_Bit_DFF[24].Using_Low.wb_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_WB_Bit_DFF[25].Using_Low.wb_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_WB_Bit_DFF[26].Using_Low.wb_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_WB_Bit_DFF[28].Using_Low.wb_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_WB_Bit_DFF[29].Using_Low.wb_msr_FF                                                                                                                                                                                             |    <0.001 |
|                   Gen_WB_Bit_DFF[30].Using_Low.wb_msr_FF                                                                                                                                                                                             |    <0.001 |
|                 MUL_Unit_I1                                                                                                                                                                                                                          |     0.003 |
|                   Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.dsp_module_I2                                                                                                                                                                     |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                                                                                                                                                         |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.dsp_module_I3                                                                                                                                                                     |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                                                                                                                                                         |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.dsp_module_I4                                                                                                                                                                     |     0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                                                                                                                                                         |     0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                                                                                                                                                 |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                                                                                                                                                         |    <0.001 |
|                 Operand_Select_I1                                                                                                                                                                                                                    |    <0.001 |
|                 Register_File_I1                                                                                                                                                                                                                     |    <0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                                                                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                                                                                                                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                                                                                                                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                                                                                                                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                                                                                                                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                                                                                                                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                                                                                                                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                                                                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                                                                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                                                                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                                                                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                                                                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                                                                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                                                                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                                                                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                                                                                                                                                                  |    <0.001 |
|                     Using_FPGA.Native                                                                                                                                                                                                                |    <0.001 |
|                 Shift_Logic_Module_I1                                                                                                                                                                                                                |     0.000 |
|                 Using_Div_Unit.Div_Unit_I1                                                                                                                                                                                                           |    <0.001 |
|                   Using_FPGA.D_Handle[0].MUXCY_XOR_I                                                                                                                                                                                                 |     0.000 |
|                   Using_FPGA.D_Handle[10].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[11].MUXCY_XOR_I                                                                                                                                                                                                |    <0.001 |
|                   Using_FPGA.D_Handle[12].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[13].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[14].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[15].MUXCY_XOR_I                                                                                                                                                                                                |    <0.001 |
|                   Using_FPGA.D_Handle[16].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[17].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[18].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[19].MUXCY_XOR_I                                                                                                                                                                                                |    <0.001 |
|                   Using_FPGA.D_Handle[1].MUXCY_XOR_I                                                                                                                                                                                                 |     0.000 |
|                   Using_FPGA.D_Handle[20].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[21].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[22].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[23].MUXCY_XOR_I                                                                                                                                                                                                |    <0.001 |
|                   Using_FPGA.D_Handle[24].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[25].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[26].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[27].MUXCY_XOR_I                                                                                                                                                                                                |    <0.001 |
|                   Using_FPGA.D_Handle[28].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[29].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[2].MUXCY_XOR_I                                                                                                                                                                                                 |     0.000 |
|                   Using_FPGA.D_Handle[30].MUXCY_XOR_I                                                                                                                                                                                                |     0.000 |
|                   Using_FPGA.D_Handle[31].MUXCY_XOR_I                                                                                                                                                                                                |    <0.001 |
|                   Using_FPGA.D_Handle[3].MUXCY_XOR_I                                                                                                                                                                                                 |    <0.001 |
|                   Using_FPGA.D_Handle[4].MUXCY_XOR_I                                                                                                                                                                                                 |     0.000 |
|                   Using_FPGA.D_Handle[5].MUXCY_XOR_I                                                                                                                                                                                                 |     0.000 |
|                   Using_FPGA.D_Handle[6].MUXCY_XOR_I                                                                                                                                                                                                 |     0.000 |
|                   Using_FPGA.D_Handle[7].MUXCY_XOR_I                                                                                                                                                                                                 |    <0.001 |
|                   Using_FPGA.D_Handle[8].MUXCY_XOR_I                                                                                                                                                                                                 |     0.000 |
|                   Using_FPGA.D_Handle[9].MUXCY_XOR_I                                                                                                                                                                                                 |     0.000 |
|                   Using_FPGA.New_Q_Handle[0].New_Q_LUT4                                                                                                                                                                                              |    <0.001 |
|                   Using_FPGA.New_Q_Handle[0].New_Q_MUXCY_XORCY                                                                                                                                                                                       |    <0.001 |
|                   Using_FPGA.New_Q_Handle[10].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[10].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[11].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[11].New_Q_MUXCY_XORCY                                                                                                                                                                                      |    <0.001 |
|                   Using_FPGA.New_Q_Handle[12].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[12].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[13].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[13].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[14].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[14].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[15].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[15].New_Q_MUXCY_XORCY                                                                                                                                                                                      |    <0.001 |
|                   Using_FPGA.New_Q_Handle[16].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[16].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[17].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[17].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[18].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[18].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[19].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[19].New_Q_MUXCY_XORCY                                                                                                                                                                                      |    <0.001 |
|                   Using_FPGA.New_Q_Handle[1].New_Q_LUT4                                                                                                                                                                                              |    <0.001 |
|                   Using_FPGA.New_Q_Handle[1].New_Q_MUXCY_XORCY                                                                                                                                                                                       |     0.000 |
|                   Using_FPGA.New_Q_Handle[20].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[20].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[21].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[21].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[22].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[22].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[23].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[23].New_Q_MUXCY_XORCY                                                                                                                                                                                      |    <0.001 |
|                   Using_FPGA.New_Q_Handle[24].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[24].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[25].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[25].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[26].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[26].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[27].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[27].New_Q_MUXCY_XORCY                                                                                                                                                                                      |    <0.001 |
|                   Using_FPGA.New_Q_Handle[28].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[28].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[29].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[29].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[2].New_Q_LUT4                                                                                                                                                                                              |    <0.001 |
|                   Using_FPGA.New_Q_Handle[2].New_Q_MUXCY_XORCY                                                                                                                                                                                       |     0.000 |
|                   Using_FPGA.New_Q_Handle[30].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[30].New_Q_MUXCY_XORCY                                                                                                                                                                                      |     0.000 |
|                   Using_FPGA.New_Q_Handle[31].New_Q_LUT4                                                                                                                                                                                             |    <0.001 |
|                   Using_FPGA.New_Q_Handle[31].New_Q_MUXCY_XORCY                                                                                                                                                                                      |    <0.001 |
|                   Using_FPGA.New_Q_Handle[3].New_Q_LUT4                                                                                                                                                                                              |    <0.001 |
|                   Using_FPGA.New_Q_Handle[3].New_Q_MUXCY_XORCY                                                                                                                                                                                       |    <0.001 |
|                   Using_FPGA.New_Q_Handle[4].New_Q_LUT4                                                                                                                                                                                              |    <0.001 |
|                   Using_FPGA.New_Q_Handle[4].New_Q_MUXCY_XORCY                                                                                                                                                                                       |     0.000 |
|                   Using_FPGA.New_Q_Handle[5].New_Q_LUT4                                                                                                                                                                                              |    <0.001 |
|                   Using_FPGA.New_Q_Handle[5].New_Q_MUXCY_XORCY                                                                                                                                                                                       |     0.000 |
|                   Using_FPGA.New_Q_Handle[6].New_Q_LUT4                                                                                                                                                                                              |    <0.001 |
|                   Using_FPGA.New_Q_Handle[6].New_Q_MUXCY_XORCY                                                                                                                                                                                       |     0.000 |
|                   Using_FPGA.New_Q_Handle[7].New_Q_LUT4                                                                                                                                                                                              |    <0.001 |
|                   Using_FPGA.New_Q_Handle[7].New_Q_MUXCY_XORCY                                                                                                                                                                                       |    <0.001 |
|                   Using_FPGA.New_Q_Handle[8].New_Q_LUT4                                                                                                                                                                                              |    <0.001 |
|                   Using_FPGA.New_Q_Handle[8].New_Q_MUXCY_XORCY                                                                                                                                                                                       |     0.000 |
|                   Using_FPGA.New_Q_Handle[9].New_Q_LUT4                                                                                                                                                                                              |    <0.001 |
|                   Using_FPGA.New_Q_Handle[9].New_Q_MUXCY_XORCY                                                                                                                                                                                       |     0.000 |
|                 WB_Mux_I1                                                                                                                                                                                                                            |    <0.001 |
|                 Zero_Detect_I                                                                                                                                                                                                                        |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                                                                                                                                                                           |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                                                                                                                                                                            |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                                                                                                                                                                            |    <0.001 |
|                   Zero_Detecting[5].I_Part_Of_Zero_Detect                                                                                                                                                                                            |    <0.001 |
|                 exception_registers_I1                                                                                                                                                                                                               |    <0.001 |
|               DAXI_interface_I1                                                                                                                                                                                                                      |    <0.001 |
|               DCache_I1                                                                                                                                                                                                                              |     0.017 |
|                 Using_Cache.C0_Power_PipeRun                                                                                                                                                                                                         |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                 Using_Cache.Cache_Interface_Inst                                                                                                                                                                                                     |    <0.001 |
|                 Using_Cache.Data_Way_I[0].DATA_RAM_Module                                                                                                                                                                                            |     0.011 |
|                   Using_B36_S4.The_BRAMs[0].RAMB36_I1                                                                                                                                                                                                |     0.001 |
|                   Using_B36_S4.The_BRAMs[1].RAMB36_I1                                                                                                                                                                                                |     0.001 |
|                   Using_B36_S4.The_BRAMs[2].RAMB36_I1                                                                                                                                                                                                |     0.001 |
|                   Using_B36_S4.The_BRAMs[3].RAMB36_I1                                                                                                                                                                                                |     0.001 |
|                   Using_B36_S4.The_BRAMs[4].RAMB36_I1                                                                                                                                                                                                |     0.001 |
|                   Using_B36_S4.The_BRAMs[5].RAMB36_I1                                                                                                                                                                                                |     0.001 |
|                   Using_B36_S4.The_BRAMs[6].RAMB36_I1                                                                                                                                                                                                |     0.001 |
|                   Using_B36_S4.The_BRAMs[7].RAMB36_I1                                                                                                                                                                                                |     0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].BE_LUT_Inst                                                                                                                                                                   |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].BE_LUT_Inst                                                                                                                                                                   |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].BE_LUT_Inst                                                                                                                                                                   |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].BE_LUT_Inst                                                                                                                                                                   |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.RI_Queue                                                                                                                                                                                                                 |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                                                                                                             |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                                                                                                                         |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                                                                                                             |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                                                                                                                         |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                                                                                                             |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                                                                                                                         |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                                                                                                             |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                                                                                                                         |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                                                                                                                |     0.000 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                                                                                                            |     0.000 |
|                   Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                                                                                                                                                   |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                                                                                                                                                          |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                                                                                                                                                       |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                                                                                                                                                   |    <0.001 |
|                 Using_Cache.TAG_RAM_Module                                                                                                                                                                                                           |     0.001 |
|                   Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                                                                                                                                                               |     0.001 |
|                 Using_Cache.Using_OF_FPGA.Rdy_And1                                                                                                                                                                                                   |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_And2                                                                                                                                                                                                   |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or1                                                                                                                                                                                                    |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or2                                                                                                                                                                                                    |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or3                                                                                                                                                                                                    |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or4                                                                                                                                                                                                    |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or5                                                                                                                                                                                                    |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or6                                                                                                                                                                                                    |    <0.001 |
|                   carry_or_i1                                                                                                                                                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or7                                                                                                                                                                                                    |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or8                                                                                                                                                                                                    |    <0.001 |
|                   carry_or_i1                                                                                                                                                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_Cache.Using_Victim_Cache.Victim_Cache_I1                                                                                                                                                                                       |     0.001 |
|                   LRU_Module_I1                                                                                                                                                                                                                      |    <0.001 |
|                   RAM_reg_r1_0_63_0_2                                                                                                                                                                                                                |    <0.001 |
|                   RAM_reg_r1_0_63_12_14                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_15_17                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_18_20                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_21_23                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_24_26                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_27_29                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_30_30                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_31_31                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_3_5                                                                                                                                                                                                                |    <0.001 |
|                   RAM_reg_r1_0_63_6_8                                                                                                                                                                                                                |    <0.001 |
|                   RAM_reg_r1_0_63_9_11                                                                                                                                                                                                               |    <0.001 |
|                   RAM_reg_r1_64_127_0_2                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_64_127_12_14                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_15_17                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_18_20                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_21_23                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_24_26                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_27_29                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_30_30                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_31_31                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_3_5                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_64_127_6_8                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_64_127_9_11                                                                                                                                                                                                             |    <0.001 |
|                   RAM_reg_r2_0_63_0_2                                                                                                                                                                                                                |    <0.001 |
|                   RAM_reg_r2_0_63_12_14                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_15_17                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_18_20                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_21_23                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_24_26                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_27_29                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_30_30                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_31_31                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_3_5                                                                                                                                                                                                                |    <0.001 |
|                   RAM_reg_r2_0_63_6_8                                                                                                                                                                                                                |    <0.001 |
|                   RAM_reg_r2_0_63_9_11                                                                                                                                                                                                               |    <0.001 |
|                   RAM_reg_r2_64_127_0_2                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_64_127_12_14                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_15_17                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_18_20                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_21_23                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_24_26                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_27_29                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_30_30                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_31_31                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_3_5                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_64_127_6_8                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_64_127_9_11                                                                                                                                                                                                             |    <0.001 |
|                 Using_Cache.c1_Modify_Tags[0].TagCmp_Inst                                                                                                                                                                                            |    <0.001 |
|                   Use_Tag.Tag_Carry                                                                                                                                                                                                                  |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[10].carry_and_I1                                                                                                                                                                                                   |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[11].carry_and_I1                                                                                                                                                                                                   |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[4].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[5].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[6].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[7].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[8].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[9].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                   Use_Tag_Qual.Tag_Carry                                                                                                                                                                                                             |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[0].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[10].Word_Bit_Carry                                                                                                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[11].Word_Bit_Carry                                                                                                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[12].Word_Bit_Carry                                                                                                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[13].Word_Bit_Carry                                                                                                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[14].Word_Bit_Carry                                                                                                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[15].Word_Bit_Carry                                                                                                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[1].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[2].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[3].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[4].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[5].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[6].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[7].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[8].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[9].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_Cache.c2_c1_Inst                                                                                                                                                                                                               |    <0.001 |
|                   Use_Line.Line_Carry                                                                                                                                                                                                                |     0.000 |
|                     carry_compare_i1                                                                                                                                                                                                                 |     0.000 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                   Use_Line_Qual.Line_Carry                                                                                                                                                                                                           |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                 Using_Cache.d1_c1_Inst                                                                                                                                                                                                               |    <0.001 |
|                   No_Carry_Start.Insert_Carry_Start.Start_Carry                                                                                                                                                                                      |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   Use_Line.Line_Carry                                                                                                                                                                                                                |     0.000 |
|                     carry_compare_i1                                                                                                                                                                                                                 |     0.000 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                   Use_Line_Qual.Line_Carry                                                                                                                                                                                                           |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                 Using_Cache.ud_c0_Inst                                                                                                                                                                                                               |    <0.001 |
|                   Use_Line.Line_Carry                                                                                                                                                                                                                |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[4].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[5].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[6].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[7].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[8].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_Line_Qual.Line_Carry                                                                                                                                                                                                           |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   Use_Word_Idx.Line_Carry                                                                                                                                                                                                            |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_Word_Qual.Tag_Carry                                                                                                                                                                                                            |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                 Using_Cache.ud_c1_Inst                                                                                                                                                                                                               |    <0.001 |
|                   Use_Line.Line_Carry                                                                                                                                                                                                                |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[4].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[5].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[6].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[7].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[8].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_Line_Qual.Line_Carry                                                                                                                                                                                                           |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   Use_Word_Idx.Line_Carry                                                                                                                                                                                                            |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_Word_Qual.Tag_Carry                                                                                                                                                                                                            |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                 Using_Cache.ud_tag_c0_Inst                                                                                                                                                                                                           |    <0.001 |
|                   Use_Line.Line_Carry                                                                                                                                                                                                                |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[4].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[5].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[6].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[7].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[8].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_Line_Qual.Line_Carry                                                                                                                                                                                                           |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                 Using_Cache.ud_tag_c1_Inst                                                                                                                                                                                                           |    <0.001 |
|                   Use_Line.Line_Carry                                                                                                                                                                                                                |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[4].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[5].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[6].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[7].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[8].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_Line_Qual.Line_Carry                                                                                                                                                                                                           |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|               DECODE_I1                                                                                                                                                                                                                              |     0.015 |
|                 EX_Div_Exception_Hold_DFF                                                                                                                                                                                                            |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 EX_GPR_Dbg_Write_DFF                                                                                                                                                                                                                 |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 EX_GPR_Write_DFF                                                                                                                                                                                                                     |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 EX_Jump_handling                                                                                                                                                                                                                     |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 Jump_Logic_I1                                                                                                                                                                                                                        |    <0.001 |
|                   EX_Jump_Delay_DFF                                                                                                                                                                                                                  |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                                                                                                                                                                                   |     0.000 |
|                   MUXCY_JUMP_CARRY2                                                                                                                                                                                                                  |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                                                                                                                                                                                                  |    <0.001 |
|                   MUXCY_JUMP_CARRY4                                                                                                                                                                                                                  |     0.000 |
|                   MUXCY_JUMP_CARRY5                                                                                                                                                                                                                  |     0.000 |
|                   MUXCY_JUMP_CARRY8                                                                                                                                                                                                                  |     0.000 |
|                   MUXCY_JUMP_CARRY9                                                                                                                                                                                                                  |    <0.001 |
|                   Use_BTC.MUXCY_JUMP_CARRY6                                                                                                                                                                                                          |     0.000 |
|                   Use_BTC.MUXCY_JUMP_CARRY7                                                                                                                                                                                                          |     0.000 |
|                 Kill_Fetch_Carry                                                                                                                                                                                                                     |    <0.001 |
|                   carry_or_i1                                                                                                                                                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Kill_Fetch_MMU_Carry                                                                                                                                                                                                                 |    <0.001 |
|                   carry_or_i1                                                                                                                                                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 M0_DIV_DFF                                                                                                                                                                                                                           |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M0_Div_Exception_Hold_DFF                                                                                                                                                                                                            |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M0_Exception_From_DFF                                                                                                                                                                                                                |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M0_GPR_Dbg_Write_DFF                                                                                                                                                                                                                 |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M0_GPR_Write_DFF                                                                                                                                                                                                                     |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M0_Load_Store_Access_DFF                                                                                                                                                                                                             |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M1_Cache_Decode_DFF                                                                                                                                                                                                                  |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M1_DIV_DFF                                                                                                                                                                                                                           |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M1_Div_Exception_Hold_DFF                                                                                                                                                                                                            |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M1_Exception_From_DFF                                                                                                                                                                                                                |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M1_GPR_Dbg_Write_DFF                                                                                                                                                                                                                 |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M1_GPR_Write_DFF                                                                                                                                                                                                                     |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M2_Cache_Decode                                                                                                                                                                                                                      |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M2_DIV_DFF                                                                                                                                                                                                                           |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M2_Div_Exception_Hold_DFF                                                                                                                                                                                                            |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M2_Exception_From_DFF                                                                                                                                                                                                                |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M2_GPR_Dbg_Write_DFF                                                                                                                                                                                                                 |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M2_GPR_Write_DFF                                                                                                                                                                                                                     |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M3_Cache_Decode                                                                                                                                                                                                                      |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M3_Exception_From_DFF                                                                                                                                                                                                                |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M3_GPR_Dbg_Write_DFF                                                                                                                                                                                                                 |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 M3_GPR_Write_DFF                                                                                                                                                                                                                     |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 OF_Div_Exception_Hold_DFF                                                                                                                                                                                                            |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 Op1_Conflict_Stall                                                                                                                                                                                                                   |     0.000 |
|                   EX_Simple_Carry.OF_EX_Use                                                                                                                                                                                                          |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M0_Simple_Carry.OF_M0_Use                                                                                                                                                                                                          |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M1_Simple_Carry.OF_M1_Use                                                                                                                                                                                                          |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M2_Simple_Carry.OF_M2_Use                                                                                                                                                                                                          |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M3_Simple_Carry.OF_M3_Use                                                                                                                                                                                                          |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_EX_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_EX_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_EX_Mask_No_Stall                                                                                                                                                                                                                |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                   OF_EX_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M0_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_M0_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M0_Mask_No_Stall                                                                                                                                                                                                                |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                   OF_M0_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M1_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_M1_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M1_Mask_No_Stall                                                                                                                                                                                                                |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                   OF_M1_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M2_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_M2_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M2_Mask_No_Stall                                                                                                                                                                                                                |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                   OF_M2_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M3_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_M3_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M3_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                 Op2_Conflict_Stall                                                                                                                                                                                                                   |    <0.001 |
|                   EX_Advanced_Carry.OF_EX_Use1                                                                                                                                                                                                       |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   EX_Advanced_Carry.OF_EX_Use2                                                                                                                                                                                                       |     0.000 |
|                     carry_or_i1                                                                                                                                                                                                                      |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   EX_Advanced_Carry.OF_EX_Use3                                                                                                                                                                                                       |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M0_Advanced_Carry.OF_M0_Use1                                                                                                                                                                                                       |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   M0_Advanced_Carry.OF_M0_Use2                                                                                                                                                                                                       |     0.000 |
|                     carry_or_i1                                                                                                                                                                                                                      |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M0_Advanced_Carry.OF_M0_Use3                                                                                                                                                                                                       |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M1_Advanced_Carry.OF_M1_Use1                                                                                                                                                                                                       |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   M1_Advanced_Carry.OF_M1_Use2                                                                                                                                                                                                       |     0.000 |
|                     carry_or_i1                                                                                                                                                                                                                      |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M1_Advanced_Carry.OF_M1_Use3                                                                                                                                                                                                       |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M2_Advanced_Carry.OF_M2_Use1                                                                                                                                                                                                       |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   M2_Advanced_Carry.OF_M2_Use2                                                                                                                                                                                                       |     0.000 |
|                     carry_or_i1                                                                                                                                                                                                                      |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M2_Advanced_Carry.OF_M2_Use3                                                                                                                                                                                                       |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M3_Advanced_Carry.OF_M3_Use1                                                                                                                                                                                                       |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   M3_Advanced_Carry.OF_M3_Use2                                                                                                                                                                                                       |     0.000 |
|                     carry_or_i1                                                                                                                                                                                                                      |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M3_Advanced_Carry.OF_M3_Use3                                                                                                                                                                                                       |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_EX_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_EX_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_EX_Mask_No_Stall                                                                                                                                                                                                                |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                   OF_EX_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M0_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_M0_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M0_Mask_No_Stall                                                                                                                                                                                                                |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                   OF_M0_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M1_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_M1_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M1_Mask_No_Stall                                                                                                                                                                                                                |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                   OF_M1_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M2_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_M2_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M2_Mask_No_Stall                                                                                                                                                                                                                |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                   OF_M2_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M3_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_M3_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M3_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                 Op3_Conflict_Stall                                                                                                                                                                                                                   |    <0.001 |
|                   EX_Big_Carry.OF_EX_Use1                                                                                                                                                                                                            |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   EX_Big_Carry.OF_EX_Use2                                                                                                                                                                                                            |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   EX_Big_Carry.OF_EX_Use3                                                                                                                                                                                                            |     0.000 |
|                     carry_or_i1                                                                                                                                                                                                                      |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M0_Big_Carry.OF_M0_Use1                                                                                                                                                                                                            |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   M0_Big_Carry.OF_M0_Use2                                                                                                                                                                                                            |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M0_Big_Carry.OF_M0_Use3                                                                                                                                                                                                            |     0.000 |
|                     carry_or_i1                                                                                                                                                                                                                      |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M1_Big_Carry.OF_M1_Use1                                                                                                                                                                                                            |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   M1_Big_Carry.OF_M1_Use2                                                                                                                                                                                                            |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M1_Big_Carry.OF_M1_Use3                                                                                                                                                                                                            |     0.000 |
|                     carry_or_i1                                                                                                                                                                                                                      |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M2_Big_Carry.OF_M2_Use1                                                                                                                                                                                                            |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   M2_Big_Carry.OF_M2_Use2                                                                                                                                                                                                            |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M2_Big_Carry.OF_M2_Use3                                                                                                                                                                                                            |     0.000 |
|                     carry_or_i1                                                                                                                                                                                                                      |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M3_Big_Carry.OF_M3_Use1                                                                                                                                                                                                            |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   M3_Big_Carry.OF_M3_Use2                                                                                                                                                                                                            |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   M3_Big_Carry.OF_M3_Use3                                                                                                                                                                                                            |     0.000 |
|                     carry_or_i1                                                                                                                                                                                                                      |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_EX_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_EX_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_EX_Mask_No_Stall                                                                                                                                                                                                                |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                   OF_EX_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M0_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_M0_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M0_Mask_No_Stall                                                                                                                                                                                                                |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                   OF_M0_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M1_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_M1_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M1_Mask_No_Stall                                                                                                                                                                                                                |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                   OF_M1_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M2_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_M2_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M2_Mask_No_Stall                                                                                                                                                                                                                |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                   OF_M2_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M3_Cmp                                                                                                                                                                                                                          |     0.000 |
|                     comparator_i1                                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                    |     0.000 |
|                   OF_M3_Conflict                                                                                                                                                                                                                     |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   OF_M3_Mask_Stall                                                                                                                                                                                                                   |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                 PC_MODULE_I1                                                                                                                                                                                                                         |     0.013 |
|                   PC_BUFFER_I1                                                                                                                                                                                                                       |    <0.001 |
|                   Use_BTC.BTC_RAM_Module                                                                                                                                                                                                             |     0.011 |
|                     Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                                                                                                                                                             |     0.005 |
|                     Using_B36_S36.The_BRAMs[1].RAMB36_I1                                                                                                                                                                                             |     0.006 |
|                   Use_BTC.EX_Jump_Wanted_Keep_DFF                                                                                                                                                                                                    |    <0.001 |
|                     Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                    |    <0.001 |
|                   Use_BTC.Prediction_BUFFER_I                                                                                                                                                                                                        |    <0.001 |
|                   Use_BTC.Using_FPGA.bt_ex_pc_comparator                                                                                                                                                                                             |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                                                                                                                                                      |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                                                                                                                                                      |     0.000 |
|                     Comp_Carry_Chain[2].MUXCY_I                                                                                                                                                                                                      |     0.000 |
|                     Comp_Carry_Chain[3].MUXCY_I                                                                                                                                                                                                      |    <0.001 |
|                     Comp_Carry_Chain[4].MUXCY_I                                                                                                                                                                                                      |     0.000 |
|                     Comp_Carry_Chain[5].MUXCY_I                                                                                                                                                                                                      |     0.000 |
|                     Comp_Carry_Chain[6].MUXCY_I                                                                                                                                                                                                      |    <0.001 |
|                   Use_BTC.Using_FPGA.bt_hit_carry_and                                                                                                                                                                                                |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_BTC.Using_FPGA.bt_jump_carry_and0                                                                                                                                                                                              |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_BTC.Using_FPGA.bt_jump_carry_and1                                                                                                                                                                                              |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                   Use_BTC.Using_FPGA.bt_jump_carry_and2                                                                                                                                                                                              |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                   Use_BTC.Using_FPGA.bt_jump_carry_and3                                                                                                                                                                                              |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                   Use_BTC.Using_FPGA.bt_jump_carry_and4                                                                                                                                                                                              |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_BTC.bt_ex_mispredict_addr_hold_DFF                                                                                                                                                                                             |    <0.001 |
|                   Use_BTC.bt_ex_mispredict_pc_hold_DFF                                                                                                                                                                                               |    <0.001 |
|                   Use_BTC.bt_ex_mispredict_taken_hold_DFF                                                                                                                                                                                            |    <0.001 |
|                   Use_BTC.bt_jump_masked_carry_and0                                                                                                                                                                                                  |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                   Use_BTC.bt_jump_masked_carry_and1                                                                                                                                                                                                  |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                   Use_BTC.bt_jump_masked_carry_and2                                                                                                                                                                                                  |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                   Use_BTC.bt_jump_masked_carry_and3                                                                                                                                                                                                  |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_BTC.bt_saved_pc_mem_reg_0_15_0_5                                                                                                                                                                                               |    <0.001 |
|                   Use_BTC.bt_saved_pc_mem_reg_0_15_12_17                                                                                                                                                                                             |    <0.001 |
|                   Use_BTC.bt_saved_pc_mem_reg_0_15_18_23                                                                                                                                                                                             |    <0.001 |
|                   Use_BTC.bt_saved_pc_mem_reg_0_15_24_29                                                                                                                                                                                             |    <0.001 |
|                   Use_BTC.bt_saved_pc_mem_reg_0_15_6_11                                                                                                                                                                                              |    <0.001 |
|                 PREFETCH_BUFFER_I1                                                                                                                                                                                                                   |    <0.001 |
|                   INSTR_BUFFER_I1                                                                                                                                                                                                                    |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                                                                                                           |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                                                                                                                       |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                                                                                                           |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                                                                                                                       |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                                                                                                           |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                                                                                                                       |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                                                                                                           |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                                                                                                                       |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                                                                                                              |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                                                                                                          |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                                                                                                                                                 |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                                                                                                                                                        |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                                                                                                                                                     |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                                                                                                                                                 |    <0.001 |
|                   PREDECODE_BUFFER_I1                                                                                                                                                                                                                |    <0.001 |
|                 Using_BP0_FPGA.PR_BP0_And1                                                                                                                                                                                                           |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_BP0_FPGA.PR_BP0_Or1                                                                                                                                                                                                            |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_BP1_FPGA.PR_BP1_And1                                                                                                                                                                                                           |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_BP1_FPGA.PR_BP1_Or1                                                                                                                                                                                                            |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_EX_FPGA.PR_EX_And1                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_EX_FPGA.PR_EX_And2                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_EX_FPGA.PR_EX_And3                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_EX_FPGA.PR_EX_And4                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_EX_FPGA.PR_EX_And5                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_EX_FPGA.PR_EX_And6                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_EX_FPGA.PR_EX_And7                                                                                                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_EX_FPGA.PR_EX_Or1                                                                                                                                                                                                              |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_IF0_FPGA.PR_IF0_And1                                                                                                                                                                                                           |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_IF0_FPGA.PR_IF0_Or1                                                                                                                                                                                                            |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_IF1_FPGA.PR_IF1_And1                                                                                                                                                                                                           |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_IF1_FPGA.PR_IF1_And2                                                                                                                                                                                                           |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_IF1_FPGA.PR_IF1_Or1                                                                                                                                                                                                            |    <0.001 |
|                   carry_or_i1                                                                                                                                                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_IF1_Insert_FPGA.PR_IF1_Ins_And1                                                                                                                                                                                                |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_IF1_Insert_FPGA.PR_IF1_Ins_Or1                                                                                                                                                                                                 |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_IF2_FPGA.PR_IF2_And1                                                                                                                                                                                                           |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_IF2_FPGA.PR_IF2_And2                                                                                                                                                                                                           |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_IF2_FPGA.PR_IF2_Or1                                                                                                                                                                                                            |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_IF3_FPGA.PR_IF3_And1                                                                                                                                                                                                           |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_IF3_FPGA.PR_IF3_And2                                                                                                                                                                                                           |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_IF3_FPGA.PR_IF3_And3                                                                                                                                                                                                           |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_IF3_FPGA.PR_IF3_Or1                                                                                                                                                                                                            |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_IF4_FPGA.PR_IF4_And1                                                                                                                                                                                                           |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_IF4_FPGA.PR_IF4_And2                                                                                                                                                                                                           |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_IF4_FPGA.PR_IF4_Or1                                                                                                                                                                                                            |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_IF4_FPGA.PR_IF4_Or2                                                                                                                                                                                                            |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_IF4_FPGA.PR_IF4_Or3                                                                                                                                                                                                            |    <0.001 |
|                   carry_or_i1                                                                                                                                                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_IF4_Push_FPGA.Push_PipeRun                                                                                                                                                                                                     |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                 Using_M0_FPGA.PR_M0_And1                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M0_FPGA.PR_M0_And2                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M0_FPGA.PR_M0_And3                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M0_FPGA.PR_M0_And4                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M0_FPGA.PR_M0_And5                                                                                                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_M0_FPGA.PR_M0_Or1                                                                                                                                                                                                              |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M1_FPGA.PR_M1_And1                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M1_FPGA.PR_M1_And2                                                                                                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_M1_FPGA.PR_M1_And3                                                                                                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_M1_FPGA.PR_M1_Or1                                                                                                                                                                                                              |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M2_FPGA.PR_M2_And1                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M2_FPGA.PR_M2_And2                                                                                                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_M2_FPGA.PR_M2_And3                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M2_FPGA.PR_M2_And4                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M2_FPGA.PR_M2_And5                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M2_FPGA.PR_M2_And6                                                                                                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_M2_FPGA.PR_M2_Or1                                                                                                                                                                                                              |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M3_FPGA.PR_M3_And1                                                                                                                                                                                                             |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M3_FPGA.PR_M3_And2                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M3_FPGA.PR_M3_And3                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M3_FPGA.PR_M3_And4                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_M3_FPGA.PR_M3_And5                                                                                                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_M3_FPGA.PR_M3_Or1                                                                                                                                                                                                              |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_OF_FPGA.PR_OF_And1                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_OF_FPGA.PR_OF_And10                                                                                                                                                                                                            |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_OF_FPGA.PR_OF_And11                                                                                                                                                                                                            |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_OF_FPGA.PR_OF_And2                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_OF_FPGA.PR_OF_And3                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_OF_FPGA.PR_OF_And4                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_OF_FPGA.PR_OF_And5                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_OF_FPGA.PR_OF_And6                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_OF_FPGA.PR_OF_And7                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_OF_FPGA.PR_OF_And8                                                                                                                                                                                                             |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_OF_FPGA.PR_OF_And9                                                                                                                                                                                                             |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_OF_FPGA.PR_OF_Or1                                                                                                                                                                                                              |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 WB_GPR_Dbg_Write_DFF                                                                                                                                                                                                                 |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 WB_GPR_Write_DFF                                                                                                                                                                                                                     |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                                                                                                                                                      |    <0.001 |
|                 if0_dead_fetch_Carry                                                                                                                                                                                                                 |    <0.001 |
|                   carry_or_i1                                                                                                                                                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|               DLMB_Interface_I1                                                                                                                                                                                                                      |    <0.001 |
|               DSide_Logic_I1                                                                                                                                                                                                                         |    <0.001 |
|                 Using_Ready_FPGA.Rdy_Or1                                                                                                                                                                                                             |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Ready_FPGA.Rdy_Or2                                                                                                                                                                                                             |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 read_data_mux_I1                                                                                                                                                                                                                     |    <0.001 |
|               ICache_I1                                                                                                                                                                                                                              |     0.017 |
|                 Using_Cache.C0_Power_PipeRun                                                                                                                                                                                                         |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                 Using_Cache.Cache_Interface_Inst                                                                                                                                                                                                     |    <0.001 |
|                 Using_Cache.Data_Way_I[0].DATA_RAM_Module                                                                                                                                                                                            |     0.012 |
|                   Using_B36_S4.The_BRAMs[0].RAMB36_I1                                                                                                                                                                                                |     0.002 |
|                   Using_B36_S4.The_BRAMs[1].RAMB36_I1                                                                                                                                                                                                |     0.002 |
|                   Using_B36_S4.The_BRAMs[2].RAMB36_I1                                                                                                                                                                                                |     0.001 |
|                   Using_B36_S4.The_BRAMs[3].RAMB36_I1                                                                                                                                                                                                |     0.002 |
|                   Using_B36_S4.The_BRAMs[4].RAMB36_I1                                                                                                                                                                                                |     0.002 |
|                   Using_B36_S4.The_BRAMs[5].RAMB36_I1                                                                                                                                                                                                |     0.001 |
|                   Using_B36_S4.The_BRAMs[6].RAMB36_I1                                                                                                                                                                                                |     0.001 |
|                   Using_B36_S4.The_BRAMs[7].RAMB36_I1                                                                                                                                                                                                |     0.002 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].BE_LUT_Inst                                                                                                                                                                   |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].BE_LUT_Inst                                                                                                                                                                   |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].BE_LUT_Inst                                                                                                                                                                   |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].BE_LUT_Inst                                                                                                                                                                   |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[0].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[1].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[2].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[3].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[4].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[5].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[6].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[7].Data_LUT_Inst                                                                                                                                            |    <0.001 |
|                 Using_Cache.RI_Queue                                                                                                                                                                                                                 |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                                                                                                             |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                                                                                                                         |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                                                                                                             |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                                                                                                                         |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                                                                                                             |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                                                                                                                         |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                                                                                                             |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                                                                                                                         |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                                                                                                            |     0.000 |
|                   Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                                                                                                                                                   |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                                                                                                                                                          |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                                                                                                                                                       |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                                                                                                                                                   |    <0.001 |
|                 Using_Cache.TAG_RAM_Module                                                                                                                                                                                                           |    <0.001 |
|                   Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                                                                                                                                                               |    <0.001 |
|                 Using_Cache.Using_OF_FPGA.Rdy_And1                                                                                                                                                                                                   |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_And2                                                                                                                                                                                                   |     0.000 |
|                   carry_and_i1                                                                                                                                                                                                                       |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or1                                                                                                                                                                                                    |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or2                                                                                                                                                                                                    |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or3                                                                                                                                                                                                    |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or4                                                                                                                                                                                                    |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or5                                                                                                                                                                                                    |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or6                                                                                                                                                                                                    |    <0.001 |
|                   carry_or_i1                                                                                                                                                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or7                                                                                                                                                                                                    |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_OF_FPGA.Rdy_Or8                                                                                                                                                                                                    |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Cache.Using_Stream_Cache.Stream_Cache_I1                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[10].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[11].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[12].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[13].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[14].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[15].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[16].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[17].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[18].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[19].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[20].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[21].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[22].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[23].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[24].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[25].MUXCY_XOR_I                                                                                                                                                                                                       |    <0.001 |
|                   Addr_Handler[5].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                   Addr_Handler[6].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                   Addr_Handler[7].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                   Addr_Handler[8].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                   Addr_Handler[9].MUXCY_XOR_I                                                                                                                                                                                                        |    <0.001 |
|                   Next_Addr_Handler[10].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[11].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[12].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[13].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[14].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[15].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[16].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[17].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[18].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[19].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[20].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[21].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[22].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[23].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[24].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[25].MUXCY_XOR_I                                                                                                                                                                                                  |    <0.001 |
|                   Next_Addr_Handler[5].MUXCY_XOR_I                                                                                                                                                                                                   |    <0.001 |
|                   Next_Addr_Handler[6].MUXCY_XOR_I                                                                                                                                                                                                   |    <0.001 |
|                   Next_Addr_Handler[7].MUXCY_XOR_I                                                                                                                                                                                                   |    <0.001 |
|                   Next_Addr_Handler[8].MUXCY_XOR_I                                                                                                                                                                                                   |    <0.001 |
|                   Next_Addr_Handler[9].MUXCY_XOR_I                                                                                                                                                                                                   |    <0.001 |
|                   Read_Addr_Counter[0].FDRE_I                                                                                                                                                                                                        |    <0.001 |
|                   Read_Addr_Counter[0].MUXCY_XOR_I                                                                                                                                                                                                   |     0.000 |
|                   Read_Addr_Counter[1].FDRE_I                                                                                                                                                                                                        |    <0.001 |
|                   Read_Addr_Counter[1].MUXCY_XOR_I                                                                                                                                                                                                   |    <0.001 |
|                   Read_Addr_Counter[2].FDRE_I                                                                                                                                                                                                        |    <0.001 |
|                   Read_Addr_Counter[2].MUXCY_XOR_I                                                                                                                                                                                                   |     0.000 |
|                   Read_Addr_Counter[3].FDRE_I                                                                                                                                                                                                        |    <0.001 |
|                   Read_Addr_Counter[3].MUXCY_XOR_I                                                                                                                                                                                                   |     0.000 |
|                   Read_Addr_Counter[4].FDRE_I                                                                                                                                                                                                        |    <0.001 |
|                   Read_Addr_Counter[4].MUXCY_XOR_I                                                                                                                                                                                                   |     0.000 |
|                   Read_Addr_Counter[5].FDRE_I                                                                                                                                                                                                        |    <0.001 |
|                   Read_Addr_Counter[5].MUXCY_XOR_I                                                                                                                                                                                                   |    <0.001 |
|                 Using_Cache.Using_Victim_Cache.Victim_Cache_I1                                                                                                                                                                                       |     0.002 |
|                   LRU_Module_I1                                                                                                                                                                                                                      |    <0.001 |
|                   RAM_reg_r1_0_63_0_2                                                                                                                                                                                                                |    <0.001 |
|                   RAM_reg_r1_0_63_12_14                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_15_17                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_18_20                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_21_23                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_24_26                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_27_29                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_30_30                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_31_31                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_0_63_3_5                                                                                                                                                                                                                |    <0.001 |
|                   RAM_reg_r1_0_63_6_8                                                                                                                                                                                                                |    <0.001 |
|                   RAM_reg_r1_0_63_9_11                                                                                                                                                                                                               |    <0.001 |
|                   RAM_reg_r1_64_127_0_2                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_64_127_12_14                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_15_17                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_18_20                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_21_23                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_24_26                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_27_29                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_30_30                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_31_31                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r1_64_127_3_5                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_64_127_6_8                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r1_64_127_9_11                                                                                                                                                                                                             |    <0.001 |
|                   RAM_reg_r2_0_63_0_2                                                                                                                                                                                                                |    <0.001 |
|                   RAM_reg_r2_0_63_12_14                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_15_17                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_18_20                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_21_23                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_24_26                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_27_29                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_30_30                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_31_31                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_0_63_3_5                                                                                                                                                                                                                |    <0.001 |
|                   RAM_reg_r2_0_63_6_8                                                                                                                                                                                                                |    <0.001 |
|                   RAM_reg_r2_0_63_9_11                                                                                                                                                                                                               |    <0.001 |
|                   RAM_reg_r2_64_127_0_2                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_64_127_12_14                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_15_17                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_18_20                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_21_23                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_24_26                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_27_29                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_30_30                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_31_31                                                                                                                                                                                                            |    <0.001 |
|                   RAM_reg_r2_64_127_3_5                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_64_127_6_8                                                                                                                                                                                                              |    <0.001 |
|                   RAM_reg_r2_64_127_9_11                                                                                                                                                                                                             |    <0.001 |
|                 Using_Cache.c1_Modify_Tags[0].TagCmp_Inst                                                                                                                                                                                            |    <0.001 |
|                   Use_Tag.Tag_Carry                                                                                                                                                                                                                  |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[10].carry_and_I1                                                                                                                                                                                                   |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[11].carry_and_I1                                                                                                                                                                                                   |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[4].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[5].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[6].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[7].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[8].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[9].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                   Use_Tag_Qual.Tag_Carry                                                                                                                                                                                                             |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[0].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[10].Word_Bit_Carry                                                                                                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[11].Word_Bit_Carry                                                                                                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[12].Word_Bit_Carry                                                                                                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[13].Word_Bit_Carry                                                                                                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[14].Word_Bit_Carry                                                                                                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[15].Word_Bit_Carry                                                                                                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[1].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[2].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[3].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[4].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[5].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[6].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[7].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[8].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                   Use_Word_BigDValid.LineBigValid_Carry[9].Word_Bit_Carry                                                                                                                                                                            |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_Cache.c2_c1_Inst                                                                                                                                                                                                               |    <0.001 |
|                   Use_Line.Line_Carry                                                                                                                                                                                                                |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                   Use_Line_Qual.Line_Carry                                                                                                                                                                                                           |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                 Using_Cache.d1_c1_Inst                                                                                                                                                                                                               |    <0.001 |
|                   No_Carry_Start.Insert_Carry_Start.Start_Carry                                                                                                                                                                                      |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                   Use_Line.Line_Carry                                                                                                                                                                                                                |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_Line_Qual.Line_Carry                                                                                                                                                                                                           |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                 Using_Cache.ud_c0_Inst                                                                                                                                                                                                               |    <0.001 |
|                   Use_Line.Line_Carry                                                                                                                                                                                                                |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[4].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[5].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[6].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[7].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[8].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_Line_Qual.Line_Carry                                                                                                                                                                                                           |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   Use_Word_Idx.Line_Carry                                                                                                                                                                                                            |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_Word_Qual.Tag_Carry                                                                                                                                                                                                            |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                 Using_Cache.ud_c1_Inst                                                                                                                                                                                                               |    <0.001 |
|                   Use_Line.Line_Carry                                                                                                                                                                                                                |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[4].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[5].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[6].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[7].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[8].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_Line_Qual.Line_Carry                                                                                                                                                                                                           |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                   Use_Word_Idx.Line_Carry                                                                                                                                                                                                            |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_Word_Qual.Tag_Carry                                                                                                                                                                                                            |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|                 Using_Cache.ud_tag_c0_Inst                                                                                                                                                                                                           |    <0.001 |
|                   Use_Line.Line_Carry                                                                                                                                                                                                                |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[4].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[5].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[6].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[7].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[8].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_Line_Qual.Line_Carry                                                                                                                                                                                                           |     0.000 |
|                     carry_and_i1                                                                                                                                                                                                                     |     0.000 |
|                       MUXCY_I                                                                                                                                                                                                                        |     0.000 |
|                 Using_Cache.ud_tag_c1_Inst                                                                                                                                                                                                           |    <0.001 |
|                   Use_Line.Line_Carry                                                                                                                                                                                                                |    <0.001 |
|                     carry_compare_i1                                                                                                                                                                                                                 |    <0.001 |
|                       The_Compare[0].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[1].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[2].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[3].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[4].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[5].carry_and_I1                                                                                                                                                                                                    |     0.000 |
|                         MUXCY_I                                                                                                                                                                                                                      |     0.000 |
|                       The_Compare[6].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[7].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                       The_Compare[8].carry_and_I1                                                                                                                                                                                                    |    <0.001 |
|                         MUXCY_I                                                                                                                                                                                                                      |    <0.001 |
|                   Use_Line_Qual.Line_Carry                                                                                                                                                                                                           |    <0.001 |
|                     carry_and_i1                                                                                                                                                                                                                     |    <0.001 |
|                       MUXCY_I                                                                                                                                                                                                                        |    <0.001 |
|               ILMB_Interface_I1                                                                                                                                                                                                                      |    <0.001 |
|               ISide_Logic_I1                                                                                                                                                                                                                         |    <0.001 |
|                 Using_Ready_FPGA.Rdy_And1                                                                                                                                                                                                            |    <0.001 |
|                   carry_and_i1                                                                                                                                                                                                                       |    <0.001 |
|                     MUXCY_I                                                                                                                                                                                                                          |    <0.001 |
|                 Using_Ready_FPGA.Rdy_Or1                                                                                                                                                                                                             |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Ready_FPGA.Rdy_Or2                                                                                                                                                                                                             |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|                 Using_Ready_FPGA.Rdy_Or3                                                                                                                                                                                                             |     0.000 |
|                   carry_or_i1                                                                                                                                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                                                                                                                          |     0.000 |
|               MMU_I1                                                                                                                                                                                                                                 |     0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                                                                                                                                                                                                 |     0.001 |
|                 Serial_Dbg_Intf.SRL16E_1                                                                                                                                                                                                             |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_2                                                                                                                                                                                                             |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_3                                                                                                                                                                                                             |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_4                                                                                                                                                                                                             |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                                                                                                                                                                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                                                                                                                                                                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                                                                                                                                                                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                                                                                                                                                                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                                                                                                                                                                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                                                                                                                                                                |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_brk_hit                                                                                                                                                                                                     |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_hit                                                                                                                                                                                                         |    <0.001 |
|                   sync_bits[0].sync_bit                                                                                                                                                                                                              |    <0.001 |
|                 Serial_Dbg_Intf.sync_pause                                                                                                                                                                                                           |     0.000 |
|                 Serial_Dbg_Intf.sync_running_clock                                                                                                                                                                                                   |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                                                                                                                                                                          |    <0.001 |
|                   sync_bits[0].sync_bit                                                                                                                                                                                                              |    <0.001 |
|                   sync_bits[1].sync_bit                                                                                                                                                                                                              |    <0.001 |
|                   sync_bits[2].sync_bit                                                                                                                                                                                                              |    <0.001 |
|                   sync_bits[3].sync_bit                                                                                                                                                                                                              |    <0.001 |
|                   sync_bits[4].sync_bit                                                                                                                                                                                                              |    <0.001 |
|                   sync_bits[5].sync_bit                                                                                                                                                                                                              |    <0.001 |
|                   sync_bits[6].sync_bit                                                                                                                                                                                                              |    <0.001 |
|                   sync_bits[9].sync_bit                                                                                                                                                                                                              |    <0.001 |
|                 Serial_Dbg_Intf.sync_sleep                                                                                                                                                                                                           |    <0.001 |
|                 Serial_Dbg_Intf.sync_stop_CPU                                                                                                                                                                                                        |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                                                                                                                                                                 |    <0.001 |
|                   Compare[0].MUXCY_I                                                                                                                                                                                                                 |    <0.001 |
|                   Compare[0].SRLC16E_I                                                                                                                                                                                                               |    <0.001 |
|                   Compare[1].MUXCY_I                                                                                                                                                                                                                 |     0.000 |
|                   Compare[1].SRLC16E_I                                                                                                                                                                                                               |    <0.001 |
|                   Compare[2].MUXCY_I                                                                                                                                                                                                                 |     0.000 |
|                   Compare[2].SRLC16E_I                                                                                                                                                                                                               |    <0.001 |
|                   Compare[3].MUXCY_I                                                                                                                                                                                                                 |     0.000 |
|                   Compare[3].SRLC16E_I                                                                                                                                                                                                               |    <0.001 |
|                   Compare[4].MUXCY_I                                                                                                                                                                                                                 |    <0.001 |
|                   Compare[4].SRLC16E_I                                                                                                                                                                                                               |    <0.001 |
|                   Compare[5].MUXCY_I                                                                                                                                                                                                                 |     0.000 |
|                   Compare[5].SRLC16E_I                                                                                                                                                                                                               |    <0.001 |
|                   Compare[6].MUXCY_I                                                                                                                                                                                                                 |     0.000 |
|                   Compare[6].SRLC16E_I                                                                                                                                                                                                               |    <0.001 |
|                   Compare[7].MUXCY_I                                                                                                                                                                                                                 |     0.000 |
|                   Compare[7].SRLC16E_I                                                                                                                                                                                                               |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                                                                                                                                                                                   |    <0.001 |
|             Reset_DFF                                                                                                                                                                                                                                |    <0.001 |
|             Using_Async_Interrupt.Interrupt_DFF                                                                                                                                                                                                      |    <0.001 |
|       rst_clk_wiz_1_100M                                                                                                                                                                                                                             |    <0.001 |
|         U0                                                                                                                                                                                                                                           |    <0.001 |
|           EXT_LPF                                                                                                                                                                                                                                    |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                                                                                                                |    <0.001 |
|           SEQ                                                                                                                                                                                                                                        |    <0.001 |
|             SEQ_COUNTER                                                                                                                                                                                                                              |    <0.001 |
|       rst_mig_7series_0_81M                                                                                                                                                                                                                          |    <0.001 |
|         U0                                                                                                                                                                                                                                           |    <0.001 |
|           EXT_LPF                                                                                                                                                                                                                                    |    <0.001 |
|             ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                                                                                                                                                               |    <0.001 |
|           SEQ                                                                                                                                                                                                                                        |    <0.001 |
|             SEQ_COUNTER                                                                                                                                                                                                                              |    <0.001 |
|     spi_0_io0_iobuf                                                                                                                                                                                                                                  |    <0.001 |
|     spi_0_io1_iobuf                                                                                                                                                                                                                                  |    <0.001 |
|     spi_0_ss_iobuf_0                                                                                                                                                                                                                                 |     0.000 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


