# sandbox

Verilog cores for TTL chips, with idea to cover more complex devices in future.
Pin mapping and cycle exact.
