ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"UART_1_IntClock.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.UART_1_IntClock_Start,"ax",%progbits
  20              		.align	2
  21              		.global	UART_1_IntClock_Start
  22              		.thumb
  23              		.thumb_func
  24              		.type	UART_1_IntClock_Start, %function
  25              	UART_1_IntClock_Start:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC5\\UART_1_IntClock.c"
   1:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/UART_1_IntClock.c **** * File Name: UART_1_IntClock.c
   3:Generated_Source\PSoC5/UART_1_IntClock.c **** * Version 2.20
   4:Generated_Source\PSoC5/UART_1_IntClock.c **** *
   5:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Description:
   6:Generated_Source\PSoC5/UART_1_IntClock.c **** *   This file provides the source code to the API for the clock component.
   7:Generated_Source\PSoC5/UART_1_IntClock.c **** *
   8:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Note:
   9:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  10:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
  11:Generated_Source\PSoC5/UART_1_IntClock.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/UART_1_IntClock.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:Generated_Source\PSoC5/UART_1_IntClock.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:Generated_Source\PSoC5/UART_1_IntClock.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  17:Generated_Source\PSoC5/UART_1_IntClock.c **** #include <cydevice_trm.h>
  18:Generated_Source\PSoC5/UART_1_IntClock.c **** #include "UART_1_IntClock.h"
  19:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  20:Generated_Source\PSoC5/UART_1_IntClock.c **** /* Clock Distribution registers. */
  21:Generated_Source\PSoC5/UART_1_IntClock.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:Generated_Source\PSoC5/UART_1_IntClock.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:Generated_Source\PSoC5/UART_1_IntClock.c **** #define BCFG2_MASK               (0x80u)
  24:Generated_Source\PSoC5/UART_1_IntClock.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:Generated_Source\PSoC5/UART_1_IntClock.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  27:Generated_Source\PSoC5/UART_1_IntClock.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  29:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  30:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 2


  31:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_Start
  32:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
  33:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  34:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
  35:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:Generated_Source\PSoC5/UART_1_IntClock.c **** *  "Start on Reset" option is enabled in the DWR.
  37:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  38:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
  39:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
  40:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  41:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
  42:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
  43:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  44:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
  45:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_Start(void) 
  46:Generated_Source\PSoC5/UART_1_IntClock.c **** {
  28              		.loc 1 46 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  47:Generated_Source\PSoC5/UART_1_IntClock.c ****     /* Set the bit to enable the clock. */
  48:Generated_Source\PSoC5/UART_1_IntClock.c ****     UART_1_IntClock_CLKEN |= UART_1_IntClock_CLKEN_MASK;
  33              		.loc 1 48 0
  34 0000 054A     		ldr	r2, .L2
  35 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  36 0004 43F00103 		orr	r3, r3, #1
  37 0008 1370     		strb	r3, [r2]
  49:Generated_Source\PSoC5/UART_1_IntClock.c **** 	UART_1_IntClock_CLKSTBY |= UART_1_IntClock_CLKSTBY_MASK;
  38              		.loc 1 49 0
  39 000a 1032     		adds	r2, r2, #16
  40 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  41 000e 43F00103 		orr	r3, r3, #1
  42 0012 1370     		strb	r3, [r2]
  43 0014 7047     		bx	lr
  44              	.L3:
  45 0016 00BF     		.align	2
  46              	.L2:
  47 0018 A2430040 		.word	1073759138
  48              		.cfi_endproc
  49              	.LFE0:
  50              		.size	UART_1_IntClock_Start, .-UART_1_IntClock_Start
  51              		.section	.text.UART_1_IntClock_Stop,"ax",%progbits
  52              		.align	2
  53              		.global	UART_1_IntClock_Stop
  54              		.thumb
  55              		.thumb_func
  56              		.type	UART_1_IntClock_Stop, %function
  57              	UART_1_IntClock_Stop:
  58              	.LFB1:
  50:Generated_Source\PSoC5/UART_1_IntClock.c **** }
  51:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  52:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  53:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
  54:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_Stop
  55:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
  56:Generated_Source\PSoC5/UART_1_IntClock.c **** *
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 3


  57:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
  58:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Stops the clock and returns immediately. This API does not require the
  59:Generated_Source\PSoC5/UART_1_IntClock.c **** *  source clock to be running but may return before the hardware is actually
  60:Generated_Source\PSoC5/UART_1_IntClock.c **** *  disabled. If the settings of the clock are changed after calling this
  61:Generated_Source\PSoC5/UART_1_IntClock.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:Generated_Source\PSoC5/UART_1_IntClock.c **** *  glitch, use the StopBlock function.
  63:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  64:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
  65:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
  66:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  67:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
  68:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
  69:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  70:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
  71:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_Stop(void) 
  72:Generated_Source\PSoC5/UART_1_IntClock.c **** {
  59              		.loc 1 72 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  73:Generated_Source\PSoC5/UART_1_IntClock.c ****     /* Clear the bit to disable the clock. */
  74:Generated_Source\PSoC5/UART_1_IntClock.c ****     UART_1_IntClock_CLKEN &= (uint8)(~UART_1_IntClock_CLKEN_MASK);
  64              		.loc 1 74 0
  65 0000 054A     		ldr	r2, .L5
  66 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  67 0004 03F0FE03 		and	r3, r3, #254
  68 0008 1370     		strb	r3, [r2]
  75:Generated_Source\PSoC5/UART_1_IntClock.c **** 	UART_1_IntClock_CLKSTBY &= (uint8)(~UART_1_IntClock_CLKSTBY_MASK);
  69              		.loc 1 75 0
  70 000a 1032     		adds	r2, r2, #16
  71 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  72 000e 03F0FE03 		and	r3, r3, #254
  73 0012 1370     		strb	r3, [r2]
  74 0014 7047     		bx	lr
  75              	.L6:
  76 0016 00BF     		.align	2
  77              	.L5:
  78 0018 A2430040 		.word	1073759138
  79              		.cfi_endproc
  80              	.LFE1:
  81              		.size	UART_1_IntClock_Stop, .-UART_1_IntClock_Stop
  82              		.section	.text.UART_1_IntClock_StopBlock,"ax",%progbits
  83              		.align	2
  84              		.global	UART_1_IntClock_StopBlock
  85              		.thumb
  86              		.thumb_func
  87              		.type	UART_1_IntClock_StopBlock, %function
  88              	UART_1_IntClock_StopBlock:
  89              	.LFB2:
  76:Generated_Source\PSoC5/UART_1_IntClock.c **** }
  77:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  78:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  79:Generated_Source\PSoC5/UART_1_IntClock.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  81:Generated_Source\PSoC5/UART_1_IntClock.c **** 
  82:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 4


  83:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_StopBlock
  84:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
  85:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  86:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
  87:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:Generated_Source\PSoC5/UART_1_IntClock.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:Generated_Source\PSoC5/UART_1_IntClock.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Note that the source clock must be running or this API will never return as
  91:Generated_Source\PSoC5/UART_1_IntClock.c **** *  a stopped clock cannot be disabled.
  92:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  93:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
  94:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
  95:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  96:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
  97:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
  98:Generated_Source\PSoC5/UART_1_IntClock.c **** *
  99:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 100:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_StopBlock(void) 
 101:Generated_Source\PSoC5/UART_1_IntClock.c **** {
  90              		.loc 1 101 0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
 102:Generated_Source\PSoC5/UART_1_IntClock.c ****     if ((UART_1_IntClock_CLKEN & UART_1_IntClock_CLKEN_MASK) != 0u)
  95              		.loc 1 102 0
  96 0000 164B     		ldr	r3, .L10
  97 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  98 0004 13F0010F 		tst	r3, #1
  99 0008 27D0     		beq	.L7
 100              	.LBB2:
 103:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 104:Generated_Source\PSoC5/UART_1_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 105:Generated_Source\PSoC5/UART_1_IntClock.c ****         uint16 oldDivider;
 106:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 107:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_LD = 0u;
 101              		.loc 1 107 0
 102 000a 1549     		ldr	r1, .L10+4
 103 000c 0023     		movs	r3, #0
 104 000e 0B70     		strb	r3, [r1]
 108:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 109:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Clear all the mask bits except ours. */
 110:Generated_Source\PSoC5/UART_1_IntClock.c **** #if defined(UART_1_IntClock__CFG3)
 111:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_AMASK = UART_1_IntClock_CLKEN_MASK;
 112:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_DMASK = 0x00u;
 113:Generated_Source\PSoC5/UART_1_IntClock.c **** #else
 114:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_DMASK = UART_1_IntClock_CLKEN_MASK;
 105              		.loc 1 114 0
 106 0010 0120     		movs	r0, #1
 107 0012 144A     		ldr	r2, .L10+8
 108 0014 1070     		strb	r0, [r2]
 115:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_AMASK = 0x00u;
 109              		.loc 1 115 0
 110 0016 0432     		adds	r2, r2, #4
 111 0018 1370     		strb	r3, [r2]
 116:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* UART_1_IntClock__CFG3 */
 117:Generated_Source\PSoC5/UART_1_IntClock.c **** 
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 5


 118:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Clear mask of bus clock. */
 119:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 112              		.loc 1 119 0
 113 001a 0C3A     		subs	r2, r2, #12
 114 001c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 115 001e 03F07F03 		and	r3, r3, #127
 116 0022 1370     		strb	r3, [r2]
 120:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 121:Generated_Source\PSoC5/UART_1_IntClock.c ****         oldDivider = CY_GET_REG16(UART_1_IntClock_DIV_PTR);
 117              		.loc 1 121 0
 118 0024 104B     		ldr	r3, .L10+12
 119 0026 1A88     		ldrh	r2, [r3]
 120 0028 92B2     		uxth	r2, r2
 121              	.LVL0:
 122:Generated_Source\PSoC5/UART_1_IntClock.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 122              		.loc 1 122 0
 123 002a 7E3B     		subs	r3, r3, #126
 124 002c 1A80     		strh	r2, [r3]	@ movhi
 123:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 125              		.loc 1 123 0
 126 002e 0723     		movs	r3, #7
 127 0030 0B70     		strb	r3, [r1]
 128              	.L9:
 124:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 125:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Wait for clock to be disabled */
 126:Generated_Source\PSoC5/UART_1_IntClock.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 129              		.loc 1 126 0 discriminator 1
 130 0032 0B4B     		ldr	r3, .L10+4
 131 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 132 0036 13F0010F 		tst	r3, #1
 133 003a FAD1     		bne	.L9
 127:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 129:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Clear the bit to disable the clock. */
 130:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_CLKEN &= (uint8)(~UART_1_IntClock_CLKEN_MASK);
 134              		.loc 1 130 0
 135 003c 0749     		ldr	r1, .L10
 136 003e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 137 0040 03F0FE03 		and	r3, r3, #254
 138 0044 0B70     		strb	r3, [r1]
 131:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_CLKSTBY &= (uint8)(~UART_1_IntClock_CLKSTBY_MASK);
 139              		.loc 1 131 0
 140 0046 1031     		adds	r1, r1, #16
 141 0048 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 142 004a 03F0FE03 		and	r3, r3, #254
 143 004e 0B70     		strb	r3, [r1]
 132:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 133:Generated_Source\PSoC5/UART_1_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 134:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Clear the disable bit */
 135:Generated_Source\PSoC5/UART_1_IntClock.c ****         CLK_DIST_LD = 0x00u;
 144              		.loc 1 135 0
 145 0050 0021     		movs	r1, #0
 146 0052 034B     		ldr	r3, .L10+4
 147 0054 1970     		strb	r1, [r3]
 136:Generated_Source\PSoC5/UART_1_IntClock.c ****         CY_SET_REG16(UART_1_IntClock_DIV_PTR, oldDivider);
 148              		.loc 1 136 0
 149 0056 7F33     		adds	r3, r3, #127
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 6


 150 0058 1A80     		strh	r2, [r3]	@ movhi
 151              	.LVL1:
 152              	.L7:
 153 005a 7047     		bx	lr
 154              	.L11:
 155              		.align	2
 156              	.L10:
 157 005c A2430040 		.word	1073759138
 158 0060 01400040 		.word	1073758209
 159 0064 10400040 		.word	1073758224
 160 0068 80400040 		.word	1073758336
 161              	.LBE2:
 162              		.cfi_endproc
 163              	.LFE2:
 164              		.size	UART_1_IntClock_StopBlock, .-UART_1_IntClock_StopBlock
 165              		.section	.text.UART_1_IntClock_StandbyPower,"ax",%progbits
 166              		.align	2
 167              		.global	UART_1_IntClock_StandbyPower
 168              		.thumb
 169              		.thumb_func
 170              		.type	UART_1_IntClock_StandbyPower, %function
 171              	UART_1_IntClock_StandbyPower:
 172              	.LFB3:
 137:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 139:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 140:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 142:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 143:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 144:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_StandbyPower
 145:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 146:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 147:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 148:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Sets whether the clock is active in standby mode.
 149:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 150:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 151:Generated_Source\PSoC5/UART_1_IntClock.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 153:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 154:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 155:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 156:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 157:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_StandbyPower(uint8 state) 
 158:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 173              		.loc 1 158 0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 178              	.LVL2:
 159:Generated_Source\PSoC5/UART_1_IntClock.c ****     if(state == 0u)
 179              		.loc 1 159 0
 180 0000 28B9     		cbnz	r0, .L13
 160:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 161:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_CLKSTBY &= (uint8)(~UART_1_IntClock_CLKSTBY_MASK);
 181              		.loc 1 161 0
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 7


 182 0002 064A     		ldr	r2, .L15
 183 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 184 0006 03F0FE03 		and	r3, r3, #254
 185 000a 1370     		strb	r3, [r2]
 186 000c 7047     		bx	lr
 187              	.L13:
 162:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 163:Generated_Source\PSoC5/UART_1_IntClock.c ****     else
 164:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 165:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_CLKSTBY |= UART_1_IntClock_CLKSTBY_MASK;
 188              		.loc 1 165 0
 189 000e 034A     		ldr	r2, .L15
 190 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 191 0012 43F00103 		orr	r3, r3, #1
 192 0016 1370     		strb	r3, [r2]
 193 0018 7047     		bx	lr
 194              	.L16:
 195 001a 00BF     		.align	2
 196              	.L15:
 197 001c B2430040 		.word	1073759154
 198              		.cfi_endproc
 199              	.LFE3:
 200              		.size	UART_1_IntClock_StandbyPower, .-UART_1_IntClock_StandbyPower
 201              		.section	.text.UART_1_IntClock_GetDividerRegister,"ax",%progbits
 202              		.align	2
 203              		.global	UART_1_IntClock_GetDividerRegister
 204              		.thumb
 205              		.thumb_func
 206              		.type	UART_1_IntClock_GetDividerRegister, %function
 207              	UART_1_IntClock_GetDividerRegister:
 208              	.LFB5:
 166:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 167:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 168:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 169:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 170:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 171:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_SetDividerRegister
 172:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 173:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 174:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 175:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:Generated_Source\PSoC5/UART_1_IntClock.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:Generated_Source\PSoC5/UART_1_IntClock.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:Generated_Source\PSoC5/UART_1_IntClock.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 180:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 181:Generated_Source\PSoC5/UART_1_IntClock.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:Generated_Source\PSoC5/UART_1_IntClock.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:Generated_Source\PSoC5/UART_1_IntClock.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:Generated_Source\PSoC5/UART_1_IntClock.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:Generated_Source\PSoC5/UART_1_IntClock.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:Generated_Source\PSoC5/UART_1_IntClock.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:Generated_Source\PSoC5/UART_1_IntClock.c **** *   cycle.
 188:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 189:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 190:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 191:Generated_Source\PSoC5/UART_1_IntClock.c **** *
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 8


 192:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 193:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:Generated_Source\PSoC5/UART_1_IntClock.c ****                                 
 195:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 196:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint8 enabled;
 197:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 198:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint8 currSrc = UART_1_IntClock_GetSourceRegister();
 199:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint16 oldDivider = UART_1_IntClock_GetDividerRegister();
 200:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 201:Generated_Source\PSoC5/UART_1_IntClock.c ****     if (clkDivider != oldDivider)
 202:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 203:Generated_Source\PSoC5/UART_1_IntClock.c ****         enabled = UART_1_IntClock_CLKEN & UART_1_IntClock_CLKEN_MASK;
 204:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 205:Generated_Source\PSoC5/UART_1_IntClock.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:Generated_Source\PSoC5/UART_1_IntClock.c ****         {
 207:Generated_Source\PSoC5/UART_1_IntClock.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:Generated_Source\PSoC5/UART_1_IntClock.c ****             if (oldDivider == 0u)
 209:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 210:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* divider is ignored while SSS is set.                                     */
 213:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CY_SET_REG16(UART_1_IntClock_DIV_PTR, clkDivider);
 214:Generated_Source\PSoC5/UART_1_IntClock.c ****                 UART_1_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 216:Generated_Source\PSoC5/UART_1_IntClock.c ****             else
 217:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 218:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* it without bothering with the shadow load.                               */
 220:Generated_Source\PSoC5/UART_1_IntClock.c ****                 UART_1_IntClock_MOD_SRC |= CYCLK_SSS;
 221:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CY_SET_REG16(UART_1_IntClock_DIV_PTR, clkDivider);
 222:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 223:Generated_Source\PSoC5/UART_1_IntClock.c ****         }
 224:Generated_Source\PSoC5/UART_1_IntClock.c ****         else
 225:Generated_Source\PSoC5/UART_1_IntClock.c ****         {
 226:Generated_Source\PSoC5/UART_1_IntClock.c **** 			
 227:Generated_Source\PSoC5/UART_1_IntClock.c ****             if (enabled != 0u)
 228:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 229:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_LD = 0x00u;
 230:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 231:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* Clear all the mask bits except ours. */
 232:Generated_Source\PSoC5/UART_1_IntClock.c **** #if defined(UART_1_IntClock__CFG3)
 233:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_AMASK = UART_1_IntClock_CLKEN_MASK;
 234:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_DMASK = 0x00u;
 235:Generated_Source\PSoC5/UART_1_IntClock.c **** #else
 236:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_DMASK = UART_1_IntClock_CLKEN_MASK;
 237:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_AMASK = 0x00u;
 238:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* UART_1_IntClock__CFG3 */
 239:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* Clear mask of bus clock. */
 240:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 242:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:Generated_Source\PSoC5/UART_1_IntClock.c ****                 if (((UART_1_IntClock_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:Generated_Source\PSoC5/UART_1_IntClock.c ****                 {
 245:Generated_Source\PSoC5/UART_1_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 246:Generated_Source\PSoC5/UART_1_IntClock.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:Generated_Source\PSoC5/UART_1_IntClock.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:Generated_Source\PSoC5/UART_1_IntClock.c **** 
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 9


 249:Generated_Source\PSoC5/UART_1_IntClock.c ****                     /* Wait for clock to be disabled */
 250:Generated_Source\PSoC5/UART_1_IntClock.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 253:Generated_Source\PSoC5/UART_1_IntClock.c ****                     UART_1_IntClock_CLKEN &= (uint8)(~UART_1_IntClock_CLKEN_MASK);
 254:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 255:Generated_Source\PSoC5/UART_1_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 256:Generated_Source\PSoC5/UART_1_IntClock.c ****                     /* Clear the disable bit */
 257:Generated_Source\PSoC5/UART_1_IntClock.c ****                     CLK_DIST_LD = 0x00u;
 258:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:Generated_Source\PSoC5/UART_1_IntClock.c ****                 }
 260:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 261:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 262:Generated_Source\PSoC5/UART_1_IntClock.c ****             /* Load divide value. */
 263:Generated_Source\PSoC5/UART_1_IntClock.c ****             if ((UART_1_IntClock_CLKEN & UART_1_IntClock_CLKEN_MASK) != 0u)
 264:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 265:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 268:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:Generated_Source\PSoC5/UART_1_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 271:Generated_Source\PSoC5/UART_1_IntClock.c ****             else
 272:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 273:Generated_Source\PSoC5/UART_1_IntClock.c ****                 /* If the clock is disabled, set the divider directly */
 274:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CY_SET_REG16(UART_1_IntClock_DIV_PTR, clkDivider);
 275:Generated_Source\PSoC5/UART_1_IntClock.c **** 				UART_1_IntClock_CLKEN |= enabled;
 276:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 277:Generated_Source\PSoC5/UART_1_IntClock.c ****         }
 278:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 279:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 280:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 281:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 282:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 283:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_GetDividerRegister
 284:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 285:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 286:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 287:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Gets the clock divider register value.
 288:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 289:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 290:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 291:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 292:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 293:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:Generated_Source\PSoC5/UART_1_IntClock.c **** *  divide by 2, the return value will be 1.
 295:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 296:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 297:Generated_Source\PSoC5/UART_1_IntClock.c **** uint16 UART_1_IntClock_GetDividerRegister(void) 
 298:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 209              		.loc 1 298 0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 299:Generated_Source\PSoC5/UART_1_IntClock.c ****     return CY_GET_REG16(UART_1_IntClock_DIV_PTR);
 214              		.loc 1 299 0
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 10


 215 0000 014B     		ldr	r3, .L18
 216 0002 1888     		ldrh	r0, [r3]
 300:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 217              		.loc 1 300 0
 218 0004 80B2     		uxth	r0, r0
 219 0006 7047     		bx	lr
 220              	.L19:
 221              		.align	2
 222              	.L18:
 223 0008 80400040 		.word	1073758336
 224              		.cfi_endproc
 225              	.LFE5:
 226              		.size	UART_1_IntClock_GetDividerRegister, .-UART_1_IntClock_GetDividerRegister
 227              		.section	.text.UART_1_IntClock_SetModeRegister,"ax",%progbits
 228              		.align	2
 229              		.global	UART_1_IntClock_SetModeRegister
 230              		.thumb
 231              		.thumb_func
 232              		.type	UART_1_IntClock_SetModeRegister, %function
 233              	UART_1_IntClock_SetModeRegister:
 234              	.LFB6:
 301:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 302:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 303:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 304:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_SetModeRegister
 305:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 306:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 307:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 308:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:Generated_Source\PSoC5/UART_1_IntClock.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:Generated_Source\PSoC5/UART_1_IntClock.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:Generated_Source\PSoC5/UART_1_IntClock.c **** *  disabled before changing the mode.
 312:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 313:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 314:Generated_Source\PSoC5/UART_1_IntClock.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:Generated_Source\PSoC5/UART_1_IntClock.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 occur when the divider count reaches half of the divide
 318:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 value.
 319:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 is asserted for approximately half of its period. When
 321:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 disabled, the output clock is asserted for one period of the
 322:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 source clock.
 323:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 be enabled for all synchronous clocks.
 325:Generated_Source\PSoC5/UART_1_IntClock.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:Generated_Source\PSoC5/UART_1_IntClock.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 328:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 329:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 330:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 331:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 332:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_SetModeRegister(uint8 modeBitMask) 
 333:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 235              		.loc 1 333 0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 11


 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239              		@ link register save eliminated.
 240              	.LVL3:
 334:Generated_Source\PSoC5/UART_1_IntClock.c ****     UART_1_IntClock_MOD_SRC |= modeBitMask & (uint8)UART_1_IntClock_MODE_MASK;
 241              		.loc 1 334 0
 242 0000 034B     		ldr	r3, .L21
 243 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 244 0004 00F0F800 		and	r0, r0, #248
 245              	.LVL4:
 246 0008 1043     		orrs	r0, r0, r2
 247 000a 1870     		strb	r0, [r3]
 248 000c 7047     		bx	lr
 249              	.L22:
 250 000e 00BF     		.align	2
 251              	.L21:
 252 0010 82400040 		.word	1073758338
 253              		.cfi_endproc
 254              	.LFE6:
 255              		.size	UART_1_IntClock_SetModeRegister, .-UART_1_IntClock_SetModeRegister
 256              		.section	.text.UART_1_IntClock_ClearModeRegister,"ax",%progbits
 257              		.align	2
 258              		.global	UART_1_IntClock_ClearModeRegister
 259              		.thumb
 260              		.thumb_func
 261              		.type	UART_1_IntClock_ClearModeRegister, %function
 262              	UART_1_IntClock_ClearModeRegister:
 263              	.LFB7:
 335:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 336:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 337:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 338:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 339:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_ClearModeRegister
 340:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 341:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 342:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 343:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Clears flags that control the operating mode of the clock. This function
 344:Generated_Source\PSoC5/UART_1_IntClock.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:Generated_Source\PSoC5/UART_1_IntClock.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:Generated_Source\PSoC5/UART_1_IntClock.c **** *  disabled before changing the mode.
 347:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 348:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 349:Generated_Source\PSoC5/UART_1_IntClock.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:Generated_Source\PSoC5/UART_1_IntClock.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 occur when the divider count reaches half of the divide
 353:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 value.
 354:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 is asserted for approximately half of its period. When
 356:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 disabled, the output clock is asserted for one period of the
 357:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 source clock.
 358:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:Generated_Source\PSoC5/UART_1_IntClock.c **** *                 be enabled for all synchronous clocks.
 360:Generated_Source\PSoC5/UART_1_IntClock.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:Generated_Source\PSoC5/UART_1_IntClock.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 363:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 364:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 12


 365:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 366:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 367:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_ClearModeRegister(uint8 modeBitMask) 
 368:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 264              		.loc 1 368 0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		@ link register save eliminated.
 269              	.LVL5:
 369:Generated_Source\PSoC5/UART_1_IntClock.c ****     UART_1_IntClock_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(UART_1_IntClock_MODE_MASK))
 270              		.loc 1 369 0
 271 0000 044B     		ldr	r3, .L24
 272 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 273 0004 C043     		mvns	r0, r0
 274              	.LVL6:
 275 0006 C0B2     		uxtb	r0, r0
 276 0008 40F00700 		orr	r0, r0, #7
 277 000c 1040     		ands	r0, r0, r2
 278 000e 1870     		strb	r0, [r3]
 279 0010 7047     		bx	lr
 280              	.L25:
 281 0012 00BF     		.align	2
 282              	.L24:
 283 0014 82400040 		.word	1073758338
 284              		.cfi_endproc
 285              	.LFE7:
 286              		.size	UART_1_IntClock_ClearModeRegister, .-UART_1_IntClock_ClearModeRegister
 287              		.section	.text.UART_1_IntClock_GetModeRegister,"ax",%progbits
 288              		.align	2
 289              		.global	UART_1_IntClock_GetModeRegister
 290              		.thumb
 291              		.thumb_func
 292              		.type	UART_1_IntClock_GetModeRegister, %function
 293              	UART_1_IntClock_GetModeRegister:
 294              	.LFB8:
 370:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 371:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 372:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 373:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_GetModeRegister
 375:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 376:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 377:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 378:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Gets the clock mode register value.
 379:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 380:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 381:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 382:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 383:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 384:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:Generated_Source\PSoC5/UART_1_IntClock.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 387:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 388:Generated_Source\PSoC5/UART_1_IntClock.c **** uint8 UART_1_IntClock_GetModeRegister(void) 
 389:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 295              		.loc 1 389 0
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 13


 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 390:Generated_Source\PSoC5/UART_1_IntClock.c ****     return UART_1_IntClock_MOD_SRC & (uint8)(UART_1_IntClock_MODE_MASK);
 300              		.loc 1 390 0
 301 0000 024B     		ldr	r3, .L27
 302 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 303              		.loc 1 391 0
 304 0004 00F0F800 		and	r0, r0, #248
 305 0008 7047     		bx	lr
 306              	.L28:
 307 000a 00BF     		.align	2
 308              	.L27:
 309 000c 82400040 		.word	1073758338
 310              		.cfi_endproc
 311              	.LFE8:
 312              		.size	UART_1_IntClock_GetModeRegister, .-UART_1_IntClock_GetModeRegister
 313              		.section	.text.UART_1_IntClock_GetSourceRegister,"ax",%progbits
 314              		.align	2
 315              		.global	UART_1_IntClock_GetSourceRegister
 316              		.thumb
 317              		.thumb_func
 318              		.type	UART_1_IntClock_GetSourceRegister, %function
 319              	UART_1_IntClock_GetSourceRegister:
 320              	.LFB10:
 392:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 393:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 394:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 395:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_SetSourceRegister
 396:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 397:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 398:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 399:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:Generated_Source\PSoC5/UART_1_IntClock.c **** *  changing the source. The old and new clock sources must be running.
 401:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 402:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 403:Generated_Source\PSoC5/UART_1_IntClock.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:Generated_Source\PSoC5/UART_1_IntClock.c **** *   following input sources:
 405:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_IMO
 407:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_XTALM
 408:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_ILO
 409:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_PLL
 410:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_XTALK
 411:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:Generated_Source\PSoC5/UART_1_IntClock.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:Generated_Source\PSoC5/UART_1_IntClock.c **** *   See the Technical Reference Manual for details on clock sources.
 414:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 415:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 416:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 417:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 418:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 419:Generated_Source\PSoC5/UART_1_IntClock.c **** void UART_1_IntClock_SetSourceRegister(uint8 clkSource) 
 420:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 421:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint16 currDiv = UART_1_IntClock_GetDividerRegister();
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 14


 422:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint8 oldSrc = UART_1_IntClock_GetSourceRegister();
 423:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 424:Generated_Source\PSoC5/UART_1_IntClock.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:Generated_Source\PSoC5/UART_1_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 427:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* then set the source so we are consistent.                                */
 429:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC |= CYCLK_SSS;
 430:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC =
 431:Generated_Source\PSoC5/UART_1_IntClock.c ****             (UART_1_IntClock_MOD_SRC & (uint8)(~UART_1_IntClock_SRC_SEL_MSK)) | clkSource;
 432:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 433:Generated_Source\PSoC5/UART_1_IntClock.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:Generated_Source\PSoC5/UART_1_IntClock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 436:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:Generated_Source\PSoC5/UART_1_IntClock.c ****         /* lock when we clear SSS.                                                  */
 438:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC =
 439:Generated_Source\PSoC5/UART_1_IntClock.c ****             (UART_1_IntClock_MOD_SRC & (uint8)(~UART_1_IntClock_SRC_SEL_MSK)) | clkSource;
 440:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 442:Generated_Source\PSoC5/UART_1_IntClock.c ****     else
 443:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 444:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC =
 445:Generated_Source\PSoC5/UART_1_IntClock.c ****             (UART_1_IntClock_MOD_SRC & (uint8)(~UART_1_IntClock_SRC_SEL_MSK)) | clkSource;
 446:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 447:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 448:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 449:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 450:Generated_Source\PSoC5/UART_1_IntClock.c **** /*******************************************************************************
 451:Generated_Source\PSoC5/UART_1_IntClock.c **** * Function Name: UART_1_IntClock_GetSourceRegister
 452:Generated_Source\PSoC5/UART_1_IntClock.c **** ********************************************************************************
 453:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 454:Generated_Source\PSoC5/UART_1_IntClock.c **** * Summary:
 455:Generated_Source\PSoC5/UART_1_IntClock.c **** *  Gets the input source of the clock.
 456:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 457:Generated_Source\PSoC5/UART_1_IntClock.c **** * Parameters:
 458:Generated_Source\PSoC5/UART_1_IntClock.c **** *  None
 459:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 460:Generated_Source\PSoC5/UART_1_IntClock.c **** * Returns:
 461:Generated_Source\PSoC5/UART_1_IntClock.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:Generated_Source\PSoC5/UART_1_IntClock.c **** *
 463:Generated_Source\PSoC5/UART_1_IntClock.c **** *******************************************************************************/
 464:Generated_Source\PSoC5/UART_1_IntClock.c **** uint8 UART_1_IntClock_GetSourceRegister(void) 
 465:Generated_Source\PSoC5/UART_1_IntClock.c **** {
 321              		.loc 1 465 0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 466:Generated_Source\PSoC5/UART_1_IntClock.c ****     return UART_1_IntClock_MOD_SRC & UART_1_IntClock_SRC_SEL_MSK;
 326              		.loc 1 466 0
 327 0000 024B     		ldr	r3, .L30
 328 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 467:Generated_Source\PSoC5/UART_1_IntClock.c **** }
 329              		.loc 1 467 0
 330 0004 00F00700 		and	r0, r0, #7
 331 0008 7047     		bx	lr
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 15


 332              	.L31:
 333 000a 00BF     		.align	2
 334              	.L30:
 335 000c 82400040 		.word	1073758338
 336              		.cfi_endproc
 337              	.LFE10:
 338              		.size	UART_1_IntClock_GetSourceRegister, .-UART_1_IntClock_GetSourceRegister
 339              		.section	.text.UART_1_IntClock_SetDividerRegister,"ax",%progbits
 340              		.align	2
 341              		.global	UART_1_IntClock_SetDividerRegister
 342              		.thumb
 343              		.thumb_func
 344              		.type	UART_1_IntClock_SetDividerRegister, %function
 345              	UART_1_IntClock_SetDividerRegister:
 346              	.LFB4:
 195:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint8 enabled;
 347              		.loc 1 195 0
 348              		.cfi_startproc
 349              		@ args = 0, pretend = 0, frame = 0
 350              		@ frame_needed = 0, uses_anonymous_args = 0
 351              	.LVL7:
 352 0000 70B5     		push	{r4, r5, r6, lr}
 353              		.cfi_def_cfa_offset 16
 354              		.cfi_offset 4, -16
 355              		.cfi_offset 5, -12
 356              		.cfi_offset 6, -8
 357              		.cfi_offset 14, -4
 358 0002 0546     		mov	r5, r0
 359 0004 0E46     		mov	r6, r1
 198:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint16 oldDivider = UART_1_IntClock_GetDividerRegister();
 360              		.loc 1 198 0
 361 0006 FFF7FEFF 		bl	UART_1_IntClock_GetSourceRegister
 362              	.LVL8:
 363 000a 0446     		mov	r4, r0
 364              	.LVL9:
 199:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 365              		.loc 1 199 0
 366 000c FFF7FEFF 		bl	UART_1_IntClock_GetDividerRegister
 367              	.LVL10:
 201:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 368              		.loc 1 201 0
 369 0010 A842     		cmp	r0, r5
 370 0012 56D0     		beq	.L32
 203:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 371              		.loc 1 203 0
 372 0014 2B4B     		ldr	r3, .L45
 373 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 374 0018 03F00102 		and	r2, r3, #1
 375              	.LVL11:
 205:Generated_Source\PSoC5/UART_1_IntClock.c ****         {
 376              		.loc 1 205 0
 377 001c 94B9     		cbnz	r4, .L34
 205:Generated_Source\PSoC5/UART_1_IntClock.c ****         {
 378              		.loc 1 205 0 is_stmt 0 discriminator 1
 379 001e 00B1     		cbz	r0, .L35
 205:Generated_Source\PSoC5/UART_1_IntClock.c ****         {
 380              		.loc 1 205 0 discriminator 2
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 16


 381 0020 85B9     		cbnz	r5, .L34
 382              	.L35:
 208:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 383              		.loc 1 208 0 is_stmt 1
 384 0022 38B9     		cbnz	r0, .L36
 213:Generated_Source\PSoC5/UART_1_IntClock.c ****                 UART_1_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 385              		.loc 1 213 0
 386 0024 284B     		ldr	r3, .L45+4
 387 0026 1D80     		strh	r5, [r3]	@ movhi
 214:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 388              		.loc 1 214 0
 389 0028 284A     		ldr	r2, .L45+8
 390              	.LVL12:
 391 002a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 392 002c 03F0BF03 		and	r3, r3, #191
 393 0030 1370     		strb	r3, [r2]
 394 0032 70BD     		pop	{r4, r5, r6, pc}
 395              	.LVL13:
 396              	.L36:
 220:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CY_SET_REG16(UART_1_IntClock_DIV_PTR, clkDivider);
 397              		.loc 1 220 0
 398 0034 254A     		ldr	r2, .L45+8
 399              	.LVL14:
 400 0036 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 401              	.LVL15:
 402 0038 43F04003 		orr	r3, r3, #64
 403 003c 1370     		strb	r3, [r2]
 221:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 404              		.loc 1 221 0
 405 003e 224B     		ldr	r3, .L45+4
 406 0040 1D80     		strh	r5, [r3]	@ movhi
 407 0042 70BD     		pop	{r4, r5, r6, pc}
 408              	.LVL16:
 409              	.L34:
 227:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 410              		.loc 1 227 0
 411 0044 22B3     		cbz	r2, .L37
 229:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 412              		.loc 1 229 0
 413 0046 0023     		movs	r3, #0
 414 0048 2149     		ldr	r1, .L45+12
 415 004a 0B70     		strb	r3, [r1]
 236:Generated_Source\PSoC5/UART_1_IntClock.c ****                 CLK_DIST_AMASK = 0x00u;
 416              		.loc 1 236 0
 417 004c 0124     		movs	r4, #1
 418              	.LVL17:
 419 004e 0F31     		adds	r1, r1, #15
 420 0050 0C70     		strb	r4, [r1]
 237:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* UART_1_IntClock__CFG3 */
 421              		.loc 1 237 0
 422 0052 0431     		adds	r1, r1, #4
 423 0054 0B70     		strb	r3, [r1]
 240:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 424              		.loc 1 240 0
 425 0056 0C39     		subs	r1, r1, #12
 426 0058 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 427 005a 03F07F03 		and	r3, r3, #127
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 17


 428 005e 0B70     		strb	r3, [r1]
 243:Generated_Source\PSoC5/UART_1_IntClock.c ****                 {
 429              		.loc 1 243 0
 430 0060 1A4B     		ldr	r3, .L45+8
 431 0062 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 432 0064 13F0080F 		tst	r3, #8
 433 0068 00D0     		beq	.L38
 243:Generated_Source\PSoC5/UART_1_IntClock.c ****                 {
 434              		.loc 1 243 0 is_stmt 0 discriminator 1
 435 006a 8DB9     		cbnz	r5, .L37
 436              	.L38:
 246:Generated_Source\PSoC5/UART_1_IntClock.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 437              		.loc 1 246 0 is_stmt 1
 438 006c 194B     		ldr	r3, .L45+16
 439 006e 1880     		strh	r0, [r3]	@ movhi
 247:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 440              		.loc 1 247 0
 441 0070 0721     		movs	r1, #7
 442 0072 013B     		subs	r3, r3, #1
 443 0074 1970     		strb	r1, [r3]
 444              	.L39:
 250:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 445              		.loc 1 250 0 discriminator 1
 446 0076 164B     		ldr	r3, .L45+12
 447 0078 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 448 007a 13F0010F 		tst	r3, #1
 449 007e FAD1     		bne	.L39
 253:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 450              		.loc 1 253 0
 451 0080 1049     		ldr	r1, .L45
 452 0082 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 453 0084 03F0FE03 		and	r3, r3, #254
 454 0088 0B70     		strb	r3, [r1]
 257:Generated_Source\PSoC5/UART_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 455              		.loc 1 257 0
 456 008a 0021     		movs	r1, #0
 457 008c 104B     		ldr	r3, .L45+12
 458 008e 1970     		strb	r1, [r3]
 459              	.L37:
 263:Generated_Source\PSoC5/UART_1_IntClock.c ****             {
 460              		.loc 1 263 0
 461 0090 0C4B     		ldr	r3, .L45
 462 0092 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 463 0094 13F0010F 		tst	r3, #1
 464 0098 0DD0     		beq	.L40
 266:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 465              		.loc 1 266 0
 466 009a 0E4B     		ldr	r3, .L45+16
 467 009c 1D80     		strh	r5, [r3]	@ movhi
 268:Generated_Source\PSoC5/UART_1_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 468              		.loc 1 268 0
 469 009e 0EB1     		cbz	r6, .L43
 470 00a0 0322     		movs	r2, #3
 471              	.LVL18:
 472 00a2 00E0     		b	.L41
 473              	.LVL19:
 474              	.L43:
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 18


 475 00a4 0122     		movs	r2, #1
 476              	.LVL20:
 477              	.L41:
 268:Generated_Source\PSoC5/UART_1_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 478              		.loc 1 268 0 is_stmt 0 discriminator 4
 479 00a6 0A4B     		ldr	r3, .L45+12
 480 00a8 1A70     		strb	r2, [r3]
 481              	.L42:
 269:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 482              		.loc 1 269 0 is_stmt 1 discriminator 1
 483 00aa 094B     		ldr	r3, .L45+12
 484 00ac 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 485 00ae 13F0010F 		tst	r3, #1
 486 00b2 FAD1     		bne	.L42
 487 00b4 70BD     		pop	{r4, r5, r6, pc}
 488              	.LVL21:
 489              	.L40:
 274:Generated_Source\PSoC5/UART_1_IntClock.c **** 				UART_1_IntClock_CLKEN |= enabled;
 490              		.loc 1 274 0
 491 00b6 044B     		ldr	r3, .L45+4
 492 00b8 1D80     		strh	r5, [r3]	@ movhi
 275:Generated_Source\PSoC5/UART_1_IntClock.c ****             }
 493              		.loc 1 275 0
 494 00ba 0249     		ldr	r1, .L45
 495 00bc 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 496 00be 1343     		orrs	r3, r3, r2
 497 00c0 0B70     		strb	r3, [r1]
 498              	.LVL22:
 499              	.L32:
 500 00c2 70BD     		pop	{r4, r5, r6, pc}
 501              	.L46:
 502              		.align	2
 503              	.L45:
 504 00c4 A2430040 		.word	1073759138
 505 00c8 80400040 		.word	1073758336
 506 00cc 82400040 		.word	1073758338
 507 00d0 01400040 		.word	1073758209
 508 00d4 02400040 		.word	1073758210
 509              		.cfi_endproc
 510              	.LFE4:
 511              		.size	UART_1_IntClock_SetDividerRegister, .-UART_1_IntClock_SetDividerRegister
 512              		.section	.text.UART_1_IntClock_SetSourceRegister,"ax",%progbits
 513              		.align	2
 514              		.global	UART_1_IntClock_SetSourceRegister
 515              		.thumb
 516              		.thumb_func
 517              		.type	UART_1_IntClock_SetSourceRegister, %function
 518              	UART_1_IntClock_SetSourceRegister:
 519              	.LFB9:
 420:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint16 currDiv = UART_1_IntClock_GetDividerRegister();
 520              		.loc 1 420 0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 0
 523              		@ frame_needed = 0, uses_anonymous_args = 0
 524              	.LVL23:
 525 0000 38B5     		push	{r3, r4, r5, lr}
 526              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 19


 527              		.cfi_offset 3, -16
 528              		.cfi_offset 4, -12
 529              		.cfi_offset 5, -8
 530              		.cfi_offset 14, -4
 531 0002 0446     		mov	r4, r0
 421:Generated_Source\PSoC5/UART_1_IntClock.c ****     uint8 oldSrc = UART_1_IntClock_GetSourceRegister();
 532              		.loc 1 421 0
 533 0004 FFF7FEFF 		bl	UART_1_IntClock_GetDividerRegister
 534              	.LVL24:
 535 0008 0546     		mov	r5, r0
 536              	.LVL25:
 422:Generated_Source\PSoC5/UART_1_IntClock.c **** 
 537              		.loc 1 422 0
 538 000a FFF7FEFF 		bl	UART_1_IntClock_GetSourceRegister
 539              	.LVL26:
 424:Generated_Source\PSoC5/UART_1_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 540              		.loc 1 424 0
 541 000e 0346     		mov	r3, r0
 542 0010 60B1     		cbz	r0, .L48
 424:Generated_Source\PSoC5/UART_1_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 543              		.loc 1 424 0 is_stmt 0 discriminator 1
 544 0012 5CB9     		cbnz	r4, .L48
 425:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 545              		.loc 1 425 0 is_stmt 1
 546 0014 55B9     		cbnz	r5, .L48
 429:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC =
 547              		.loc 1 429 0
 548 0016 104A     		ldr	r2, .L52
 549 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 550 001a 43F04003 		orr	r3, r3, #64
 551 001e 1370     		strb	r3, [r2]
 431:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 552              		.loc 1 431 0
 553 0020 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 430:Generated_Source\PSoC5/UART_1_IntClock.c ****             (UART_1_IntClock_MOD_SRC & (uint8)(~UART_1_IntClock_SRC_SEL_MSK)) | clkSource;
 554              		.loc 1 430 0
 555 0022 03F0F803 		and	r3, r3, #248
 556 0026 1C43     		orrs	r4, r4, r3
 557 0028 1470     		strb	r4, [r2]
 558 002a 38BD     		pop	{r3, r4, r5, pc}
 559              	.LVL27:
 560              	.L48:
 433:Generated_Source\PSoC5/UART_1_IntClock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 561              		.loc 1 433 0
 562 002c 63B9     		cbnz	r3, .L50
 433:Generated_Source\PSoC5/UART_1_IntClock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 563              		.loc 1 433 0 is_stmt 0 discriminator 1
 564 002e 5CB1     		cbz	r4, .L50
 434:Generated_Source\PSoC5/UART_1_IntClock.c ****     {
 565              		.loc 1 434 0 is_stmt 1
 566 0030 55B9     		cbnz	r5, .L50
 439:Generated_Source\PSoC5/UART_1_IntClock.c ****         UART_1_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 567              		.loc 1 439 0
 568 0032 094A     		ldr	r2, .L52
 569 0034 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 438:Generated_Source\PSoC5/UART_1_IntClock.c ****             (UART_1_IntClock_MOD_SRC & (uint8)(~UART_1_IntClock_SRC_SEL_MSK)) | clkSource;
 570              		.loc 1 438 0
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 20


 571 0036 03F0F803 		and	r3, r3, #248
 572 003a 1C43     		orrs	r4, r4, r3
 573 003c 1470     		strb	r4, [r2]
 440:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 574              		.loc 1 440 0
 575 003e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 576 0040 03F0BF03 		and	r3, r3, #191
 577 0044 1370     		strb	r3, [r2]
 578 0046 38BD     		pop	{r3, r4, r5, pc}
 579              	.LVL28:
 580              	.L50:
 445:Generated_Source\PSoC5/UART_1_IntClock.c ****     }
 581              		.loc 1 445 0
 582 0048 034A     		ldr	r2, .L52
 583 004a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 444:Generated_Source\PSoC5/UART_1_IntClock.c ****             (UART_1_IntClock_MOD_SRC & (uint8)(~UART_1_IntClock_SRC_SEL_MSK)) | clkSource;
 584              		.loc 1 444 0
 585 004c 03F0F803 		and	r3, r3, #248
 586 0050 1C43     		orrs	r4, r4, r3
 587 0052 1470     		strb	r4, [r2]
 588 0054 38BD     		pop	{r3, r4, r5, pc}
 589              	.LVL29:
 590              	.L53:
 591 0056 00BF     		.align	2
 592              	.L52:
 593 0058 82400040 		.word	1073758338
 594              		.cfi_endproc
 595              	.LFE9:
 596              		.size	UART_1_IntClock_SetSourceRegister, .-UART_1_IntClock_SetSourceRegister
 597              		.text
 598              	.Letext0:
 599              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 600              		.section	.debug_info,"",%progbits
 601              	.Ldebug_info0:
 602 0000 7D020000 		.4byte	0x27d
 603 0004 0400     		.2byte	0x4
 604 0006 00000000 		.4byte	.Ldebug_abbrev0
 605 000a 04       		.byte	0x4
 606 000b 01       		.uleb128 0x1
 607 000c CE020000 		.4byte	.LASF36
 608 0010 0C       		.byte	0xc
 609 0011 00000000 		.4byte	.LASF37
 610 0015 4C020000 		.4byte	.LASF38
 611 0019 00000000 		.4byte	.Ldebug_ranges0+0
 612 001d 00000000 		.4byte	0
 613 0021 00000000 		.4byte	.Ldebug_line0
 614 0025 02       		.uleb128 0x2
 615 0026 01       		.byte	0x1
 616 0027 06       		.byte	0x6
 617 0028 6D010000 		.4byte	.LASF0
 618 002c 02       		.uleb128 0x2
 619 002d 01       		.byte	0x1
 620 002e 08       		.byte	0x8
 621 002f 31010000 		.4byte	.LASF1
 622 0033 02       		.uleb128 0x2
 623 0034 02       		.byte	0x2
 624 0035 05       		.byte	0x5
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 21


 625 0036 37000000 		.4byte	.LASF2
 626 003a 02       		.uleb128 0x2
 627 003b 02       		.byte	0x2
 628 003c 07       		.byte	0x7
 629 003d 9D010000 		.4byte	.LASF3
 630 0041 02       		.uleb128 0x2
 631 0042 04       		.byte	0x4
 632 0043 05       		.byte	0x5
 633 0044 22010000 		.4byte	.LASF4
 634 0048 02       		.uleb128 0x2
 635 0049 04       		.byte	0x4
 636 004a 07       		.byte	0x7
 637 004b 33020000 		.4byte	.LASF5
 638 004f 02       		.uleb128 0x2
 639 0050 08       		.byte	0x8
 640 0051 05       		.byte	0x5
 641 0052 14010000 		.4byte	.LASF6
 642 0056 02       		.uleb128 0x2
 643 0057 08       		.byte	0x8
 644 0058 07       		.byte	0x7
 645 0059 79010000 		.4byte	.LASF7
 646 005d 03       		.uleb128 0x3
 647 005e 04       		.byte	0x4
 648 005f 05       		.byte	0x5
 649 0060 696E7400 		.ascii	"int\000"
 650 0064 02       		.uleb128 0x2
 651 0065 04       		.byte	0x4
 652 0066 07       		.byte	0x7
 653 0067 90010000 		.4byte	.LASF8
 654 006b 04       		.uleb128 0x4
 655 006c BB000000 		.4byte	.LASF9
 656 0070 02       		.byte	0x2
 657 0071 C2       		.byte	0xc2
 658 0072 2C000000 		.4byte	0x2c
 659 0076 04       		.uleb128 0x4
 660 0077 A5000000 		.4byte	.LASF10
 661 007b 02       		.byte	0x2
 662 007c C3       		.byte	0xc3
 663 007d 3A000000 		.4byte	0x3a
 664 0081 02       		.uleb128 0x2
 665 0082 04       		.byte	0x4
 666 0083 04       		.byte	0x4
 667 0084 0E010000 		.4byte	.LASF11
 668 0088 02       		.uleb128 0x2
 669 0089 08       		.byte	0x8
 670 008a 04       		.byte	0x4
 671 008b 45020000 		.4byte	.LASF12
 672 008f 02       		.uleb128 0x2
 673 0090 01       		.byte	0x1
 674 0091 08       		.byte	0x8
 675 0092 B0010000 		.4byte	.LASF13
 676 0096 05       		.uleb128 0x5
 677 0097 2E020000 		.4byte	.LASF14
 678 009b 02       		.byte	0x2
 679 009c 6C01     		.2byte	0x16c
 680 009e A2000000 		.4byte	0xa2
 681 00a2 06       		.uleb128 0x6
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 22


 682 00a3 6B000000 		.4byte	0x6b
 683 00a7 05       		.uleb128 0x5
 684 00a8 31000000 		.4byte	.LASF15
 685 00ac 02       		.byte	0x2
 686 00ad 6D01     		.2byte	0x16d
 687 00af B3000000 		.4byte	0xb3
 688 00b3 06       		.uleb128 0x6
 689 00b4 76000000 		.4byte	0x76
 690 00b8 07       		.uleb128 0x7
 691 00b9 41000000 		.4byte	.LASF16
 692 00bd 01       		.byte	0x1
 693 00be 2D       		.byte	0x2d
 694 00bf 00000000 		.4byte	.LFB0
 695 00c3 1C000000 		.4byte	.LFE0-.LFB0
 696 00c7 01       		.uleb128 0x1
 697 00c8 9C       		.byte	0x9c
 698 00c9 07       		.uleb128 0x7
 699 00ca B9020000 		.4byte	.LASF17
 700 00ce 01       		.byte	0x1
 701 00cf 47       		.byte	0x47
 702 00d0 00000000 		.4byte	.LFB1
 703 00d4 1C000000 		.4byte	.LFE1-.LFB1
 704 00d8 01       		.uleb128 0x1
 705 00d9 9C       		.byte	0x9c
 706 00da 08       		.uleb128 0x8
 707 00db D2010000 		.4byte	.LASF18
 708 00df 01       		.byte	0x1
 709 00e0 64       		.byte	0x64
 710 00e1 00000000 		.4byte	.LFB2
 711 00e5 6C000000 		.4byte	.LFE2-.LFB2
 712 00e9 01       		.uleb128 0x1
 713 00ea 9C       		.byte	0x9c
 714 00eb 09010000 		.4byte	0x109
 715 00ef 09       		.uleb128 0x9
 716 00f0 0A000000 		.4byte	.LBB2
 717 00f4 62000000 		.4byte	.LBE2-.LBB2
 718 00f8 0A       		.uleb128 0xa
 719 00f9 C7010000 		.4byte	.LASF30
 720 00fd 01       		.byte	0x1
 721 00fe 69       		.byte	0x69
 722 00ff 76000000 		.4byte	0x76
 723 0103 00000000 		.4byte	.LLST0
 724 0107 00       		.byte	0
 725 0108 00       		.byte	0
 726 0109 08       		.uleb128 0x8
 727 010a 5C030000 		.4byte	.LASF19
 728 010e 01       		.byte	0x1
 729 010f 9D       		.byte	0x9d
 730 0110 00000000 		.4byte	.LFB3
 731 0114 20000000 		.4byte	.LFE3-.LFB3
 732 0118 01       		.uleb128 0x1
 733 0119 9C       		.byte	0x9c
 734 011a 2C010000 		.4byte	0x12c
 735 011e 0B       		.uleb128 0xb
 736 011f 2B010000 		.4byte	.LASF21
 737 0123 01       		.byte	0x1
 738 0124 9D       		.byte	0x9d
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 23


 739 0125 6B000000 		.4byte	0x6b
 740 0129 01       		.uleb128 0x1
 741 012a 50       		.byte	0x50
 742 012b 00       		.byte	0
 743 012c 0C       		.uleb128 0xc
 744 012d 82000000 		.4byte	.LASF24
 745 0131 01       		.byte	0x1
 746 0132 2901     		.2byte	0x129
 747 0134 76000000 		.4byte	0x76
 748 0138 00000000 		.4byte	.LFB5
 749 013c 0C000000 		.4byte	.LFE5-.LFB5
 750 0140 01       		.uleb128 0x1
 751 0141 9C       		.byte	0x9c
 752 0142 0D       		.uleb128 0xd
 753 0143 EE000000 		.4byte	.LASF20
 754 0147 01       		.byte	0x1
 755 0148 4C01     		.2byte	0x14c
 756 014a 00000000 		.4byte	.LFB6
 757 014e 14000000 		.4byte	.LFE6-.LFB6
 758 0152 01       		.uleb128 0x1
 759 0153 9C       		.byte	0x9c
 760 0154 69010000 		.4byte	0x169
 761 0158 0E       		.uleb128 0xe
 762 0159 3F010000 		.4byte	.LASF22
 763 015d 01       		.byte	0x1
 764 015e 4C01     		.2byte	0x14c
 765 0160 6B000000 		.4byte	0x6b
 766 0164 13000000 		.4byte	.LLST1
 767 0168 00       		.byte	0
 768 0169 0D       		.uleb128 0xd
 769 016a EC010000 		.4byte	.LASF23
 770 016e 01       		.byte	0x1
 771 016f 6F01     		.2byte	0x16f
 772 0171 00000000 		.4byte	.LFB7
 773 0175 18000000 		.4byte	.LFE7-.LFB7
 774 0179 01       		.uleb128 0x1
 775 017a 9C       		.byte	0x9c
 776 017b 90010000 		.4byte	0x190
 777 017f 0E       		.uleb128 0xe
 778 0180 3F010000 		.4byte	.LASF22
 779 0184 01       		.byte	0x1
 780 0185 6F01     		.2byte	0x16f
 781 0187 6B000000 		.4byte	0x6b
 782 018b 34000000 		.4byte	.LLST2
 783 018f 00       		.byte	0
 784 0190 0C       		.uleb128 0xc
 785 0191 0E020000 		.4byte	.LASF25
 786 0195 01       		.byte	0x1
 787 0196 8401     		.2byte	0x184
 788 0198 6B000000 		.4byte	0x6b
 789 019c 00000000 		.4byte	.LFB8
 790 01a0 10000000 		.4byte	.LFE8-.LFB8
 791 01a4 01       		.uleb128 0x1
 792 01a5 9C       		.byte	0x9c
 793 01a6 0C       		.uleb128 0xc
 794 01a7 4B010000 		.4byte	.LASF26
 795 01ab 01       		.byte	0x1
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 24


 796 01ac D001     		.2byte	0x1d0
 797 01ae 6B000000 		.4byte	0x6b
 798 01b2 00000000 		.4byte	.LFB10
 799 01b6 10000000 		.4byte	.LFE10-.LFB10
 800 01ba 01       		.uleb128 0x1
 801 01bb 9C       		.byte	0x9c
 802 01bc 08       		.uleb128 0x8
 803 01bd 57000000 		.4byte	.LASF27
 804 01c1 01       		.byte	0x1
 805 01c2 C1       		.byte	0xc1
 806 01c3 00000000 		.4byte	.LFB4
 807 01c7 D8000000 		.4byte	.LFE4-.LFB4
 808 01cb 01       		.uleb128 0x1
 809 01cc 9C       		.byte	0x9c
 810 01cd 2D020000 		.4byte	0x22d
 811 01d1 0F       		.uleb128 0xf
 812 01d2 C1000000 		.4byte	.LASF28
 813 01d6 01       		.byte	0x1
 814 01d7 C1       		.byte	0xc1
 815 01d8 76000000 		.4byte	0x76
 816 01dc 55000000 		.4byte	.LLST3
 817 01e0 0F       		.uleb128 0xf
 818 01e1 AC000000 		.4byte	.LASF29
 819 01e5 01       		.byte	0x1
 820 01e6 C1       		.byte	0xc1
 821 01e7 6B000000 		.4byte	0x6b
 822 01eb 76000000 		.4byte	.LLST4
 823 01ef 0A       		.uleb128 0xa
 824 01f0 7A000000 		.4byte	.LASF31
 825 01f4 01       		.byte	0x1
 826 01f5 C4       		.byte	0xc4
 827 01f6 6B000000 		.4byte	0x6b
 828 01fa 97000000 		.4byte	.LLST5
 829 01fe 0A       		.uleb128 0xa
 830 01ff BF010000 		.4byte	.LASF32
 831 0203 01       		.byte	0x1
 832 0204 C6       		.byte	0xc6
 833 0205 6B000000 		.4byte	0x6b
 834 0209 E5000000 		.4byte	.LLST6
 835 020d 10       		.uleb128 0x10
 836 020e C7010000 		.4byte	.LASF30
 837 0212 01       		.byte	0x1
 838 0213 C7       		.byte	0xc7
 839 0214 76000000 		.4byte	0x76
 840 0218 01       		.uleb128 0x1
 841 0219 50       		.byte	0x50
 842 021a 11       		.uleb128 0x11
 843 021b 0A000000 		.4byte	.LVL8
 844 021f A6010000 		.4byte	0x1a6
 845 0223 11       		.uleb128 0x11
 846 0224 10000000 		.4byte	.LVL10
 847 0228 2C010000 		.4byte	0x12c
 848 022c 00       		.byte	0
 849 022d 12       		.uleb128 0x12
 850 022e CC000000 		.4byte	.LASF39
 851 0232 01       		.byte	0x1
 852 0233 A301     		.2byte	0x1a3
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 25


 853 0235 00000000 		.4byte	.LFB9
 854 0239 5C000000 		.4byte	.LFE9-.LFB9
 855 023d 01       		.uleb128 0x1
 856 023e 9C       		.byte	0x9c
 857 023f 0E       		.uleb128 0xe
 858 0240 B5010000 		.4byte	.LASF33
 859 0244 01       		.byte	0x1
 860 0245 A301     		.2byte	0x1a3
 861 0247 6B000000 		.4byte	0x6b
 862 024b F8000000 		.4byte	.LLST7
 863 024f 13       		.uleb128 0x13
 864 0250 29000000 		.4byte	.LASF34
 865 0254 01       		.byte	0x1
 866 0255 A501     		.2byte	0x1a5
 867 0257 76000000 		.4byte	0x76
 868 025b 19010000 		.4byte	.LLST8
 869 025f 14       		.uleb128 0x14
 870 0260 B4000000 		.4byte	.LASF35
 871 0264 01       		.byte	0x1
 872 0265 A601     		.2byte	0x1a6
 873 0267 6B000000 		.4byte	0x6b
 874 026b 01       		.uleb128 0x1
 875 026c 50       		.byte	0x50
 876 026d 11       		.uleb128 0x11
 877 026e 08000000 		.4byte	.LVL24
 878 0272 2C010000 		.4byte	0x12c
 879 0276 11       		.uleb128 0x11
 880 0277 0E000000 		.4byte	.LVL26
 881 027b A6010000 		.4byte	0x1a6
 882 027f 00       		.byte	0
 883 0280 00       		.byte	0
 884              		.section	.debug_abbrev,"",%progbits
 885              	.Ldebug_abbrev0:
 886 0000 01       		.uleb128 0x1
 887 0001 11       		.uleb128 0x11
 888 0002 01       		.byte	0x1
 889 0003 25       		.uleb128 0x25
 890 0004 0E       		.uleb128 0xe
 891 0005 13       		.uleb128 0x13
 892 0006 0B       		.uleb128 0xb
 893 0007 03       		.uleb128 0x3
 894 0008 0E       		.uleb128 0xe
 895 0009 1B       		.uleb128 0x1b
 896 000a 0E       		.uleb128 0xe
 897 000b 55       		.uleb128 0x55
 898 000c 17       		.uleb128 0x17
 899 000d 11       		.uleb128 0x11
 900 000e 01       		.uleb128 0x1
 901 000f 10       		.uleb128 0x10
 902 0010 17       		.uleb128 0x17
 903 0011 00       		.byte	0
 904 0012 00       		.byte	0
 905 0013 02       		.uleb128 0x2
 906 0014 24       		.uleb128 0x24
 907 0015 00       		.byte	0
 908 0016 0B       		.uleb128 0xb
 909 0017 0B       		.uleb128 0xb
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 26


 910 0018 3E       		.uleb128 0x3e
 911 0019 0B       		.uleb128 0xb
 912 001a 03       		.uleb128 0x3
 913 001b 0E       		.uleb128 0xe
 914 001c 00       		.byte	0
 915 001d 00       		.byte	0
 916 001e 03       		.uleb128 0x3
 917 001f 24       		.uleb128 0x24
 918 0020 00       		.byte	0
 919 0021 0B       		.uleb128 0xb
 920 0022 0B       		.uleb128 0xb
 921 0023 3E       		.uleb128 0x3e
 922 0024 0B       		.uleb128 0xb
 923 0025 03       		.uleb128 0x3
 924 0026 08       		.uleb128 0x8
 925 0027 00       		.byte	0
 926 0028 00       		.byte	0
 927 0029 04       		.uleb128 0x4
 928 002a 16       		.uleb128 0x16
 929 002b 00       		.byte	0
 930 002c 03       		.uleb128 0x3
 931 002d 0E       		.uleb128 0xe
 932 002e 3A       		.uleb128 0x3a
 933 002f 0B       		.uleb128 0xb
 934 0030 3B       		.uleb128 0x3b
 935 0031 0B       		.uleb128 0xb
 936 0032 49       		.uleb128 0x49
 937 0033 13       		.uleb128 0x13
 938 0034 00       		.byte	0
 939 0035 00       		.byte	0
 940 0036 05       		.uleb128 0x5
 941 0037 16       		.uleb128 0x16
 942 0038 00       		.byte	0
 943 0039 03       		.uleb128 0x3
 944 003a 0E       		.uleb128 0xe
 945 003b 3A       		.uleb128 0x3a
 946 003c 0B       		.uleb128 0xb
 947 003d 3B       		.uleb128 0x3b
 948 003e 05       		.uleb128 0x5
 949 003f 49       		.uleb128 0x49
 950 0040 13       		.uleb128 0x13
 951 0041 00       		.byte	0
 952 0042 00       		.byte	0
 953 0043 06       		.uleb128 0x6
 954 0044 35       		.uleb128 0x35
 955 0045 00       		.byte	0
 956 0046 49       		.uleb128 0x49
 957 0047 13       		.uleb128 0x13
 958 0048 00       		.byte	0
 959 0049 00       		.byte	0
 960 004a 07       		.uleb128 0x7
 961 004b 2E       		.uleb128 0x2e
 962 004c 00       		.byte	0
 963 004d 3F       		.uleb128 0x3f
 964 004e 19       		.uleb128 0x19
 965 004f 03       		.uleb128 0x3
 966 0050 0E       		.uleb128 0xe
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 27


 967 0051 3A       		.uleb128 0x3a
 968 0052 0B       		.uleb128 0xb
 969 0053 3B       		.uleb128 0x3b
 970 0054 0B       		.uleb128 0xb
 971 0055 27       		.uleb128 0x27
 972 0056 19       		.uleb128 0x19
 973 0057 11       		.uleb128 0x11
 974 0058 01       		.uleb128 0x1
 975 0059 12       		.uleb128 0x12
 976 005a 06       		.uleb128 0x6
 977 005b 40       		.uleb128 0x40
 978 005c 18       		.uleb128 0x18
 979 005d 9742     		.uleb128 0x2117
 980 005f 19       		.uleb128 0x19
 981 0060 00       		.byte	0
 982 0061 00       		.byte	0
 983 0062 08       		.uleb128 0x8
 984 0063 2E       		.uleb128 0x2e
 985 0064 01       		.byte	0x1
 986 0065 3F       		.uleb128 0x3f
 987 0066 19       		.uleb128 0x19
 988 0067 03       		.uleb128 0x3
 989 0068 0E       		.uleb128 0xe
 990 0069 3A       		.uleb128 0x3a
 991 006a 0B       		.uleb128 0xb
 992 006b 3B       		.uleb128 0x3b
 993 006c 0B       		.uleb128 0xb
 994 006d 27       		.uleb128 0x27
 995 006e 19       		.uleb128 0x19
 996 006f 11       		.uleb128 0x11
 997 0070 01       		.uleb128 0x1
 998 0071 12       		.uleb128 0x12
 999 0072 06       		.uleb128 0x6
 1000 0073 40       		.uleb128 0x40
 1001 0074 18       		.uleb128 0x18
 1002 0075 9742     		.uleb128 0x2117
 1003 0077 19       		.uleb128 0x19
 1004 0078 01       		.uleb128 0x1
 1005 0079 13       		.uleb128 0x13
 1006 007a 00       		.byte	0
 1007 007b 00       		.byte	0
 1008 007c 09       		.uleb128 0x9
 1009 007d 0B       		.uleb128 0xb
 1010 007e 01       		.byte	0x1
 1011 007f 11       		.uleb128 0x11
 1012 0080 01       		.uleb128 0x1
 1013 0081 12       		.uleb128 0x12
 1014 0082 06       		.uleb128 0x6
 1015 0083 00       		.byte	0
 1016 0084 00       		.byte	0
 1017 0085 0A       		.uleb128 0xa
 1018 0086 34       		.uleb128 0x34
 1019 0087 00       		.byte	0
 1020 0088 03       		.uleb128 0x3
 1021 0089 0E       		.uleb128 0xe
 1022 008a 3A       		.uleb128 0x3a
 1023 008b 0B       		.uleb128 0xb
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 28


 1024 008c 3B       		.uleb128 0x3b
 1025 008d 0B       		.uleb128 0xb
 1026 008e 49       		.uleb128 0x49
 1027 008f 13       		.uleb128 0x13
 1028 0090 02       		.uleb128 0x2
 1029 0091 17       		.uleb128 0x17
 1030 0092 00       		.byte	0
 1031 0093 00       		.byte	0
 1032 0094 0B       		.uleb128 0xb
 1033 0095 05       		.uleb128 0x5
 1034 0096 00       		.byte	0
 1035 0097 03       		.uleb128 0x3
 1036 0098 0E       		.uleb128 0xe
 1037 0099 3A       		.uleb128 0x3a
 1038 009a 0B       		.uleb128 0xb
 1039 009b 3B       		.uleb128 0x3b
 1040 009c 0B       		.uleb128 0xb
 1041 009d 49       		.uleb128 0x49
 1042 009e 13       		.uleb128 0x13
 1043 009f 02       		.uleb128 0x2
 1044 00a0 18       		.uleb128 0x18
 1045 00a1 00       		.byte	0
 1046 00a2 00       		.byte	0
 1047 00a3 0C       		.uleb128 0xc
 1048 00a4 2E       		.uleb128 0x2e
 1049 00a5 00       		.byte	0
 1050 00a6 3F       		.uleb128 0x3f
 1051 00a7 19       		.uleb128 0x19
 1052 00a8 03       		.uleb128 0x3
 1053 00a9 0E       		.uleb128 0xe
 1054 00aa 3A       		.uleb128 0x3a
 1055 00ab 0B       		.uleb128 0xb
 1056 00ac 3B       		.uleb128 0x3b
 1057 00ad 05       		.uleb128 0x5
 1058 00ae 27       		.uleb128 0x27
 1059 00af 19       		.uleb128 0x19
 1060 00b0 49       		.uleb128 0x49
 1061 00b1 13       		.uleb128 0x13
 1062 00b2 11       		.uleb128 0x11
 1063 00b3 01       		.uleb128 0x1
 1064 00b4 12       		.uleb128 0x12
 1065 00b5 06       		.uleb128 0x6
 1066 00b6 40       		.uleb128 0x40
 1067 00b7 18       		.uleb128 0x18
 1068 00b8 9742     		.uleb128 0x2117
 1069 00ba 19       		.uleb128 0x19
 1070 00bb 00       		.byte	0
 1071 00bc 00       		.byte	0
 1072 00bd 0D       		.uleb128 0xd
 1073 00be 2E       		.uleb128 0x2e
 1074 00bf 01       		.byte	0x1
 1075 00c0 3F       		.uleb128 0x3f
 1076 00c1 19       		.uleb128 0x19
 1077 00c2 03       		.uleb128 0x3
 1078 00c3 0E       		.uleb128 0xe
 1079 00c4 3A       		.uleb128 0x3a
 1080 00c5 0B       		.uleb128 0xb
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 29


 1081 00c6 3B       		.uleb128 0x3b
 1082 00c7 05       		.uleb128 0x5
 1083 00c8 27       		.uleb128 0x27
 1084 00c9 19       		.uleb128 0x19
 1085 00ca 11       		.uleb128 0x11
 1086 00cb 01       		.uleb128 0x1
 1087 00cc 12       		.uleb128 0x12
 1088 00cd 06       		.uleb128 0x6
 1089 00ce 40       		.uleb128 0x40
 1090 00cf 18       		.uleb128 0x18
 1091 00d0 9742     		.uleb128 0x2117
 1092 00d2 19       		.uleb128 0x19
 1093 00d3 01       		.uleb128 0x1
 1094 00d4 13       		.uleb128 0x13
 1095 00d5 00       		.byte	0
 1096 00d6 00       		.byte	0
 1097 00d7 0E       		.uleb128 0xe
 1098 00d8 05       		.uleb128 0x5
 1099 00d9 00       		.byte	0
 1100 00da 03       		.uleb128 0x3
 1101 00db 0E       		.uleb128 0xe
 1102 00dc 3A       		.uleb128 0x3a
 1103 00dd 0B       		.uleb128 0xb
 1104 00de 3B       		.uleb128 0x3b
 1105 00df 05       		.uleb128 0x5
 1106 00e0 49       		.uleb128 0x49
 1107 00e1 13       		.uleb128 0x13
 1108 00e2 02       		.uleb128 0x2
 1109 00e3 17       		.uleb128 0x17
 1110 00e4 00       		.byte	0
 1111 00e5 00       		.byte	0
 1112 00e6 0F       		.uleb128 0xf
 1113 00e7 05       		.uleb128 0x5
 1114 00e8 00       		.byte	0
 1115 00e9 03       		.uleb128 0x3
 1116 00ea 0E       		.uleb128 0xe
 1117 00eb 3A       		.uleb128 0x3a
 1118 00ec 0B       		.uleb128 0xb
 1119 00ed 3B       		.uleb128 0x3b
 1120 00ee 0B       		.uleb128 0xb
 1121 00ef 49       		.uleb128 0x49
 1122 00f0 13       		.uleb128 0x13
 1123 00f1 02       		.uleb128 0x2
 1124 00f2 17       		.uleb128 0x17
 1125 00f3 00       		.byte	0
 1126 00f4 00       		.byte	0
 1127 00f5 10       		.uleb128 0x10
 1128 00f6 34       		.uleb128 0x34
 1129 00f7 00       		.byte	0
 1130 00f8 03       		.uleb128 0x3
 1131 00f9 0E       		.uleb128 0xe
 1132 00fa 3A       		.uleb128 0x3a
 1133 00fb 0B       		.uleb128 0xb
 1134 00fc 3B       		.uleb128 0x3b
 1135 00fd 0B       		.uleb128 0xb
 1136 00fe 49       		.uleb128 0x49
 1137 00ff 13       		.uleb128 0x13
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 30


 1138 0100 02       		.uleb128 0x2
 1139 0101 18       		.uleb128 0x18
 1140 0102 00       		.byte	0
 1141 0103 00       		.byte	0
 1142 0104 11       		.uleb128 0x11
 1143 0105 898201   		.uleb128 0x4109
 1144 0108 00       		.byte	0
 1145 0109 11       		.uleb128 0x11
 1146 010a 01       		.uleb128 0x1
 1147 010b 31       		.uleb128 0x31
 1148 010c 13       		.uleb128 0x13
 1149 010d 00       		.byte	0
 1150 010e 00       		.byte	0
 1151 010f 12       		.uleb128 0x12
 1152 0110 2E       		.uleb128 0x2e
 1153 0111 01       		.byte	0x1
 1154 0112 3F       		.uleb128 0x3f
 1155 0113 19       		.uleb128 0x19
 1156 0114 03       		.uleb128 0x3
 1157 0115 0E       		.uleb128 0xe
 1158 0116 3A       		.uleb128 0x3a
 1159 0117 0B       		.uleb128 0xb
 1160 0118 3B       		.uleb128 0x3b
 1161 0119 05       		.uleb128 0x5
 1162 011a 27       		.uleb128 0x27
 1163 011b 19       		.uleb128 0x19
 1164 011c 11       		.uleb128 0x11
 1165 011d 01       		.uleb128 0x1
 1166 011e 12       		.uleb128 0x12
 1167 011f 06       		.uleb128 0x6
 1168 0120 40       		.uleb128 0x40
 1169 0121 18       		.uleb128 0x18
 1170 0122 9742     		.uleb128 0x2117
 1171 0124 19       		.uleb128 0x19
 1172 0125 00       		.byte	0
 1173 0126 00       		.byte	0
 1174 0127 13       		.uleb128 0x13
 1175 0128 34       		.uleb128 0x34
 1176 0129 00       		.byte	0
 1177 012a 03       		.uleb128 0x3
 1178 012b 0E       		.uleb128 0xe
 1179 012c 3A       		.uleb128 0x3a
 1180 012d 0B       		.uleb128 0xb
 1181 012e 3B       		.uleb128 0x3b
 1182 012f 05       		.uleb128 0x5
 1183 0130 49       		.uleb128 0x49
 1184 0131 13       		.uleb128 0x13
 1185 0132 02       		.uleb128 0x2
 1186 0133 17       		.uleb128 0x17
 1187 0134 00       		.byte	0
 1188 0135 00       		.byte	0
 1189 0136 14       		.uleb128 0x14
 1190 0137 34       		.uleb128 0x34
 1191 0138 00       		.byte	0
 1192 0139 03       		.uleb128 0x3
 1193 013a 0E       		.uleb128 0xe
 1194 013b 3A       		.uleb128 0x3a
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 31


 1195 013c 0B       		.uleb128 0xb
 1196 013d 3B       		.uleb128 0x3b
 1197 013e 05       		.uleb128 0x5
 1198 013f 49       		.uleb128 0x49
 1199 0140 13       		.uleb128 0x13
 1200 0141 02       		.uleb128 0x2
 1201 0142 18       		.uleb128 0x18
 1202 0143 00       		.byte	0
 1203 0144 00       		.byte	0
 1204 0145 00       		.byte	0
 1205              		.section	.debug_loc,"",%progbits
 1206              	.Ldebug_loc0:
 1207              	.LLST0:
 1208 0000 2A000000 		.4byte	.LVL0
 1209 0004 5A000000 		.4byte	.LVL1
 1210 0008 0100     		.2byte	0x1
 1211 000a 52       		.byte	0x52
 1212 000b 00000000 		.4byte	0
 1213 000f 00000000 		.4byte	0
 1214              	.LLST1:
 1215 0013 00000000 		.4byte	.LVL3
 1216 0017 08000000 		.4byte	.LVL4
 1217 001b 0100     		.2byte	0x1
 1218 001d 50       		.byte	0x50
 1219 001e 08000000 		.4byte	.LVL4
 1220 0022 14000000 		.4byte	.LFE6
 1221 0026 0400     		.2byte	0x4
 1222 0028 F3       		.byte	0xf3
 1223 0029 01       		.uleb128 0x1
 1224 002a 50       		.byte	0x50
 1225 002b 9F       		.byte	0x9f
 1226 002c 00000000 		.4byte	0
 1227 0030 00000000 		.4byte	0
 1228              	.LLST2:
 1229 0034 00000000 		.4byte	.LVL5
 1230 0038 06000000 		.4byte	.LVL6
 1231 003c 0100     		.2byte	0x1
 1232 003e 50       		.byte	0x50
 1233 003f 06000000 		.4byte	.LVL6
 1234 0043 18000000 		.4byte	.LFE7
 1235 0047 0400     		.2byte	0x4
 1236 0049 F3       		.byte	0xf3
 1237 004a 01       		.uleb128 0x1
 1238 004b 50       		.byte	0x50
 1239 004c 9F       		.byte	0x9f
 1240 004d 00000000 		.4byte	0
 1241 0051 00000000 		.4byte	0
 1242              	.LLST3:
 1243 0055 00000000 		.4byte	.LVL7
 1244 0059 09000000 		.4byte	.LVL8-1
 1245 005d 0100     		.2byte	0x1
 1246 005f 50       		.byte	0x50
 1247 0060 09000000 		.4byte	.LVL8-1
 1248 0064 D8000000 		.4byte	.LFE4
 1249 0068 0400     		.2byte	0x4
 1250 006a F3       		.byte	0xf3
 1251 006b 01       		.uleb128 0x1
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 32


 1252 006c 50       		.byte	0x50
 1253 006d 9F       		.byte	0x9f
 1254 006e 00000000 		.4byte	0
 1255 0072 00000000 		.4byte	0
 1256              	.LLST4:
 1257 0076 00000000 		.4byte	.LVL7
 1258 007a 09000000 		.4byte	.LVL8-1
 1259 007e 0100     		.2byte	0x1
 1260 0080 51       		.byte	0x51
 1261 0081 09000000 		.4byte	.LVL8-1
 1262 0085 D8000000 		.4byte	.LFE4
 1263 0089 0400     		.2byte	0x4
 1264 008b F3       		.byte	0xf3
 1265 008c 01       		.uleb128 0x1
 1266 008d 51       		.byte	0x51
 1267 008e 9F       		.byte	0x9f
 1268 008f 00000000 		.4byte	0
 1269 0093 00000000 		.4byte	0
 1270              	.LLST5:
 1271 0097 1C000000 		.4byte	.LVL11
 1272 009b 2A000000 		.4byte	.LVL12
 1273 009f 0100     		.2byte	0x1
 1274 00a1 52       		.byte	0x52
 1275 00a2 34000000 		.4byte	.LVL13
 1276 00a6 36000000 		.4byte	.LVL14
 1277 00aa 0100     		.2byte	0x1
 1278 00ac 52       		.byte	0x52
 1279 00ad 36000000 		.4byte	.LVL14
 1280 00b1 38000000 		.4byte	.LVL15
 1281 00b5 0500     		.2byte	0x5
 1282 00b7 73       		.byte	0x73
 1283 00b8 00       		.sleb128 0
 1284 00b9 31       		.byte	0x31
 1285 00ba 1A       		.byte	0x1a
 1286 00bb 9F       		.byte	0x9f
 1287 00bc 44000000 		.4byte	.LVL16
 1288 00c0 A2000000 		.4byte	.LVL18
 1289 00c4 0100     		.2byte	0x1
 1290 00c6 52       		.byte	0x52
 1291 00c7 A4000000 		.4byte	.LVL19
 1292 00cb A6000000 		.4byte	.LVL20
 1293 00cf 0100     		.2byte	0x1
 1294 00d1 52       		.byte	0x52
 1295 00d2 B6000000 		.4byte	.LVL21
 1296 00d6 C2000000 		.4byte	.LVL22
 1297 00da 0100     		.2byte	0x1
 1298 00dc 52       		.byte	0x52
 1299 00dd 00000000 		.4byte	0
 1300 00e1 00000000 		.4byte	0
 1301              	.LLST6:
 1302 00e5 0C000000 		.4byte	.LVL9
 1303 00e9 4E000000 		.4byte	.LVL17
 1304 00ed 0100     		.2byte	0x1
 1305 00ef 54       		.byte	0x54
 1306 00f0 00000000 		.4byte	0
 1307 00f4 00000000 		.4byte	0
 1308              	.LLST7:
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 33


 1309 00f8 00000000 		.4byte	.LVL23
 1310 00fc 07000000 		.4byte	.LVL24-1
 1311 0100 0100     		.2byte	0x1
 1312 0102 50       		.byte	0x50
 1313 0103 07000000 		.4byte	.LVL24-1
 1314 0107 5C000000 		.4byte	.LFE9
 1315 010b 0400     		.2byte	0x4
 1316 010d F3       		.byte	0xf3
 1317 010e 01       		.uleb128 0x1
 1318 010f 50       		.byte	0x50
 1319 0110 9F       		.byte	0x9f
 1320 0111 00000000 		.4byte	0
 1321 0115 00000000 		.4byte	0
 1322              	.LLST8:
 1323 0119 0A000000 		.4byte	.LVL25
 1324 011d 56000000 		.4byte	.LVL29
 1325 0121 0100     		.2byte	0x1
 1326 0123 55       		.byte	0x55
 1327 0124 00000000 		.4byte	0
 1328 0128 00000000 		.4byte	0
 1329              		.section	.debug_aranges,"",%progbits
 1330 0000 6C000000 		.4byte	0x6c
 1331 0004 0200     		.2byte	0x2
 1332 0006 00000000 		.4byte	.Ldebug_info0
 1333 000a 04       		.byte	0x4
 1334 000b 00       		.byte	0
 1335 000c 0000     		.2byte	0
 1336 000e 0000     		.2byte	0
 1337 0010 00000000 		.4byte	.LFB0
 1338 0014 1C000000 		.4byte	.LFE0-.LFB0
 1339 0018 00000000 		.4byte	.LFB1
 1340 001c 1C000000 		.4byte	.LFE1-.LFB1
 1341 0020 00000000 		.4byte	.LFB2
 1342 0024 6C000000 		.4byte	.LFE2-.LFB2
 1343 0028 00000000 		.4byte	.LFB3
 1344 002c 20000000 		.4byte	.LFE3-.LFB3
 1345 0030 00000000 		.4byte	.LFB5
 1346 0034 0C000000 		.4byte	.LFE5-.LFB5
 1347 0038 00000000 		.4byte	.LFB6
 1348 003c 14000000 		.4byte	.LFE6-.LFB6
 1349 0040 00000000 		.4byte	.LFB7
 1350 0044 18000000 		.4byte	.LFE7-.LFB7
 1351 0048 00000000 		.4byte	.LFB8
 1352 004c 10000000 		.4byte	.LFE8-.LFB8
 1353 0050 00000000 		.4byte	.LFB10
 1354 0054 10000000 		.4byte	.LFE10-.LFB10
 1355 0058 00000000 		.4byte	.LFB4
 1356 005c D8000000 		.4byte	.LFE4-.LFB4
 1357 0060 00000000 		.4byte	.LFB9
 1358 0064 5C000000 		.4byte	.LFE9-.LFB9
 1359 0068 00000000 		.4byte	0
 1360 006c 00000000 		.4byte	0
 1361              		.section	.debug_ranges,"",%progbits
 1362              	.Ldebug_ranges0:
 1363 0000 00000000 		.4byte	.LFB0
 1364 0004 1C000000 		.4byte	.LFE0
 1365 0008 00000000 		.4byte	.LFB1
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 34


 1366 000c 1C000000 		.4byte	.LFE1
 1367 0010 00000000 		.4byte	.LFB2
 1368 0014 6C000000 		.4byte	.LFE2
 1369 0018 00000000 		.4byte	.LFB3
 1370 001c 20000000 		.4byte	.LFE3
 1371 0020 00000000 		.4byte	.LFB5
 1372 0024 0C000000 		.4byte	.LFE5
 1373 0028 00000000 		.4byte	.LFB6
 1374 002c 14000000 		.4byte	.LFE6
 1375 0030 00000000 		.4byte	.LFB7
 1376 0034 18000000 		.4byte	.LFE7
 1377 0038 00000000 		.4byte	.LFB8
 1378 003c 10000000 		.4byte	.LFE8
 1379 0040 00000000 		.4byte	.LFB10
 1380 0044 10000000 		.4byte	.LFE10
 1381 0048 00000000 		.4byte	.LFB4
 1382 004c D8000000 		.4byte	.LFE4
 1383 0050 00000000 		.4byte	.LFB9
 1384 0054 5C000000 		.4byte	.LFE9
 1385 0058 00000000 		.4byte	0
 1386 005c 00000000 		.4byte	0
 1387              		.section	.debug_line,"",%progbits
 1388              	.Ldebug_line0:
 1389 0000 7A010000 		.section	.debug_str,"MS",%progbits,1
 1389      02004C00 
 1389      00000201 
 1389      FB0E0D00 
 1389      01010101 
 1390              	.LASF37:
 1391 0000 47656E65 		.ascii	"Generated_Source\\PSoC5\\UART_1_IntClock.c\000"
 1391      72617465 
 1391      645F536F 
 1391      75726365 
 1391      5C50536F 
 1392              	.LASF34:
 1393 0029 63757272 		.ascii	"currDiv\000"
 1393      44697600 
 1394              	.LASF15:
 1395 0031 72656731 		.ascii	"reg16\000"
 1395      3600
 1396              	.LASF2:
 1397 0037 73686F72 		.ascii	"short int\000"
 1397      7420696E 
 1397      7400
 1398              	.LASF16:
 1399 0041 55415254 		.ascii	"UART_1_IntClock_Start\000"
 1399      5F315F49 
 1399      6E74436C 
 1399      6F636B5F 
 1399      53746172 
 1400              	.LASF27:
 1401 0057 55415254 		.ascii	"UART_1_IntClock_SetDividerRegister\000"
 1401      5F315F49 
 1401      6E74436C 
 1401      6F636B5F 
 1401      53657444 
 1402              	.LASF31:
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 35


 1403 007a 656E6162 		.ascii	"enabled\000"
 1403      6C656400 
 1404              	.LASF24:
 1405 0082 55415254 		.ascii	"UART_1_IntClock_GetDividerRegister\000"
 1405      5F315F49 
 1405      6E74436C 
 1405      6F636B5F 
 1405      47657444 
 1406              	.LASF10:
 1407 00a5 75696E74 		.ascii	"uint16\000"
 1407      313600
 1408              	.LASF29:
 1409 00ac 72657374 		.ascii	"restart\000"
 1409      61727400 
 1410              	.LASF35:
 1411 00b4 6F6C6453 		.ascii	"oldSrc\000"
 1411      726300
 1412              	.LASF9:
 1413 00bb 75696E74 		.ascii	"uint8\000"
 1413      3800
 1414              	.LASF28:
 1415 00c1 636C6B44 		.ascii	"clkDivider\000"
 1415      69766964 
 1415      657200
 1416              	.LASF39:
 1417 00cc 55415254 		.ascii	"UART_1_IntClock_SetSourceRegister\000"
 1417      5F315F49 
 1417      6E74436C 
 1417      6F636B5F 
 1417      53657453 
 1418              	.LASF20:
 1419 00ee 55415254 		.ascii	"UART_1_IntClock_SetModeRegister\000"
 1419      5F315F49 
 1419      6E74436C 
 1419      6F636B5F 
 1419      5365744D 
 1420              	.LASF11:
 1421 010e 666C6F61 		.ascii	"float\000"
 1421      7400
 1422              	.LASF6:
 1423 0114 6C6F6E67 		.ascii	"long long int\000"
 1423      206C6F6E 
 1423      6720696E 
 1423      7400
 1424              	.LASF4:
 1425 0122 6C6F6E67 		.ascii	"long int\000"
 1425      20696E74 
 1425      00
 1426              	.LASF21:
 1427 012b 73746174 		.ascii	"state\000"
 1427      6500
 1428              	.LASF1:
 1429 0131 756E7369 		.ascii	"unsigned char\000"
 1429      676E6564 
 1429      20636861 
 1429      7200
 1430              	.LASF22:
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 36


 1431 013f 6D6F6465 		.ascii	"modeBitMask\000"
 1431      4269744D 
 1431      61736B00 
 1432              	.LASF26:
 1433 014b 55415254 		.ascii	"UART_1_IntClock_GetSourceRegister\000"
 1433      5F315F49 
 1433      6E74436C 
 1433      6F636B5F 
 1433      47657453 
 1434              	.LASF0:
 1435 016d 7369676E 		.ascii	"signed char\000"
 1435      65642063 
 1435      68617200 
 1436              	.LASF7:
 1437 0179 6C6F6E67 		.ascii	"long long unsigned int\000"
 1437      206C6F6E 
 1437      6720756E 
 1437      7369676E 
 1437      65642069 
 1438              	.LASF8:
 1439 0190 756E7369 		.ascii	"unsigned int\000"
 1439      676E6564 
 1439      20696E74 
 1439      00
 1440              	.LASF3:
 1441 019d 73686F72 		.ascii	"short unsigned int\000"
 1441      7420756E 
 1441      7369676E 
 1441      65642069 
 1441      6E7400
 1442              	.LASF13:
 1443 01b0 63686172 		.ascii	"char\000"
 1443      00
 1444              	.LASF33:
 1445 01b5 636C6B53 		.ascii	"clkSource\000"
 1445      6F757263 
 1445      6500
 1446              	.LASF32:
 1447 01bf 63757272 		.ascii	"currSrc\000"
 1447      53726300 
 1448              	.LASF30:
 1449 01c7 6F6C6444 		.ascii	"oldDivider\000"
 1449      69766964 
 1449      657200
 1450              	.LASF18:
 1451 01d2 55415254 		.ascii	"UART_1_IntClock_StopBlock\000"
 1451      5F315F49 
 1451      6E74436C 
 1451      6F636B5F 
 1451      53746F70 
 1452              	.LASF23:
 1453 01ec 55415254 		.ascii	"UART_1_IntClock_ClearModeRegister\000"
 1453      5F315F49 
 1453      6E74436C 
 1453      6F636B5F 
 1453      436C6561 
 1454              	.LASF25:
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 37


 1455 020e 55415254 		.ascii	"UART_1_IntClock_GetModeRegister\000"
 1455      5F315F49 
 1455      6E74436C 
 1455      6F636B5F 
 1455      4765744D 
 1456              	.LASF14:
 1457 022e 72656738 		.ascii	"reg8\000"
 1457      00
 1458              	.LASF5:
 1459 0233 6C6F6E67 		.ascii	"long unsigned int\000"
 1459      20756E73 
 1459      69676E65 
 1459      6420696E 
 1459      7400
 1460              	.LASF12:
 1461 0245 646F7562 		.ascii	"double\000"
 1461      6C6500
 1462              	.LASF38:
 1463 024c 433A5C55 		.ascii	"C:\\Users\\shiyu\\Documents\\GitHub\\MUR\\MCU_PSOC\\"
 1463      73657273 
 1463      5C736869 
 1463      79755C44 
 1463      6F63756D 
 1464 0279 4272616E 		.ascii	"Branches\\NOV\\PCB_CAN_ORION_Interrupt_PSOC_A_5\\SA"
 1464      63686573 
 1464      5C4E4F56 
 1464      5C504342 
 1464      5F43414E 
 1465 02a9 52204578 		.ascii	"R Example.cydsn\000"
 1465      616D706C 
 1465      652E6379 
 1465      64736E00 
 1466              	.LASF17:
 1467 02b9 55415254 		.ascii	"UART_1_IntClock_Stop\000"
 1467      5F315F49 
 1467      6E74436C 
 1467      6F636B5F 
 1467      53746F70 
 1468              	.LASF36:
 1469 02ce 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1469      43313120 
 1469      352E342E 
 1469      31203230 
 1469      31363036 
 1470 0301 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 1470      20726576 
 1470      6973696F 
 1470      6E203233 
 1470      37373135 
 1471 0334 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1471      66756E63 
 1471      74696F6E 
 1471      2D736563 
 1471      74696F6E 
 1472              	.LASF19:
 1473 035c 55415254 		.ascii	"UART_1_IntClock_StandbyPower\000"
 1473      5F315F49 
ARM GAS  C:\Users\shiyu\AppData\Local\Temp\ccgPX2iW.s 			page 38


 1473      6E74436C 
 1473      6F636B5F 
 1473      5374616E 
 1474              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
