Simulator report for CP
Thu Apr 24 22:17:22 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 94 nodes     ;
; Simulation Coverage         ;      33.01 % ;
; Total Number of Transitions ; 498          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Functional   ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; End time                                                                                   ; 3 ms         ;               ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; Model/CU.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      33.01 % ;
; Total nodes checked                                 ; 94           ;
; Total output ports checked                          ; 103          ;
; Total output ports with complete 1/0-value coverage ; 34           ;
; Total output ports with no 1/0-value coverage       ; 64           ;
; Total output ports with no 1-value coverage         ; 67           ;
; Total output ports with no 0-value coverage         ; 66           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                ; Output Port Name                                                                                            ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |CU|CTRL_ACCESS[6]                                                                                       ; |CU|CTRL_ACCESS[6]                                                                                          ; pin_out          ;
; |CU|CTRL_ACCESS[5]                                                                                       ; |CU|CTRL_ACCESS[5]                                                                                          ; pin_out          ;
; |CU|CTRL_ACCESS[4]                                                                                       ; |CU|CTRL_ACCESS[4]                                                                                          ; pin_out          ;
; |CU|CTRL_ACCESS[3]                                                                                       ; |CU|CTRL_ACCESS[3]                                                                                          ; pin_out          ;
; |CU|CTRL_ACCESS[2]                                                                                       ; |CU|CTRL_ACCESS[2]                                                                                          ; pin_out          ;
; |CU|CTRL_ACCESS[1]                                                                                       ; |CU|CTRL_ACCESS[1]                                                                                          ; pin_out          ;
; |CU|CTRL_REQ[8]                                                                                          ; |CU|CTRL_REQ[8]                                                                                             ; out              ;
; |CU|CTRL_REQ[7]                                                                                          ; |CU|CTRL_REQ[7]                                                                                             ; out              ;
; |CU|CTRL_REQ[6]                                                                                          ; |CU|CTRL_REQ[6]                                                                                             ; out              ;
; |CU|CTRL_REQ[5]                                                                                          ; |CU|CTRL_REQ[5]                                                                                             ; out              ;
; |CU|CTRL_REQ[4]                                                                                          ; |CU|CTRL_REQ[4]                                                                                             ; out              ;
; |CU|CTRL_REQ[3]                                                                                          ; |CU|CTRL_REQ[3]                                                                                             ; out              ;
; |CU|CTRL_REQ[2]                                                                                          ; |CU|CTRL_REQ[2]                                                                                             ; out              ;
; |CU|CTRL_REQ[1]                                                                                          ; |CU|CTRL_REQ[1]                                                                                             ; out              ;
; |CU|inst5                                                                                                ; |CU|inst5                                                                                                   ; regout           ;
; |CU|clk                                                                                                  ; |CU|clk                                                                                                     ; out              ;
; |CU|inst1                                                                                                ; |CU|inst1                                                                                                   ; out0             ;
; |CU|inst6                                                                                                ; |CU|inst6                                                                                                   ; out0             ;
; |CU|inst10                                                                                               ; |CU|inst10                                                                                                  ; regout           ;
; |CU|inst8                                                                                                ; |CU|inst8                                                                                                   ; out0             ;
; |CU|inst14                                                                                               ; |CU|inst14                                                                                                  ; regout           ;
; |CU|inst15                                                                                               ; |CU|inst15                                                                                                  ; out0             ;
; |CU|inst20                                                                                               ; |CU|inst20                                                                                                  ; regout           ;
; |CU|inst21                                                                                               ; |CU|inst21                                                                                                  ; out0             ;
; |CU|PC[0]                                                                                                ; |CU|PC[0]                                                                                                   ; pin_out          ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~20                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~20                    ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~23                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~23                    ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~26                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~26                    ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita0   ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita0      ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita0   ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita1   ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita1      ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita1   ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita2   ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita2      ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[0] ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[0]               ; regout           ;
+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                       ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |CU|CTRL[10]                                                                                                           ; |CU|CTRL[10]                                                                                                           ; pin_out          ;
; |CU|CTRL[9]                                                                                                            ; |CU|CTRL[9]                                                                                                            ; pin_out          ;
; |CU|CTRL[8]                                                                                                            ; |CU|CTRL[8]                                                                                                            ; pin_out          ;
; |CU|CTRL[7]                                                                                                            ; |CU|CTRL[7]                                                                                                            ; pin_out          ;
; |CU|CTRL[6]                                                                                                            ; |CU|CTRL[6]                                                                                                            ; pin_out          ;
; |CU|CTRL[5]                                                                                                            ; |CU|CTRL[5]                                                                                                            ; pin_out          ;
; |CU|CTRL[4]                                                                                                            ; |CU|CTRL[4]                                                                                                            ; pin_out          ;
; |CU|CTRL[3]                                                                                                            ; |CU|CTRL[3]                                                                                                            ; pin_out          ;
; |CU|CTRL[2]                                                                                                            ; |CU|CTRL[2]                                                                                                            ; pin_out          ;
; |CU|CTRL[1]                                                                                                            ; |CU|CTRL[1]                                                                                                            ; pin_out          ;
; |CU|CTRL[0]                                                                                                            ; |CU|CTRL[0]                                                                                                            ; pin_out          ;
; |CU|CTRL_ACCESS[0]                                                                                                     ; |CU|CTRL_ACCESS[0]                                                                                                     ; pin_out          ;
; |CU|inst27                                                                                                             ; |CU|inst27                                                                                                             ; out0             ;
; |CU|CTRL_REQ[0]                                                                                                        ; |CU|CTRL_REQ[0]                                                                                                        ; out              ;
; |CU|PC[8]                                                                                                              ; |CU|PC[8]                                                                                                              ; pin_out          ;
; |CU|PC[7]                                                                                                              ; |CU|PC[7]                                                                                                              ; pin_out          ;
; |CU|PC[6]                                                                                                              ; |CU|PC[6]                                                                                                              ; pin_out          ;
; |CU|PC[5]                                                                                                              ; |CU|PC[5]                                                                                                              ; pin_out          ;
; |CU|PC[4]                                                                                                              ; |CU|PC[4]                                                                                                              ; pin_out          ;
; |CU|PC[3]                                                                                                              ; |CU|PC[3]                                                                                                              ; pin_out          ;
; |CU|PC[2]                                                                                                              ; |CU|PC[2]                                                                                                              ; pin_out          ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~2                                ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~2                                ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~5                                ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~5                                ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~8                                ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~8                                ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~11                               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~11                               ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~14                               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~14                               ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~17                               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~17                               ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cout_actual                        ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cout_actual                        ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita2                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita3                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita3                 ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita3                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita4                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita4                 ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita4                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita4~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita5                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita5                 ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita5                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita5~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita6                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita6                 ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita6                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita6~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita7                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita7                 ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita7                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita7~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita8                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita8                 ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita8                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita8~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[8]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[8]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[7]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[7]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[6]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[6]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[5]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[5]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[4]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[4]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[3]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[3]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[2]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[2]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|aneb_result_wire[0] ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|aneb_result_wire[0] ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[5]        ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[5]        ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[4]        ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[4]        ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[3]        ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[3]        ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[2]        ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[2]        ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|_~0                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|_~0                 ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[0]~8      ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[0]~8      ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[0]        ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[0]        ; out0             ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[10]                                                      ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[10]                                                      ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[9]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[9]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                       ; out              ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                       ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |CU|CTRL[10]                                                                                                           ; |CU|CTRL[10]                                                                                                           ; pin_out          ;
; |CU|CTRL[9]                                                                                                            ; |CU|CTRL[9]                                                                                                            ; pin_out          ;
; |CU|CTRL[8]                                                                                                            ; |CU|CTRL[8]                                                                                                            ; pin_out          ;
; |CU|CTRL[7]                                                                                                            ; |CU|CTRL[7]                                                                                                            ; pin_out          ;
; |CU|CTRL[6]                                                                                                            ; |CU|CTRL[6]                                                                                                            ; pin_out          ;
; |CU|CTRL[5]                                                                                                            ; |CU|CTRL[5]                                                                                                            ; pin_out          ;
; |CU|CTRL[4]                                                                                                            ; |CU|CTRL[4]                                                                                                            ; pin_out          ;
; |CU|CTRL[3]                                                                                                            ; |CU|CTRL[3]                                                                                                            ; pin_out          ;
; |CU|CTRL[2]                                                                                                            ; |CU|CTRL[2]                                                                                                            ; pin_out          ;
; |CU|CTRL[1]                                                                                                            ; |CU|CTRL[1]                                                                                                            ; pin_out          ;
; |CU|CTRL[0]                                                                                                            ; |CU|CTRL[0]                                                                                                            ; pin_out          ;
; |CU|PC[8]                                                                                                              ; |CU|PC[8]                                                                                                              ; pin_out          ;
; |CU|PC[7]                                                                                                              ; |CU|PC[7]                                                                                                              ; pin_out          ;
; |CU|PC[6]                                                                                                              ; |CU|PC[6]                                                                                                              ; pin_out          ;
; |CU|PC[5]                                                                                                              ; |CU|PC[5]                                                                                                              ; pin_out          ;
; |CU|PC[4]                                                                                                              ; |CU|PC[4]                                                                                                              ; pin_out          ;
; |CU|PC[3]                                                                                                              ; |CU|PC[3]                                                                                                              ; pin_out          ;
; |CU|PC[2]                                                                                                              ; |CU|PC[2]                                                                                                              ; pin_out          ;
; |CU|PC[1]                                                                                                              ; |CU|PC[1]                                                                                                              ; pin_out          ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~2                                ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~2                                ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~5                                ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~5                                ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~8                                ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~8                                ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~11                               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~11                               ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~14                               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~14                               ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~17                               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|_~17                               ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cout_actual                        ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cout_actual                        ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita2                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita3                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita3                 ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita3                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita4                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita4                 ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita4                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita4~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita5                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita5                 ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita5                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita5~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita6                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita6                 ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita6                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita6~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita7                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita7                 ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita7                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita7~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita8                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita8                 ; sumout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita8                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_comb_bita8~COUT            ; cout             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[8]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[8]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[7]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[7]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[6]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[6]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[5]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[5]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[4]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[4]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[3]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[3]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[2]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[2]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|counter_reg_bit1a[1]               ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|safe_q[1]                          ; regout           ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|aneb_result_wire[0] ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|aneb_result_wire[0] ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[5]        ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[5]        ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[4]        ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[4]        ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[3]        ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[3]        ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[2]        ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[2]        ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|_~0                 ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|_~0                 ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[0]~8      ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[0]~8      ; out0             ;
; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[0]        ; |CU|lpm_counter256:inst25|lpm_counter:lpm_counter_component|cntr_j4l:auto_generated|cmpr_fdc:cmpr2|data_wire[0]        ; out0             ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[10]                                                      ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[10]                                                      ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[9]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[9]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                                       ; out              ;
; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                       ; |CU|lpm_bustri1_11:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                       ; out              ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 24 22:17:22 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CP -c CP
Info: Using vector source file "Model/CU.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      33.01 %
Info: Number of transitions in simulation is 498
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Thu Apr 24 22:17:22 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


