# Digital_Logic_Design_Project

Prototyping and implementation of a greyscale image equilizer adopting field programmable logic gate attays (FPGA) using Vivado (VHDL)
