# do reg4bitsc_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying /opt/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {reg4bitsc.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity reg4bitsc
# -- Compiling architecture structure of reg4bitsc
# 
vsim work.reg4bitsc
# vsim work.reg4bitsc 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.reg4bitsc(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
vsim -sdftyp /=/home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo work.reg4bitsc(structure)
# vsim -sdftyp /=/home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo work.reg4bitsc(structure) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.reg4bitsc(structure)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading instances from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# Loading timing data from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /reg4bitsc File: reg4bitsc.vho
add wave  \
sim:/reg4bitsc/clk \
sim:/reg4bitsc/reset \
sim:/reg4bitsc/carga \
sim:/reg4bitsc/D \
sim:/reg4bitsc/Q
run
run
restart -f
# Loading instances from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# Loading timing data from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /reg4bitsc File: reg4bitsc.vho
do /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/estimulosReg4bitsc.do
# ** Error: (vish-4008) Object '/resetn' not found.
# Error in macro /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/estimulosReg4bitsc.do line 1
# ** Error: (vish-4008) Object '/resetn' not found.
# 
#     while executing
# "force /resetn 0 0 ns, 1 25 ns"
run
run
run
run -all
restart -f
# Loading instances from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# Loading timing data from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /reg4bitsc File: reg4bitsc.vho
vsim -sdftyp /=/home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo work.reg4bitsc
# vsim -sdftyp /=/home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo work.reg4bitsc 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.reg4bitsc(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading instances from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# Loading timing data from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /reg4bitsc File: reg4bitsc.vho
do /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/estimulosReg4bitsc.do
run
add wave  \
sim:/reg4bitsc/clk \
sim:/reg4bitsc/reset \
sim:/reg4bitsc/carga \
sim:/reg4bitsc/D \
sim:/reg4bitsc/Q
run
restart -f
# Loading instances from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# Loading timing data from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /reg4bitsc File: reg4bitsc.vho
do /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/estimulosReg4bitsc.do
run -all
restart -f
# Loading instances from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# Loading timing data from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /reg4bitsc File: reg4bitsc.vho
run
run
restart -f
# Loading instances from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# Loading timing data from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /reg4bitsc File: reg4bitsc.vho
do /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/estimulosReg4bitsc.do
run
run
run
run
run
run
run
run
# Load canceled
restart -f
# Loading instances from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# Loading timing data from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /reg4bitsc File: reg4bitsc.vho
do /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/estimulosReg4bitsc.do
run
run
do /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/estimulosReg4bitsc.do
restart -f
# Loading instances from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# Loading timing data from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /reg4bitsc File: reg4bitsc.vho
do /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/estimulosReg4bitsc.do
run
run
restart -f
# Loading instances from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# Loading timing data from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /reg4bitsc File: reg4bitsc.vho
do /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/estimulosReg4bitsc.do
# ** Error: (vsim-3464) Period of -repeat must not be less than the waveform length.
# Error in macro /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/estimulosReg4bitsc.do line 3
# ** Error: (vsim-3464) Period of -repeat must not be less than the waveform length.
# 
#     while executing
# "force /carga 0 0 ns, 1 40 ns, 0 55 ns, 1 80 ns, 0 95 ns -r 5 ns"
run
run
restart -f
# Loading instances from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# Loading timing data from /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /reg4bitsc File: reg4bitsc.vho
do /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/reg4bitsc_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {reg4bitsc.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity reg4bitsc
# -- Compiling architecture structure of reg4bitsc
# 
do /home/100000000820483/Documentos/INE5406/reg4bitsc/simulation/modelsim/estimulosReg4bitsc.do
run
run
