Fitter report for CPUProject
Tue Feb 09 19:52:05 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |CPUProject|INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ALTSYNCRAM
 25. |CPUProject|MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated|ALTSYNCRAM
 26. Other Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Tue Feb 09 19:52:05 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; CPUProject                                      ;
; Top-level Entity Name              ; CPUProject                                      ;
; Family                             ; Cyclone IV GX                                   ;
; Device                             ; EP4CGX30CF23C6                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 5,640 / 29,440 ( 19 % )                         ;
;     Total combinational functions  ; 5,394 / 29,440 ( 18 % )                         ;
;     Dedicated logic registers      ; 1,056 / 29,440 ( 4 % )                          ;
; Total registers                    ; 1056                                            ;
; Total pins                         ; 209 / 307 ( 68 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,384 / 1,105,920 ( 1 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 160 ( 0 % )                                 ;
; Total GXB Receiver Channel PCS     ; 0 / 4 ( 0 % )                                   ;
; Total GXB Receiver Channel PMA     ; 0 / 4 ( 0 % )                                   ;
; Total GXB Transmitter Channel PCS  ; 0 / 4 ( 0 % )                                   ;
; Total GXB Transmitter Channel PMA  ; 0 / 4 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 6 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+-----------------------+-------------------------------+
; Pin Name              ; Reason                        ;
+-----------------------+-------------------------------+
; alupin[31]            ; Incomplete set of assignments ;
; alupin[30]            ; Incomplete set of assignments ;
; alupin[29]            ; Incomplete set of assignments ;
; alupin[28]            ; Incomplete set of assignments ;
; alupin[27]            ; Incomplete set of assignments ;
; alupin[26]            ; Incomplete set of assignments ;
; alupin[25]            ; Incomplete set of assignments ;
; alupin[24]            ; Incomplete set of assignments ;
; alupin[23]            ; Incomplete set of assignments ;
; alupin[22]            ; Incomplete set of assignments ;
; alupin[21]            ; Incomplete set of assignments ;
; alupin[20]            ; Incomplete set of assignments ;
; alupin[19]            ; Incomplete set of assignments ;
; alupin[18]            ; Incomplete set of assignments ;
; alupin[17]            ; Incomplete set of assignments ;
; alupin[16]            ; Incomplete set of assignments ;
; alupin[15]            ; Incomplete set of assignments ;
; alupin[14]            ; Incomplete set of assignments ;
; alupin[13]            ; Incomplete set of assignments ;
; alupin[12]            ; Incomplete set of assignments ;
; alupin[11]            ; Incomplete set of assignments ;
; alupin[10]            ; Incomplete set of assignments ;
; alupin[9]             ; Incomplete set of assignments ;
; alupin[8]             ; Incomplete set of assignments ;
; alupin[7]             ; Incomplete set of assignments ;
; alupin[6]             ; Incomplete set of assignments ;
; alupin[5]             ; Incomplete set of assignments ;
; alupin[4]             ; Incomplete set of assignments ;
; alupin[3]             ; Incomplete set of assignments ;
; alupin[2]             ; Incomplete set of assignments ;
; alupin[1]             ; Incomplete set of assignments ;
; alupin[0]             ; Incomplete set of assignments ;
; instruction_pin[31]   ; Incomplete set of assignments ;
; instruction_pin[30]   ; Incomplete set of assignments ;
; instruction_pin[29]   ; Incomplete set of assignments ;
; instruction_pin[28]   ; Incomplete set of assignments ;
; instruction_pin[27]   ; Incomplete set of assignments ;
; instruction_pin[26]   ; Incomplete set of assignments ;
; instruction_pin[25]   ; Incomplete set of assignments ;
; instruction_pin[24]   ; Incomplete set of assignments ;
; instruction_pin[23]   ; Incomplete set of assignments ;
; instruction_pin[22]   ; Incomplete set of assignments ;
; instruction_pin[21]   ; Incomplete set of assignments ;
; instruction_pin[20]   ; Incomplete set of assignments ;
; instruction_pin[19]   ; Incomplete set of assignments ;
; instruction_pin[18]   ; Incomplete set of assignments ;
; instruction_pin[17]   ; Incomplete set of assignments ;
; instruction_pin[16]   ; Incomplete set of assignments ;
; instruction_pin[15]   ; Incomplete set of assignments ;
; instruction_pin[14]   ; Incomplete set of assignments ;
; instruction_pin[13]   ; Incomplete set of assignments ;
; instruction_pin[12]   ; Incomplete set of assignments ;
; instruction_pin[11]   ; Incomplete set of assignments ;
; instruction_pin[10]   ; Incomplete set of assignments ;
; instruction_pin[9]    ; Incomplete set of assignments ;
; instruction_pin[8]    ; Incomplete set of assignments ;
; instruction_pin[7]    ; Incomplete set of assignments ;
; instruction_pin[6]    ; Incomplete set of assignments ;
; instruction_pin[5]    ; Incomplete set of assignments ;
; instruction_pin[4]    ; Incomplete set of assignments ;
; instruction_pin[3]    ; Incomplete set of assignments ;
; instruction_pin[2]    ; Incomplete set of assignments ;
; instruction_pin[1]    ; Incomplete set of assignments ;
; instruction_pin[0]    ; Incomplete set of assignments ;
; pc_input_pin[31]      ; Incomplete set of assignments ;
; pc_input_pin[30]      ; Incomplete set of assignments ;
; pc_input_pin[29]      ; Incomplete set of assignments ;
; pc_input_pin[28]      ; Incomplete set of assignments ;
; pc_input_pin[27]      ; Incomplete set of assignments ;
; pc_input_pin[26]      ; Incomplete set of assignments ;
; pc_input_pin[25]      ; Incomplete set of assignments ;
; pc_input_pin[24]      ; Incomplete set of assignments ;
; pc_input_pin[23]      ; Incomplete set of assignments ;
; pc_input_pin[22]      ; Incomplete set of assignments ;
; pc_input_pin[21]      ; Incomplete set of assignments ;
; pc_input_pin[20]      ; Incomplete set of assignments ;
; pc_input_pin[19]      ; Incomplete set of assignments ;
; pc_input_pin[18]      ; Incomplete set of assignments ;
; pc_input_pin[17]      ; Incomplete set of assignments ;
; pc_input_pin[16]      ; Incomplete set of assignments ;
; pc_input_pin[15]      ; Incomplete set of assignments ;
; pc_input_pin[14]      ; Incomplete set of assignments ;
; pc_input_pin[13]      ; Incomplete set of assignments ;
; pc_input_pin[12]      ; Incomplete set of assignments ;
; pc_input_pin[11]      ; Incomplete set of assignments ;
; pc_input_pin[10]      ; Incomplete set of assignments ;
; pc_input_pin[9]       ; Incomplete set of assignments ;
; pc_input_pin[8]       ; Incomplete set of assignments ;
; pc_input_pin[7]       ; Incomplete set of assignments ;
; pc_input_pin[6]       ; Incomplete set of assignments ;
; pc_input_pin[5]       ; Incomplete set of assignments ;
; pc_input_pin[4]       ; Incomplete set of assignments ;
; pc_input_pin[3]       ; Incomplete set of assignments ;
; pc_input_pin[2]       ; Incomplete set of assignments ;
; pc_input_pin[1]       ; Incomplete set of assignments ;
; pc_input_pin[0]       ; Incomplete set of assignments ;
; pcpin2[31]            ; Incomplete set of assignments ;
; pcpin2[30]            ; Incomplete set of assignments ;
; pcpin2[29]            ; Incomplete set of assignments ;
; pcpin2[28]            ; Incomplete set of assignments ;
; pcpin2[27]            ; Incomplete set of assignments ;
; pcpin2[26]            ; Incomplete set of assignments ;
; pcpin2[25]            ; Incomplete set of assignments ;
; pcpin2[24]            ; Incomplete set of assignments ;
; pcpin2[23]            ; Incomplete set of assignments ;
; pcpin2[22]            ; Incomplete set of assignments ;
; pcpin2[21]            ; Incomplete set of assignments ;
; pcpin2[20]            ; Incomplete set of assignments ;
; pcpin2[19]            ; Incomplete set of assignments ;
; pcpin2[18]            ; Incomplete set of assignments ;
; pcpin2[17]            ; Incomplete set of assignments ;
; pcpin2[16]            ; Incomplete set of assignments ;
; pcpin2[15]            ; Incomplete set of assignments ;
; pcpin2[14]            ; Incomplete set of assignments ;
; pcpin2[13]            ; Incomplete set of assignments ;
; pcpin2[12]            ; Incomplete set of assignments ;
; pcpin2[11]            ; Incomplete set of assignments ;
; pcpin2[10]            ; Incomplete set of assignments ;
; pcpin2[9]             ; Incomplete set of assignments ;
; pcpin2[8]             ; Incomplete set of assignments ;
; pcpin2[7]             ; Incomplete set of assignments ;
; pcpin2[6]             ; Incomplete set of assignments ;
; pcpin2[5]             ; Incomplete set of assignments ;
; pcpin2[4]             ; Incomplete set of assignments ;
; pcpin2[3]             ; Incomplete set of assignments ;
; pcpin2[2]             ; Incomplete set of assignments ;
; pcpin2[1]             ; Incomplete set of assignments ;
; pcpin2[0]             ; Incomplete set of assignments ;
; reg1_outpin[31]       ; Incomplete set of assignments ;
; reg1_outpin[30]       ; Incomplete set of assignments ;
; reg1_outpin[29]       ; Incomplete set of assignments ;
; reg1_outpin[28]       ; Incomplete set of assignments ;
; reg1_outpin[27]       ; Incomplete set of assignments ;
; reg1_outpin[26]       ; Incomplete set of assignments ;
; reg1_outpin[25]       ; Incomplete set of assignments ;
; reg1_outpin[24]       ; Incomplete set of assignments ;
; reg1_outpin[23]       ; Incomplete set of assignments ;
; reg1_outpin[22]       ; Incomplete set of assignments ;
; reg1_outpin[21]       ; Incomplete set of assignments ;
; reg1_outpin[20]       ; Incomplete set of assignments ;
; reg1_outpin[19]       ; Incomplete set of assignments ;
; reg1_outpin[18]       ; Incomplete set of assignments ;
; reg1_outpin[17]       ; Incomplete set of assignments ;
; reg1_outpin[16]       ; Incomplete set of assignments ;
; reg1_outpin[15]       ; Incomplete set of assignments ;
; reg1_outpin[14]       ; Incomplete set of assignments ;
; reg1_outpin[13]       ; Incomplete set of assignments ;
; reg1_outpin[12]       ; Incomplete set of assignments ;
; reg1_outpin[11]       ; Incomplete set of assignments ;
; reg1_outpin[10]       ; Incomplete set of assignments ;
; reg1_outpin[9]        ; Incomplete set of assignments ;
; reg1_outpin[8]        ; Incomplete set of assignments ;
; reg1_outpin[7]        ; Incomplete set of assignments ;
; reg1_outpin[6]        ; Incomplete set of assignments ;
; reg1_outpin[5]        ; Incomplete set of assignments ;
; reg1_outpin[4]        ; Incomplete set of assignments ;
; reg1_outpin[3]        ; Incomplete set of assignments ;
; reg1_outpin[2]        ; Incomplete set of assignments ;
; reg1_outpin[1]        ; Incomplete set of assignments ;
; reg1_outpin[0]        ; Incomplete set of assignments ;
; reg1address_outpin[4] ; Incomplete set of assignments ;
; reg1address_outpin[3] ; Incomplete set of assignments ;
; reg1address_outpin[2] ; Incomplete set of assignments ;
; reg1address_outpin[1] ; Incomplete set of assignments ;
; reg1address_outpin[0] ; Incomplete set of assignments ;
; reg2_outpin[31]       ; Incomplete set of assignments ;
; reg2_outpin[30]       ; Incomplete set of assignments ;
; reg2_outpin[29]       ; Incomplete set of assignments ;
; reg2_outpin[28]       ; Incomplete set of assignments ;
; reg2_outpin[27]       ; Incomplete set of assignments ;
; reg2_outpin[26]       ; Incomplete set of assignments ;
; reg2_outpin[25]       ; Incomplete set of assignments ;
; reg2_outpin[24]       ; Incomplete set of assignments ;
; reg2_outpin[23]       ; Incomplete set of assignments ;
; reg2_outpin[22]       ; Incomplete set of assignments ;
; reg2_outpin[21]       ; Incomplete set of assignments ;
; reg2_outpin[20]       ; Incomplete set of assignments ;
; reg2_outpin[19]       ; Incomplete set of assignments ;
; reg2_outpin[18]       ; Incomplete set of assignments ;
; reg2_outpin[17]       ; Incomplete set of assignments ;
; reg2_outpin[16]       ; Incomplete set of assignments ;
; reg2_outpin[15]       ; Incomplete set of assignments ;
; reg2_outpin[14]       ; Incomplete set of assignments ;
; reg2_outpin[13]       ; Incomplete set of assignments ;
; reg2_outpin[12]       ; Incomplete set of assignments ;
; reg2_outpin[11]       ; Incomplete set of assignments ;
; reg2_outpin[10]       ; Incomplete set of assignments ;
; reg2_outpin[9]        ; Incomplete set of assignments ;
; reg2_outpin[8]        ; Incomplete set of assignments ;
; reg2_outpin[7]        ; Incomplete set of assignments ;
; reg2_outpin[6]        ; Incomplete set of assignments ;
; reg2_outpin[5]        ; Incomplete set of assignments ;
; reg2_outpin[4]        ; Incomplete set of assignments ;
; reg2_outpin[3]        ; Incomplete set of assignments ;
; reg2_outpin[2]        ; Incomplete set of assignments ;
; reg2_outpin[1]        ; Incomplete set of assignments ;
; reg2_outpin[0]        ; Incomplete set of assignments ;
; reg2address_outpin[4] ; Incomplete set of assignments ;
; reg2address_outpin[3] ; Incomplete set of assignments ;
; reg2address_outpin[2] ; Incomplete set of assignments ;
; reg2address_outpin[1] ; Incomplete set of assignments ;
; reg2address_outpin[0] ; Incomplete set of assignments ;
; reg3address_outpin[4] ; Incomplete set of assignments ;
; reg3address_outpin[3] ; Incomplete set of assignments ;
; reg3address_outpin[2] ; Incomplete set of assignments ;
; reg3address_outpin[1] ; Incomplete set of assignments ;
; reg3address_outpin[0] ; Incomplete set of assignments ;
; cpu_clk               ; Incomplete set of assignments ;
; rest                  ; Incomplete set of assignments ;
+-----------------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 6923 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 6923 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 6913    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/output_files/CPUProject.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 5,640 / 29,440 ( 19 % )    ;
;     -- Combinational with no register       ; 4584                       ;
;     -- Register only                        ; 246                        ;
;     -- Combinational with a register        ; 810                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 3260                       ;
;     -- 3 input functions                    ; 1815                       ;
;     -- <=2 input functions                  ; 319                        ;
;     -- Register only                        ; 246                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3983                       ;
;     -- arithmetic mode                      ; 1411                       ;
;                                             ;                            ;
; Total registers*                            ; 1,056 / 30,876 ( 3 % )     ;
;     -- Dedicated logic registers            ; 1,056 / 29,440 ( 4 % )     ;
;     -- I/O registers                        ; 0 / 1,436 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 415 / 1,840 ( 23 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 209 / 307 ( 68 % )         ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )             ;
;     -- Dedicated input pins                 ; 0 / 17 ( 0 % )             ;
;                                             ;                            ;
; Global signals                              ; 5                          ;
; M9Ks                                        ; 4 / 120 ( 3 % )            ;
; Total block memory bits                     ; 16,384 / 1,105,920 ( 1 % ) ;
; Total block memory implementation bits      ; 36,864 / 1,105,920 ( 3 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 160 ( 0 % )            ;
; PLLs                                        ; 0 / 6 ( 0 % )              ;
; Global clocks                               ; 5 / 30 ( 17 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; GXB Receiver channel PCSs                   ; 0 / 4 ( 0 % )              ;
; GXB Receiver channel PMAs                   ; 0 / 4 ( 0 % )              ;
; GXB Transmitter channel PCSs                ; 0 / 4 ( 0 % )              ;
; GXB Transmitter channel PMAs                ; 0 / 4 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 6% / 6% / 7%               ;
; Peak interconnect usage (total/H/V)         ; 70% / 68% / 72%            ;
; Maximum fan-out                             ; 1060                       ;
; Highest non-global fan-out                  ; 430                        ;
; Total fan-out                               ; 23918                      ;
; Average fan-out                             ; 3.36                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 5640 / 29440 ( 19 % ) ; 0 / 29440 ( 0 % )              ;
;     -- Combinational with no register       ; 4584                  ; 0                              ;
;     -- Register only                        ; 246                   ; 0                              ;
;     -- Combinational with a register        ; 810                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 3260                  ; 0                              ;
;     -- 3 input functions                    ; 1815                  ; 0                              ;
;     -- <=2 input functions                  ; 319                   ; 0                              ;
;     -- Register only                        ; 246                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 3983                  ; 0                              ;
;     -- arithmetic mode                      ; 1411                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 1056                  ; 0                              ;
;     -- Dedicated logic registers            ; 1056 / 29440 ( 4 % )  ; 0 / 29440 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 415 / 1840 ( 23 % )   ; 0 / 1840 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 209                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 160 ( 0 % )       ; 0 / 160 ( 0 % )                ;
; Total memory bits                           ; 16384                 ; 0                              ;
; Total RAM block bits                        ; 36864                 ; 0                              ;
; M9K                                         ; 4 / 120 ( 3 % )       ; 0 / 120 ( 0 % )                ;
; Clock control block                         ; 5 / 38 ( 13 % )       ; 0 / 38 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 23981                 ; 5                              ;
;     -- Registered Connections               ; 2143                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 2                     ; 0                              ;
;     -- Output Ports                         ; 207                   ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; cpu_clk ; N11   ; 3A       ; 38           ; 0            ; 14           ; 1060                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; rest    ; M11   ; 3A       ; 38           ; 0            ; 21           ; 1060                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; alupin[0]             ; R15   ; 4        ; 58           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[10]            ; B15   ; 7        ; 56           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[11]            ; H16   ; 6        ; 81           ; 64           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[12]            ; K14   ; 6        ; 81           ; 64           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[13]            ; W22   ; 5        ; 81           ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[14]            ; U18   ; 5        ; 81           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[15]            ; AB6   ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[16]            ; D14   ; 7        ; 56           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[17]            ; AA16  ; 4        ; 54           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[18]            ; Y11   ; 3        ; 31           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[19]            ; W17   ; 4        ; 56           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[1]             ; L19   ; 6        ; 81           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[20]            ; A14   ; 7        ; 54           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[21]            ; A13   ; 7        ; 56           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[22]            ; Y18   ; 4        ; 56           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[23]            ; B13   ; 7        ; 52           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[24]            ; T17   ; 5        ; 81           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[25]            ; G16   ; 6        ; 81           ; 65           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[26]            ; Y7    ; 3        ; 17           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[27]            ; W21   ; 5        ; 81           ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[28]            ; D12   ; 8        ; 31           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[29]            ; W10   ; 3        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[2]             ; P14   ; 5        ; 81           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[30]            ; D13   ; 7        ; 54           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[31]            ; C13   ; 7        ; 54           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[3]             ; H22   ; 6        ; 81           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[4]             ; T22   ; 5        ; 81           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[5]             ; Y17   ; 4        ; 56           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[6]             ; E21   ; 6        ; 81           ; 52           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[7]             ; C14   ; 7        ; 56           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[8]             ; D21   ; 6        ; 81           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alupin[9]             ; H20   ; 6        ; 81           ; 47           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[0]    ; B7    ; 8        ; 33           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[10]   ; F22   ; 6        ; 81           ; 50           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[11]   ; J15   ; 6        ; 81           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[12]   ; Y9    ; 3        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[13]   ; W9    ; 3        ; 24           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[14]   ; B4    ; 8        ; 29           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[15]   ; A10   ; 7        ; 42           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[16]   ; C11   ; 7        ; 47           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[17]   ; H12   ; 7        ; 40           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[18]   ; B3    ; 8        ; 29           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[19]   ; J12   ; 7        ; 49           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[1]    ; A3    ; 8        ; 29           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[20]   ; G18   ; 6        ; 81           ; 63           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[21]   ; J20   ; 6        ; 81           ; 42           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[22]   ; A6    ; 8        ; 33           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[23]   ; Y10   ; 3        ; 31           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[24]   ; C10   ; 7        ; 47           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[25]   ; A7    ; 8        ; 33           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[26]   ; M15   ; 5        ; 81           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[27]   ; A15   ; 7        ; 58           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[28]   ; AA20  ; 4        ; 63           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[29]   ; AA18  ; 4        ; 58           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[2]    ; K12   ; 7        ; 49           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[30]   ; L20   ; 6        ; 81           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[31]   ; J19   ; 6        ; 81           ; 42           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[3]    ; U12   ; 3        ; 31           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[4]    ; W11   ; 3        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[5]    ; A12   ; 7        ; 42           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[6]    ; B10   ; 7        ; 42           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[7]    ; E20   ; 6        ; 81           ; 49           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[8]    ; AB7   ; 3        ; 22           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_pin[9]    ; B6    ; 8        ; 29           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[0]       ; F20   ; 6        ; 81           ; 50           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[10]      ; H15   ; 6        ; 81           ; 64           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[11]      ; H21   ; 6        ; 81           ; 47           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[12]      ; B20   ; 6        ; 81           ; 59           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[13]      ; Y20   ; 4        ; 70           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[14]      ; AB19  ; 4        ; 61           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[15]      ; D17   ; 7        ; 65           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[16]      ; B22   ; 6        ; 81           ; 55           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[17]      ; A20   ; 6        ; 81           ; 61           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[18]      ; K17   ; 6        ; 81           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[19]      ; C17   ; 7        ; 70           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[1]       ; C18   ; 7        ; 70           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[20]      ; J21   ; 6        ; 81           ; 44           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[21]      ; H17   ; 6        ; 81           ; 55           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[22]      ; F16   ; 7        ; 70           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[23]      ; U22   ; 5        ; 81           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[24]      ; T19   ; 5        ; 81           ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[25]      ; Y22   ; 5        ; 81           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[26]      ; C20   ; 6        ; 81           ; 61           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[27]      ; G19   ; 6        ; 81           ; 65           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[28]      ; A22   ; 6        ; 81           ; 56           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[29]      ; V21   ; 5        ; 81           ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[2]       ; B21   ; 6        ; 81           ; 59           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[30]      ; P20   ; 5        ; 81           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[31]      ; U20   ; 5        ; 81           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[3]       ; C22   ; 6        ; 81           ; 56           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[4]       ; A21   ; 6        ; 81           ; 58           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[5]       ; D16   ; 7        ; 63           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[6]       ; C16   ; 7        ; 61           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[7]       ; W18   ; 4        ; 68           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[8]       ; V20   ; 5        ; 81           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_input_pin[9]       ; J16   ; 6        ; 81           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[0]             ; Y12   ; 3        ; 33           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[10]            ; F17   ; 7        ; 70           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[11]            ; W20   ; 5        ; 81           ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[12]            ; B19   ; 6        ; 81           ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[13]            ; C19   ; 6        ; 81           ; 61           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[14]            ; K13   ; 6        ; 81           ; 64           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[15]            ; AA22  ; 4        ; 68           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[16]            ; D19   ; 6        ; 81           ; 59           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[17]            ; N15   ; 5        ; 81           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[18]            ; AB21  ; 4        ; 65           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[19]            ; P13   ; 5        ; 81           ; 6            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[1]             ; AB9   ; 3        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[20]            ; A19   ; 7        ; 65           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[21]            ; E17   ; 7        ; 63           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[22]            ; D22   ; 6        ; 81           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[23]            ; E22   ; 6        ; 81           ; 52           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[24]            ; R20   ; 5        ; 81           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[25]            ; T20   ; 5        ; 81           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[26]            ; L15   ; 5        ; 81           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[27]            ; V22   ; 5        ; 81           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[28]            ; A18   ; 7        ; 65           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[29]            ; L14   ; 5        ; 81           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[2]             ; AA21  ; 4        ; 65           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[30]            ; P15   ; 5        ; 81           ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[31]            ; T21   ; 5        ; 81           ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[3]             ; AB11  ; 3        ; 33           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[4]             ; M14   ; 5        ; 81           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[5]             ; T16   ; 4        ; 63           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[6]             ; AB10  ; 3        ; 33           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[7]             ; R21   ; 5        ; 81           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[8]             ; Y19   ; 4        ; 68           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pcpin2[9]             ; B18   ; 7        ; 68           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[0]        ; N21   ; 5        ; 81           ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[10]       ; M16   ; 5        ; 81           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[11]       ; N17   ; 5        ; 81           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[12]       ; N19   ; 5        ; 81           ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[13]       ; AB18  ; 4        ; 56           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[14]       ; R13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[15]       ; T13   ; 4        ; 40           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[16]       ; Y14   ; 4        ; 47           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[17]       ; W16   ; 4        ; 52           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[18]       ; Y13   ; 4        ; 42           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[19]       ; M20   ; 5        ; 81           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[1]        ; B16   ; 7        ; 63           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[20]       ; M19   ; 5        ; 81           ; 26           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[21]       ; T15   ; 4        ; 58           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[22]       ; W13   ; 4        ; 40           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[23]       ; M18   ; 5        ; 81           ; 26           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[24]       ; V13   ; 4        ; 44           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[25]       ; R22   ; 5        ; 81           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[26]       ; L16   ; 5        ; 81           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[27]       ; M17   ; 5        ; 81           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[28]       ; AA19  ; 4        ; 58           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[29]       ; P22   ; 5        ; 81           ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[2]        ; AB14  ; 4        ; 44           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[30]       ; AA13  ; 4        ; 42           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[31]       ; AB15  ; 4        ; 44           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[3]        ; L13   ; 5        ; 81           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[4]        ; J14   ; 7        ; 49           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[5]        ; Y16   ; 4        ; 54           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[6]        ; M13   ; 5        ; 81           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[7]        ; N20   ; 5        ; 81           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[8]        ; G12   ; 7        ; 42           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1_outpin[9]        ; N22   ; 5        ; 81           ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1address_outpin[0] ; G14   ; 7        ; 52           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1address_outpin[1] ; G15   ; 7        ; 52           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1address_outpin[2] ; K20   ; 6        ; 81           ; 46           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1address_outpin[3] ; K22   ; 6        ; 81           ; 46           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg1address_outpin[4] ; R14   ; 4        ; 47           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[0]        ; A17   ; 7        ; 58           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[10]       ; G22   ; 6        ; 81           ; 52           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[11]       ; A5    ; 8        ; 31           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[12]       ; N13   ; 5        ; 81           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[13]       ; AA7   ; 3        ; 22           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[14]       ; D15   ; 7        ; 58           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[15]       ; A16   ; 7        ; 61           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[16]       ; G20   ; 6        ; 81           ; 49           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[17]       ; W14   ; 4        ; 44           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[18]       ; R19   ; 5        ; 81           ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[19]       ; C12   ; 7        ; 54           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[1]        ; A8    ; 8        ; 33           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[20]       ; AB16  ; 4        ; 54           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[21]       ; AB17  ; 4        ; 54           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[22]       ; H14   ; 7        ; 49           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[23]       ; B12   ; 7        ; 52           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[24]       ; N14   ; 5        ; 81           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[25]       ; C15   ; 7        ; 58           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[26]       ; G21   ; 6        ; 81           ; 49           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[27]       ; AA10  ; 3        ; 31           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[28]       ; Y8    ; 3        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[29]       ; AB20  ; 4        ; 65           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[2]        ; J22   ; 6        ; 81           ; 44           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[30]       ; AA15  ; 4        ; 52           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[31]       ; AA9   ; 3        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[3]        ; C6    ; 8        ; 26           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[4]        ; W12   ; 3        ; 33           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[5]        ; A2    ; 8        ; 31           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[6]        ; K19   ; 6        ; 81           ; 46           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[7]        ; AB8   ; 3        ; 29           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[8]        ; A4    ; 8        ; 31           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2_outpin[9]        ; U15   ; 4        ; 52           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2address_outpin[0] ; T14   ; 4        ; 49           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2address_outpin[1] ; Y15   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2address_outpin[2] ; U14   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2address_outpin[3] ; W15   ; 4        ; 49           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg2address_outpin[4] ; AB13  ; 4        ; 42           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg3address_outpin[0] ; D20   ; 6        ; 81           ; 58           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg3address_outpin[1] ; A11   ; 7        ; 44           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg3address_outpin[2] ; F12   ; 7        ; 44           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg3address_outpin[3] ; J13   ; 7        ; 44           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg3address_outpin[4] ; H13   ; 7        ; 44           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                               ;
+----------+-----------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name              ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------+--------------------------+---------------------+---------------------------+
; P4       ; MSEL3                 ; -                        ; -                   ; Dedicated Programming Pin ;
; R5       ; MSEL2                 ; -                        ; -                   ; Dedicated Programming Pin ;
; P5       ; MSEL1                 ; -                        ; -                   ; Dedicated Programming Pin ;
; T6       ; MSEL0                 ; -                        ; -                   ; Dedicated Programming Pin ;
; U5       ; CONF_DONE             ; -                        ; -                   ; Dedicated Programming Pin ;
; R8       ; nSTATUS               ; -                        ; -                   ; Dedicated Programming Pin ;
; AB3      ; DIFFIO_B3n, NCEO      ; Use as programming pin   ; ~ALTERA_NCEO~       ; Dual Purpose Pin          ;
; P14      ; DIFFIO_R44n, DEV_OE   ; Use as regular IO        ; alupin[2]           ; Dual Purpose Pin          ;
; P13      ; DIFFIO_R44p, DEV_CLRn ; Use as regular IO        ; pcpin2[19]          ; Dual Purpose Pin          ;
; K4       ; DATA0                 ; As input tri-stated      ; ~ALTERA_DATA0~      ; Dual Purpose Pin          ;
; D1       ; DATA1, ASDO           ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~ ; Dual Purpose Pin          ;
; J4       ; NCSO                  ; As input tri-stated      ; ~ALTERA_NCSO~       ; Dual Purpose Pin          ;
; D3       ; DCLK                  ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; H4       ; nCONFIG               ; -                        ; -                   ; Dedicated Programming Pin ;
; D2       ; nCE                   ; -                        ; -                   ; Dedicated Programming Pin ;
+----------+-----------------------+--------------------------+---------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL1      ; 0 / 0 ( -- )     ; --            ; --           ; --               ;
; QL0      ; 0 / 16 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 21 / 46 ( 46 % ) ; 2.5V          ; --           ; --               ;
; 3B       ; 0 / 4 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 3A       ; 2 / 2 ( 100 % )  ; --            ; --           ; 2.5V             ;
; 4        ; 41 / 45 ( 91 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 44 / 49 ( 90 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 45 / 49 ( 92 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 44 / 46 ( 96 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 13 / 44 ( 30 % ) ; 2.5V          ; --           ; --               ;
; 8B       ; 0 / 0 ( -- )     ; --            ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                    ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                        ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 306        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A2       ; 300        ; 8        ; reg2_outpin[5]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 301        ; 8        ; instruction_pin[1]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 297        ; 8        ; reg2_outpin[8]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 298        ; 8        ; reg2_outpin[11]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 295        ; 8        ; instruction_pin[22]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 296        ; 8        ; instruction_pin[25]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 293        ; 8        ; reg2_outpin[1]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 289        ; 7        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 285        ; 7        ; instruction_pin[15]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 283        ; 7        ; reg3address_outpin[1]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 284        ; 7        ; instruction_pin[5]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 265        ; 7        ; alupin[21]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 266        ; 7        ; alupin[20]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 261        ; 7        ; instruction_pin[27]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 257        ; 7        ; reg2_outpin[15]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 258        ; 7        ; reg2_outpin[0]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 250        ; 7        ; pcpin2[28]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 251        ; 7        ; pcpin2[20]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 230        ; 6        ; pc_input_pin[17]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A21      ; 223        ; 6        ; pc_input_pin[4]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A22      ; 222        ; 6        ; pc_input_pin[28]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA1      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ;            ;          ; NC                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA4      ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA6      ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 70         ; 3        ; reg2_outpin[13]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA9      ; 76         ; 3        ; reg2_outpin[31]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 82         ; 3        ; reg2_outpin[27]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA12     ; 90         ; 4        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 96         ; 4        ; reg1_outpin[30]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA15     ; 110        ; 4        ; reg2_outpin[30]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 113        ; 4        ; alupin[17]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA18     ; 119        ; 4        ; instruction_pin[29]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA19     ; 122        ; 4        ; reg1_outpin[28]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA20     ; 125        ; 4        ; instruction_pin[28]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA21     ; 127        ; 4        ; pcpin2[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA22     ; 131        ; 4        ; pcpin2[15]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB1      ;            ;          ; RREF                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB3      ; 54         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB4      ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 69         ; 3        ; alupin[15]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB7      ; 71         ; 3        ; instruction_pin[8]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 77         ; 3        ; reg2_outpin[7]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ; 78         ; 3        ; pcpin2[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB10     ; 86         ; 3        ; pcpin2[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 87         ; 3        ; pcpin2[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB12     ; 91         ; 4        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 97         ; 4        ; reg2address_outpin[4]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 99         ; 4        ; reg1_outpin[2]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 100        ; 4        ; reg1_outpin[31]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 111        ; 4        ; reg2_outpin[20]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 114        ; 4        ; reg2_outpin[21]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 115        ; 4        ; reg1_outpin[13]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB19     ; 123        ; 4        ; pc_input_pin[14]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB20     ; 126        ; 4        ; reg2_outpin[29]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB21     ; 128        ; 4        ; pcpin2[18]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB22     ; 132        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B1       ; 307        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 302        ; 8        ; instruction_pin[18]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 303        ; 8        ; instruction_pin[14]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 304        ; 8        ; instruction_pin[9]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 294        ; 8        ; instruction_pin[0]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 290        ; 7        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 286        ; 7        ; instruction_pin[6]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 270        ; 7        ; reg2_outpin[23]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 271        ; 7        ; alupin[23]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 262        ; 7        ; alupin[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 255        ; 7        ; reg1_outpin[1]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 249        ; 7        ; pcpin2[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 231        ; 6        ; pcpin2[12]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B20      ; 227        ; 6        ; pc_input_pin[12]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B21      ; 226        ; 6        ; pc_input_pin[2]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B22      ; 220        ; 6        ; pc_input_pin[16]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 311        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C2       ; 312        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 315        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 316        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 319        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 305        ; 8        ; reg2_outpin[3]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 313        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 308        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 324        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 278        ; 7        ; instruction_pin[24]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 279        ; 7        ; instruction_pin[16]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 268        ; 7        ; reg2_outpin[19]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 269        ; 7        ; alupin[31]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 263        ; 7        ; alupin[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 259        ; 7        ; reg2_outpin[25]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 256        ; 7        ; pc_input_pin[6]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 247        ; 7        ; pc_input_pin[19]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ; 248        ; 7        ; pc_input_pin[1]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C19      ; 229        ; 6        ; pcpin2[13]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C20      ; 228        ; 6        ; pc_input_pin[26]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C22      ; 221        ; 6        ; pc_input_pin[3]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 346        ; 9        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D2       ; 350        ; 9        ; ^nCE                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 348        ; 9        ; ~ALTERA_DCLK~                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D4       ; 320        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 321        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 326        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 314        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 309        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 325        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 323        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D11      ; 310        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D12      ; 299        ; 8        ; alupin[28]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 267        ; 7        ; alupin[30]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 264        ; 7        ; alupin[16]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 260        ; 7        ; reg2_outpin[14]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 254        ; 7        ; pc_input_pin[5]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 252        ; 7        ; pc_input_pin[15]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 225        ; 6        ; pcpin2[16]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D20      ; 224        ; 6        ; reg3address_outpin[0]                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D21      ; 216        ; 6        ; alupin[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 215        ; 6        ; pcpin2[22]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 354        ; 9        ; #TDO                                                  ; output ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ; 352        ; 9        ; #TCK                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 322        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 327        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 317        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E11      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E13      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E16      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 253        ; 7        ; pcpin2[21]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E18      ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E19      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 209        ; 6        ; instruction_pin[7]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E21      ; 214        ; 6        ; alupin[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E22      ; 213        ; 6        ; pcpin2[23]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 17         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 16         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ; 351        ; 9        ; #TDI                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 318        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F12      ; 280        ; 7        ; reg3address_outpin[2]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F16      ; 245        ; 7        ; pc_input_pin[22]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F17      ; 246        ; 7        ; pcpin2[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F18      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F20      ; 210        ; 6        ; pc_input_pin[0]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F22      ; 211        ; 6        ; instruction_pin[10]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G4       ;            ; 9        ; VCCIO9                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G5       ; 353        ; 9        ; #TMS                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G7       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 287        ; 7        ; reg1_outpin[8]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G14      ; 272        ; 7        ; reg1address_outpin[0]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 273        ; 7        ; reg1address_outpin[1]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 242        ; 6        ; alupin[25]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G17      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 236        ; 6        ; instruction_pin[20]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G19      ; 243        ; 6        ; pc_input_pin[27]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G20      ; 208        ; 6        ; reg2_outpin[16]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G21      ; 207        ; 6        ; reg2_outpin[26]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G22      ; 212        ; 6        ; reg2_outpin[10]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 19         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 18         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCH_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H4       ; 349        ; 9        ; ^nCONFIG                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ;            ; 8A       ; VCC_CLKIN8A                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H12      ; 288        ; 7        ; instruction_pin[17]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 281        ; 7        ; reg3address_outpin[4]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 274        ; 7        ; reg2_outpin[22]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H15      ; 240        ; 6        ; pc_input_pin[10]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H16      ; 239        ; 6        ; alupin[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H17      ; 219        ; 6        ; pc_input_pin[21]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H19      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H20      ; 206        ; 6        ; alupin[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H21      ; 205        ; 6        ; pc_input_pin[11]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 199        ; 6        ; alupin[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ; 347        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; J5       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 291        ; 8A       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ; 276        ; 7        ; instruction_pin[19]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J13      ; 282        ; 7        ; reg3address_outpin[3]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ; 275        ; 7        ; reg1_outpin[4]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J15      ; 196        ; 6        ; instruction_pin[11]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 233        ; 6        ; pc_input_pin[9]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J18      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J19      ; 198        ; 6        ; instruction_pin[31]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J20      ; 197        ; 6        ; instruction_pin[21]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J21      ; 200        ; 6        ; pc_input_pin[20]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 201        ; 6        ; reg2_outpin[2]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 21         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 20         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K4       ; 345        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; K5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ; 292        ; 8A       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ; 277        ; 7        ; instruction_pin[2]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K13      ; 238        ; 6        ; pcpin2[14]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K14      ; 237        ; 6        ; alupin[12]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K17      ; 232        ; 6        ; pc_input_pin[18]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K18      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K19      ; 204        ; 6        ; reg2_outpin[6]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 203        ; 6        ; reg1address_outpin[2]                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K22      ; 202        ; 6        ; reg1address_outpin[3]                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ; 175        ; 5        ; reg1_outpin[3]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 170        ; 5        ; pcpin2[29]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 169        ; 5        ; pcpin2[26]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 184        ; 5        ; reg1_outpin[26]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ; 193        ; 6        ; alupin[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L20      ; 192        ; 6        ; instruction_pin[30]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ; 191        ; 6        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L22      ; 190        ; 6        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M1       ; 23         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 22         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M7       ; 38         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M8       ; 40         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ; 88         ; 3A       ; rest                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ; 176        ; 5        ; reg1_outpin[6]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M14      ; 167        ; 5        ; pcpin2[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M15      ; 165        ; 5        ; instruction_pin[26]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ; 185        ; 5        ; reg1_outpin[10]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 173        ; 5        ; reg1_outpin[27]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M18      ; 187        ; 5        ; reg1_outpin[23]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M19      ; 186        ; 5        ; reg1_outpin[20]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 183        ; 5        ; reg1_outpin[19]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 189        ; 5        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 188        ; 5        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 39         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N8       ; 41         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 89         ; 3A       ; cpu_clk                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ;            ; 3A       ; VCC_CLKIN3A                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N13      ; 168        ; 5        ; reg2_outpin[12]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N14      ; 166        ; 5        ; reg2_outpin[24]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 144        ; 5        ; pcpin2[17]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ; 174        ; 5        ; reg1_outpin[11]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N19      ; 178        ; 5        ; reg1_outpin[12]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 177        ; 5        ; reg1_outpin[7]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 180        ; 5        ; reg1_outpin[0]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 179        ; 5        ; reg1_outpin[9]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 25         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 24         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCCH_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P4       ; 32         ; 3        ; ^MSEL3                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 34         ; 3        ; ^MSEL1                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P7       ;            ; 3B       ; VCC_CLKIN3B                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P10      ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ; 149        ; 5        ; pcpin2[19]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P14      ; 148        ; 5        ; alupin[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P15      ; 145        ; 5        ; pcpin2[30]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P20      ; 164        ; 5        ; pc_input_pin[30]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ; 171        ; 5        ; reg1_outpin[29]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R5       ; 33         ; 3        ; ^MSEL2                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R8       ; 37         ; 3        ; ^nSTATUS                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ; 51         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ; 92         ; 4        ; reg1_outpin[14]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 103        ; 4        ; reg1address_outpin[4]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ; 120        ; 4        ; alupin[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R16      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R17      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R19      ; 155        ; 5        ; reg2_outpin[18]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ; 159        ; 5        ; pcpin2[24]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R21      ; 158        ; 5        ; pcpin2[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 172        ; 5        ; reg1_outpin[25]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 27         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ; 26         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T5       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ; 35         ; 3        ; ^MSEL0                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 42         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 43         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T11      ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T13      ; 93         ; 4        ; reg1_outpin[15]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 104        ; 4        ; reg2address_outpin[0]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 121        ; 4        ; reg1_outpin[21]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ; 124        ; 4        ; pcpin2[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T17      ; 135        ; 5        ; alupin[24]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T18      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 153        ; 5        ; pc_input_pin[24]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T20      ; 154        ; 5        ; pcpin2[25]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T21      ; 161        ; 5        ; pcpin2[31]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T22      ; 160        ; 5        ; alupin[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U5       ; 36         ; 3        ; ^CONF_DONE                                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 44         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ; 83         ; 3        ; instruction_pin[3]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U14      ; 107        ; 4        ; reg2address_outpin[2]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U15      ; 108        ; 4        ; reg2_outpin[9]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ; 141        ; 5        ; alupin[14]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U19      ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U20      ; 152        ; 5        ; pc_input_pin[31]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U22      ; 156        ; 5        ; pc_input_pin[23]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 29         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ; 28         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V4       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V9       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V12      ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V13      ; 98         ; 4        ; reg1_outpin[24]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V16      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V17      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V20      ; 151        ; 5        ; pc_input_pin[8]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V21      ; 150        ; 5        ; pc_input_pin[29]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 157        ; 5        ; pcpin2[27]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W3       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W4       ; 49         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 73         ; 3        ; instruction_pin[13]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W10      ; 72         ; 3        ; alupin[29]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ; 79         ; 3        ; instruction_pin[4]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W12      ; 84         ; 3        ; reg2_outpin[4]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W13      ; 94         ; 4        ; reg1_outpin[22]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 101        ; 4        ; reg2_outpin[17]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 105        ; 4        ; reg2address_outpin[3]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ; 109        ; 4        ; reg1_outpin[17]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W17      ; 116        ; 4        ; alupin[19]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W18      ; 129        ; 4        ; pc_input_pin[7]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W19      ; 133        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W20      ; 147        ; 5        ; pcpin2[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 146        ; 5        ; alupin[27]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W22      ; 142        ; 5        ; alupin[13]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y1       ; 31         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y2       ; 30         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ;            ;          ; NC                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y4       ; 50         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 65         ; 3        ; alupin[26]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y8       ; 74         ; 3        ; reg2_outpin[28]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y9       ; 75         ; 3        ; instruction_pin[12]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y10      ; 81         ; 3        ; instruction_pin[23]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ; 80         ; 3        ; alupin[18]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y12      ; 85         ; 3        ; pcpin2[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y13      ; 95         ; 4        ; reg1_outpin[18]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 102        ; 4        ; reg1_outpin[16]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ; 106        ; 4        ; reg2address_outpin[1]                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y16      ; 112        ; 4        ; reg1_outpin[5]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y17      ; 117        ; 4        ; alupin[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y18      ; 118        ; 4        ; alupin[22]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y19      ; 130        ; 4        ; pcpin2[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y20      ; 134        ; 4        ; pc_input_pin[13]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y22      ; 143        ; 5        ; pc_input_pin[25]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                               ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPUProject                                      ; 5640 (0)    ; 1056 (0)                  ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0         ; 209  ; 0            ; 4584 (0)     ; 246 (0)           ; 810 (0)          ; |CPUProject                                                                                                                                                       ; work         ;
;    |ALU:inst1|                                   ; 3657 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3640 (0)     ; 0 (0)             ; 17 (0)           ; |CPUProject|ALU:inst1                                                                                                                                             ; work         ;
;       |ADDER_SUB:inst|                           ; 65 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|ADDER_SUB:inst                                                                                                                              ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|     ; 65 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|ADDER_SUB:inst|lpm_add_sub:LPM_ADD_SUB_component                                                                                            ; work         ;
;             |add_sub_1lg:auto_generated|         ; 65 (65)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 65 (65)      ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|ADDER_SUB:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1lg:auto_generated                                                                 ; work         ;
;       |CMP:inst4|                                ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|CMP:inst4                                                                                                                                   ; work         ;
;          |lpm_compare:LPM_COMPARE_component|     ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|CMP:inst4|lpm_compare:LPM_COMPARE_component                                                                                                 ; work         ;
;             |cmpr_iug:auto_generated|            ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|CMP:inst4|lpm_compare:LPM_COMPARE_component|cmpr_iug:auto_generated                                                                         ; work         ;
;       |DIV:inst3|                                ; 1324 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1315 (0)     ; 0 (0)             ; 9 (0)            ; |CPUProject|ALU:inst1|DIV:inst3                                                                                                                                   ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|       ; 1324 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1315 (0)     ; 0 (0)             ; 9 (0)            ; |CPUProject|ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component                                                                                                   ; work         ;
;             |lpm_divide_rgs:auto_generated|      ; 1324 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1315 (0)     ; 0 (0)             ; 9 (0)            ; |CPUProject|ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated                                                                     ; work         ;
;                |abs_divider_4dg:divider|         ; 1324 (65)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1315 (65)    ; 0 (0)             ; 9 (0)            ; |CPUProject|ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                   |alt_u_div_0ef:divider|        ; 1149 (1148) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1143 (1142)  ; 0 (0)             ; 6 (6)            ; |CPUProject|ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider                       ; work         ;
;                      |add_sub_2tc:add_sub_1|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_2tc:add_sub_1 ; work         ;
;                   |lpm_abs_c4a:my_abs_den|       ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 1 (1)            ; |CPUProject|ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den                      ; work         ;
;                   |lpm_abs_c4a:my_abs_num|       ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 44 (44)      ; 0 (0)             ; 2 (2)            ; |CPUProject|ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num                      ; work         ;
;       |MULT:inst2|                               ; 1400 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1397 (0)     ; 0 (0)             ; 3 (0)            ; |CPUProject|ALU:inst1|MULT:inst2                                                                                                                                  ; work         ;
;          |lpm_mult:lpm_mult_component|           ; 1400 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1397 (0)     ; 0 (0)             ; 3 (0)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component                                                                                                      ; work         ;
;             |mult_bcn:auto_generated|            ; 1400 (92)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1397 (92)    ; 0 (0)             ; 3 (0)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated                                                                              ; work         ;
;                |alt_mac_mult:mac_mult1|          ; 423 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 423 (0)      ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1                                                       ; work         ;
;                   |mac_mult_33h1:auto_generated| ; 423 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 423 (0)      ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated                          ; work         ;
;                      |mult_rul:mult1|            ; 423 (423)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 423 (423)    ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1           ; work         ;
;                |alt_mac_mult:mac_mult3|          ; 315 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 315 (0)      ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult3                                                       ; work         ;
;                   |mac_mult_58h1:auto_generated| ; 315 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 315 (0)      ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated                          ; work         ;
;                      |mult_bko:mult1|            ; 315 (315)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 315 (315)    ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_bko:mult1           ; work         ;
;                |alt_mac_mult:mac_mult5|          ; 323 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 323 (0)      ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5                                                       ; work         ;
;                   |mac_mult_68h1:auto_generated| ; 323 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 323 (0)      ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated                          ; work         ;
;                      |mult_cko:mult1|            ; 323 (323)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 323 (323)    ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1           ; work         ;
;                |alt_mac_mult:mac_mult7|          ; 247 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 244 (0)      ; 0 (0)             ; 3 (0)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult7                                                       ; work         ;
;                   |mac_mult_gdh1:auto_generated| ; 247 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 244 (0)      ; 0 (0)             ; 3 (0)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult7|mac_mult_gdh1:auto_generated                          ; work         ;
;                      |mult_ako:mult1|            ; 247 (247)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 244 (244)    ; 0 (0)             ; 3 (3)            ; |CPUProject|ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult7|mac_mult_gdh1:auto_generated|mult_ako:mult1           ; work         ;
;       |ROTATE:inst12|                            ; 264 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 264 (0)      ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|ROTATE:inst12                                                                                                                               ; work         ;
;          |lpm_clshift:LPM_CLSHIFT_component|     ; 264 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 264 (0)      ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component                                                                                             ; work         ;
;             |lpm_clshift_jhc:auto_generated|     ; 264 (264)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 264 (264)    ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated                                                              ; work         ;
;       |SHIFT:inst11|                             ; 67 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 1 (0)            ; |CPUProject|ALU:inst1|SHIFT:inst11                                                                                                                                ; work         ;
;          |lpm_clshift:LPM_CLSHIFT_component|     ; 67 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 1 (0)            ; |CPUProject|ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component                                                                                              ; work         ;
;             |lpm_clshift_euc:auto_generated|     ; 67 (67)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 1 (1)            ; |CPUProject|ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated                                                               ; work         ;
;       |alu_main_mux:inst8|                       ; 504 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 500 (0)      ; 0 (0)             ; 4 (0)            ; |CPUProject|ALU:inst1|alu_main_mux:inst8                                                                                                                          ; work         ;
;          |lpm_mux:LPM_MUX_component|             ; 504 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 500 (0)      ; 0 (0)             ; 4 (0)            ; |CPUProject|ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component                                                                                                ; work         ;
;             |mux_f2d:auto_generated|             ; 504 (504)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 500 (500)    ; 0 (0)             ; 4 (4)            ; |CPUProject|ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated                                                                         ; work         ;
;       |xor_two:inst5|                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPUProject|ALU:inst1|xor_two:inst5                                                                                                                               ; work         ;
;    |INSTRUCTION_MEMORY:inst9|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPUProject|INSTRUCTION_MEMORY:inst9                                                                                                                              ; work         ;
;       |altsyncram:altsyncram_component|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPUProject|INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component                                                                                              ; work         ;
;          |altsyncram_55b1:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPUProject|INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated                                                               ; work         ;
;    |JMP:inst4|                                   ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 5 (0)            ; |CPUProject|JMP:inst4                                                                                                                                             ; work         ;
;       |ADD:inst10|                               ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 5 (0)            ; |CPUProject|JMP:inst4|ADD:inst10                                                                                                                                  ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|     ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 5 (0)            ; |CPUProject|JMP:inst4|ADD:inst10|lpm_add_sub:LPM_ADD_SUB_component                                                                                                ; work         ;
;             |add_sub_5uh:auto_generated|         ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 5 (5)            ; |CPUProject|JMP:inst4|ADD:inst10|lpm_add_sub:LPM_ADD_SUB_component|add_sub_5uh:auto_generated                                                                     ; work         ;
;    |JUMP_ADDER:inst11|                           ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |CPUProject|JUMP_ADDER:inst11                                                                                                                                     ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|        ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |CPUProject|JUMP_ADDER:inst11|lpm_add_sub:LPM_ADD_SUB_component                                                                                                   ; work         ;
;          |add_sub_2nh:auto_generated|            ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; |CPUProject|JUMP_ADDER:inst11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_2nh:auto_generated                                                                        ; work         ;
;    |MAIN_MEMORY:inst18|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPUProject|MAIN_MEMORY:inst18                                                                                                                                    ; work         ;
;       |altsyncram:altsyncram_component|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPUProject|MAIN_MEMORY:inst18|altsyncram:altsyncram_component                                                                                                    ; work         ;
;          |altsyncram_fap2:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPUProject|MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated                                                                     ; work         ;
;    |MULTIPLEXER:inst17|                          ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 15 (0)           ; |CPUProject|MULTIPLEXER:inst17                                                                                                                                    ; work         ;
;       |lpm_mux:LPM_MUX_component|                ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 15 (0)           ; |CPUProject|MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component                                                                                                          ; work         ;
;          |mux_l0d:auto_generated|                ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 15 (15)          ; |CPUProject|MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated                                                                                   ; work         ;
;    |MULTIPLEXER:inst7|                           ; 37 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 7 (0)            ; |CPUProject|MULTIPLEXER:inst7                                                                                                                                     ; work         ;
;       |lpm_mux:LPM_MUX_component|                ; 37 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 7 (0)            ; |CPUProject|MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component                                                                                                           ; work         ;
;          |mux_l0d:auto_generated|                ; 37 (37)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 7 (7)            ; |CPUProject|MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated                                                                                    ; work         ;
;    |PC_ADDER:inst|                               ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 8 (0)            ; |CPUProject|PC_ADDER:inst                                                                                                                                         ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|        ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 8 (0)            ; |CPUProject|PC_ADDER:inst|lpm_add_sub:LPM_ADD_SUB_component                                                                                                       ; work         ;
;          |add_sub_mqh:auto_generated|            ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |CPUProject|PC_ADDER:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_mqh:auto_generated                                                                            ; work         ;
;    |PC_MUX:inst2|                                ; 62 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 2 (0)            ; |CPUProject|PC_MUX:inst2                                                                                                                                          ; work         ;
;       |lpm_mux:LPM_MUX_component|                ; 62 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 2 (0)            ; |CPUProject|PC_MUX:inst2|lpm_mux:LPM_MUX_component                                                                                                                ; work         ;
;          |mux_o0d:auto_generated|                ; 62 (62)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 2 (2)            ; |CPUProject|PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated                                                                                         ; work         ;
;    |instruction_interpreter:inst6|               ; 102 (102)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 87 (87)      ; 0 (0)             ; 15 (15)          ; |CPUProject|instruction_interpreter:inst6                                                                                                                         ; work         ;
;    |lpm_ff:PC|                                   ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 15 (15)          ; |CPUProject|lpm_ff:PC                                                                                                                                             ; work         ;
;    |register_array:inst5|                        ; 1713 (1713) ; 1024 (1024)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 689 (689)    ; 229 (229)         ; 795 (795)        ; |CPUProject|register_array:inst5                                                                                                                                  ; work         ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                   ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                  ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+
; alupin[31]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[30]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[29]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[28]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[27]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[26]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[25]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[24]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[23]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[22]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[21]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[20]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[19]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[18]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[17]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[16]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[15]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[14]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[13]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[12]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[11]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[10]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[9]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[8]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[7]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[6]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[5]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[4]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[3]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[2]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[1]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alupin[0]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[31]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[30]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[29]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[28]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[27]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[26]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[25]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[24]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[23]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[22]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[21]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[20]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[19]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[18]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[17]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[16]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_pin[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[31]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[30]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[29]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[28]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[27]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[26]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[25]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[24]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[23]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[22]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[21]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[20]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[19]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[18]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[17]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[16]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[15]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_input_pin[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[31]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[30]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[29]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[28]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[27]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[26]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[25]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[24]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[23]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[22]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[21]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[20]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[19]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[18]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[17]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[16]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[15]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[14]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[13]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[12]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[11]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[10]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[9]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[8]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[7]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[6]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[5]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[4]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[3]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[2]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[1]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pcpin2[0]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[31]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[30]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[29]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[28]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[27]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[26]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[25]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[24]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[23]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[22]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[21]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[20]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[19]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[18]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[17]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[16]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[15]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[14]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[13]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[12]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[11]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[10]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[9]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[8]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1_outpin[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1address_outpin[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1address_outpin[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1address_outpin[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1address_outpin[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg1address_outpin[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[31]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[30]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[29]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[28]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[27]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[26]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[25]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[24]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[23]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[22]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[21]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[20]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[19]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[18]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[17]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[16]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[15]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[14]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[13]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[12]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[11]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[10]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[9]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[8]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2_outpin[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2address_outpin[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2address_outpin[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2address_outpin[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2address_outpin[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg2address_outpin[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg3address_outpin[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg3address_outpin[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg3address_outpin[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg3address_outpin[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg3address_outpin[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cpu_clk               ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rest                  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; cpu_clk             ;                   ;         ;
; rest                ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                             ;
+-----------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                          ; Location           ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; cpu_clk                                       ; PIN_N11            ; 2       ; Clock         ; no     ; --                   ; --               ; --                        ;
; cpu_clk                                       ; PIN_N11            ; 1059    ; Clock         ; yes    ; Global Clock         ; GCLK29           ; --                        ;
; instruction_interpreter:inst6|Equal0~1        ; LCCOMB_X47_Y28_N30 ; 4       ; Read enable   ; no     ; --                   ; --               ; --                        ;
; instruction_interpreter:inst6|Equal1~0        ; LCCOMB_X47_Y28_N20 ; 3       ; Read enable   ; no     ; --                   ; --               ; --                        ;
; instruction_interpreter:inst6|Equal2~0        ; LCCOMB_X59_Y37_N30 ; 2       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; instruction_interpreter:inst6|Equal3~0        ; LCCOMB_X59_Y37_N14 ; 2       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; instruction_interpreter:inst6|Equal4~2        ; LCCOMB_X79_Y34_N2  ; 16      ; Latch enable  ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; instruction_interpreter:inst6|Equal4~3        ; LCCOMB_X62_Y39_N16 ; 35      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; instruction_interpreter:inst6|Equal4~3        ; LCCOMB_X62_Y39_N16 ; 26      ; Latch enable  ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; instruction_interpreter:inst6|alu_opcode[4]~7 ; LCCOMB_X50_Y28_N28 ; 5       ; Latch enable  ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; instruction_interpreter:inst6|reg2[0]_893     ; LCCOMB_X48_Y37_N18 ; 49      ; Output enable ; no     ; --                   ; --               ; --                        ;
; instruction_interpreter:inst6|reg3[0]_999     ; LCCOMB_X50_Y28_N30 ; 56      ; Output enable ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[0][31]~26      ; LCCOMB_X47_Y28_N26 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[10][1]~50      ; LCCOMB_X47_Y28_N18 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[10][31]~16     ; LCCOMB_X48_Y36_N16 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[11][31]~19     ; LCCOMB_X50_Y36_N26 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[11][4]~53      ; LCCOMB_X47_Y28_N10 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[12][0]~64      ; LCCOMB_X49_Y44_N6  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[12][31]~30     ; LCCOMB_X47_Y40_N12 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[13][31]~28     ; LCCOMB_X48_Y35_N2  ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[13][7]~62      ; LCCOMB_X50_Y44_N20 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[14][31]~29     ; LCCOMB_X47_Y28_N22 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[14][7]~63      ; LCCOMB_X50_Y44_N24 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[15][31]~31     ; LCCOMB_X53_Y34_N18 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[15][7]~65      ; LCCOMB_X49_Y44_N30 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[16][0]~43      ; LCCOMB_X45_Y39_N20 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[16][31]~10     ; LCCOMB_X47_Y34_N18 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[17][1]~39      ; LCCOMB_X48_Y44_N26 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[17][31]~6      ; LCCOMB_X53_Y34_N6  ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[18][31]~2      ; LCCOMB_X47_Y28_N28 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[18][4]~35      ; LCCOMB_X50_Y46_N20 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[19][0]~47      ; LCCOMB_X49_Y42_N28 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[19][31]~14     ; LCCOMB_X48_Y34_N20 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[1][31]~25      ; LCCOMB_X53_Y34_N24 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[1][7]~59       ; LCCOMB_X45_Y44_N10 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[20][2]~41      ; LCCOMB_X47_Y44_N0  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[20][31]~8      ; LCCOMB_X47_Y34_N20 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[21][0]~38      ; LCCOMB_X52_Y40_N8  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[21][31]~5      ; LCCOMB_X48_Y34_N14 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[22][1]~33      ; LCCOMB_X50_Y43_N14 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[22][31]~0      ; LCCOMB_X47_Y28_N14 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[23][31]~13     ; LCCOMB_X52_Y43_N0  ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[23][5]~46      ; LCCOMB_X48_Y46_N30 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[24][31]~9      ; LCCOMB_X54_Y43_N10 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[24][3]~42      ; LCCOMB_X47_Y39_N20 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[25][31]~4      ; LCCOMB_X48_Y36_N2  ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[25][7]~37      ; LCCOMB_X50_Y42_N12 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[26][31]~1      ; LCCOMB_X47_Y28_N24 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[26][3]~34      ; LCCOMB_X48_Y37_N24 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[27][2]~45      ; LCCOMB_X48_Y46_N6  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[27][31]~12     ; LCCOMB_X52_Y43_N14 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[28][2]~44      ; LCCOMB_X52_Y44_N24 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[28][31]~11     ; LCCOMB_X45_Y34_N26 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[29][31]~7      ; LCCOMB_X45_Y34_N8  ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[29][5]~40      ; LCCOMB_X52_Y42_N22 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[2][31]~24      ; LCCOMB_X49_Y33_N22 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[2][4]~58       ; LCCOMB_X49_Y46_N10 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[30][31]~3      ; LCCOMB_X47_Y28_N4  ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[30][7]~36      ; LCCOMB_X45_Y39_N26 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[31][1]~48      ; LCCOMB_X49_Y42_N14 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[31][31]~15     ; LCCOMB_X52_Y43_N2  ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[3][31]~27      ; LCCOMB_X48_Y34_N18 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[3][4]~61       ; LCCOMB_X45_Y42_N0  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[4][1]~56       ; LCCOMB_X48_Y45_N18 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[4][31]~22      ; LCCOMB_X48_Y35_N20 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[5][31]~20      ; LCCOMB_X52_Y38_N0  ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[5][7]~54       ; LCCOMB_X49_Y45_N22 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[6][1]~55       ; LCCOMB_X49_Y45_N14 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[6][31]~21      ; LCCOMB_X45_Y35_N22 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[7][31]~23      ; LCCOMB_X52_Y38_N2  ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[7][7]~57       ; LCCOMB_X48_Y45_N14 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[8][31]~18      ; LCCOMB_X50_Y37_N30 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[8][5]~52       ; LCCOMB_X44_Y43_N20 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[9][31]~17      ; LCCOMB_X48_Y36_N10 ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers[9][3]~51       ; LCCOMB_X44_Y43_N30 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register_array:inst5|registers~60             ; LCCOMB_X44_Y44_N4  ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; rest                                          ; PIN_M11            ; 1060    ; Async. clear  ; yes    ; Global Clock         ; GCLK28           ; --                        ;
+-----------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                               ;
+-----------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                          ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; cpu_clk                                       ; PIN_N11            ; 1059    ; 978                                  ; Global Clock         ; GCLK29           ; --                        ;
; instruction_interpreter:inst6|Equal4~2        ; LCCOMB_X79_Y34_N2  ; 16      ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; instruction_interpreter:inst6|Equal4~3        ; LCCOMB_X62_Y39_N16 ; 26      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; instruction_interpreter:inst6|alu_opcode[4]~7 ; LCCOMB_X50_Y28_N28 ; 5       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; rest                                          ; PIN_M11            ; 1060    ; 0                                    ; Global Clock         ; GCLK28           ; --                        ;
+-----------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                               ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; instruction_interpreter:inst6|alu_opcode[0]                                                                                                                        ; 430     ;
; instruction_interpreter:inst6|reg1[0]                                                                                                                              ; 242     ;
; instruction_interpreter:inst6|reg1[1]                                                                                                                              ; 242     ;
; instruction_interpreter:inst6|reg1[3]                                                                                                                              ; 242     ;
; instruction_interpreter:inst6|reg1[2]                                                                                                                              ; 242     ;
; instruction_interpreter:inst6|reg2[0]~3                                                                                                                            ; 240     ;
; instruction_interpreter:inst6|reg2[1]~2                                                                                                                            ; 240     ;
; instruction_interpreter:inst6|reg2[3]~1                                                                                                                            ; 240     ;
; instruction_interpreter:inst6|reg2[2]~0                                                                                                                            ; 240     ;
; instruction_interpreter:inst6|alu_opcode[1]                                                                                                                        ; 166     ;
; instruction_interpreter:inst6|alu_opcode[2]                                                                                                                        ; 146     ;
; register_array:inst5|Mux0~20                                                                                                                                       ; 124     ;
; instruction_interpreter:inst6|alu_input_mux_signal                                                                                                                 ; 119     ;
; instruction_interpreter:inst6|s_r_amount[3]$latch                                                                                                                  ; 106     ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[31]~1                                                                               ; 96      ;
; instruction_interpreter:inst6|s_r_amount[4]$latch                                                                                                                  ; 95      ;
; instruction_interpreter:inst6|im_data[31]                                                                                                                          ; 85      ;
; instruction_interpreter:inst6|s_r_amount[2]$latch                                                                                                                  ; 79      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[0]~38                                                                               ; 74      ;
; instruction_interpreter:inst6|s_r_amount[1]$latch                                                                                                                  ; 73      ;
; instruction_interpreter:inst6|s_r_amount[0]$latch                                                                                                                  ; 70      ;
; instruction_interpreter:inst6|alu_opcode[3]                                                                                                                        ; 65      ;
; instruction_interpreter:inst6|reg3[0]_999                                                                                                                          ; 56      ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|_~0                                                                                  ; 51      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|le4a[19]               ; 51      ;
; instruction_interpreter:inst6|jump_mux_signal[0]                                                                                                                   ; 49      ;
; instruction_interpreter:inst6|reg2[0]_893                                                                                                                          ; 49      ;
; register_array:inst5|Mux31~20                                                                                                                                      ; 49      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|le6a[19]               ; 49      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_bko:mult1|le6a[19]               ; 48      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_31_result_int[32]~64       ; 48      ;
; instruction_interpreter:inst6|jump_mux_signal[1]                                                                                                                   ; 47      ;
; register_array:inst5|Mux30~20                                                                                                                                      ; 47      ;
; register_array:inst5|Mux28~20                                                                                                                                      ; 47      ;
; register_array:inst5|Mux1~20                                                                                                                                       ; 47      ;
; instruction_interpreter:inst6|reg1[4]                                                                                                                              ; 46      ;
; register_array:inst5|Mux27~20                                                                                                                                      ; 46      ;
; register_array:inst5|Mux25~20                                                                                                                                      ; 46      ;
; register_array:inst5|Mux23~20                                                                                                                                      ; 46      ;
; register_array:inst5|Mux21~20                                                                                                                                      ; 46      ;
; register_array:inst5|Mux19~20                                                                                                                                      ; 46      ;
; register_array:inst5|Mux17~20                                                                                                                                      ; 46      ;
; register_array:inst5|Mux29~20                                                                                                                                      ; 45      ;
; register_array:inst5|Mux26~20                                                                                                                                      ; 45      ;
; register_array:inst5|Mux24~20                                                                                                                                      ; 45      ;
; register_array:inst5|Mux22~20                                                                                                                                      ; 45      ;
; register_array:inst5|Mux20~20                                                                                                                                      ; 45      ;
; register_array:inst5|Mux18~20                                                                                                                                      ; 45      ;
; register_array:inst5|Mux15~20                                                                                                                                      ; 45      ;
; register_array:inst5|Mux13~20                                                                                                                                      ; 45      ;
; ALU:inst1|CMP:inst4|lpm_compare:LPM_COMPARE_component|cmpr_iug:auto_generated|op_1~62                                                                              ; 45      ;
; register_array:inst5|Mux16~20                                                                                                                                      ; 44      ;
; register_array:inst5|Mux14~20                                                                                                                                      ; 43      ;
; instruction_interpreter:inst6|reg2[4]$latch                                                                                                                        ; 41      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[30]~2                                                                               ; 39      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_bko:mult1|le3a[19]~0             ; 38      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[18]~14                                                                              ; 37      ;
; instruction_interpreter:inst6|reg3[4]$latch                                                                                                                        ; 36      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[30]~22                       ; 36      ;
; ALU:inst1|xor_two:inst5|result[31]                                                                                                                                 ; 35      ;
; instruction_interpreter:inst6|Equal4~3                                                                                                                             ; 34      ;
; instruction_interpreter:inst6|register_write_word_enable                                                                                                           ; 34      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[1]~43                        ; 34      ;
; instruction_interpreter:inst6|write_back_on_register_mux_signal                                                                                                    ; 33      ;
; instruction_interpreter:inst6|alu_opcode[4]                                                                                                                        ; 33      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[4]~40                        ; 33      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_bko:mult1|le8a[19]               ; 33      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_bko:mult1|le11a[19]              ; 33      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_bko:mult1|le7a[19]               ; 33      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_bko:mult1|le10a[19]              ; 33      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_bko:mult1|le9a[19]               ; 33      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult7|mac_mult_gdh1:auto_generated|mult_ako:mult1|cs4a[5]~5              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[0]~31                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[1]~30                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[2]~29                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[3]~28                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[4]~27                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[5]~26                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[6]~25                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[7]~24                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[8]~23                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[9]~22                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[10]~21                                                                             ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[11]~20                                                                             ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[12]~19                                                                             ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[13]~18                                                                             ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[14]~17                                                                             ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[15]~16                                                                             ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[16]~15                                                                             ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[17]~14                                                                             ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[18]~13                                                                             ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[19]~12                                                                             ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[20]~11                                                                             ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[21]~10                                                                             ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[22]~9                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[23]~8                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[24]~7                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[25]~6                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[26]~5                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[27]~4                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[28]~3                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[29]~2                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[30]~1                                                                              ; 32      ;
; MULTIPLEXER:inst17|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[31]~0                                                                              ; 32      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[3]~41                        ; 32      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[825]~43                    ; 32      ;
; register_array:inst5|Mux7~20                                                                                                                                       ; 32      ;
; register_array:inst5|Mux5~20                                                                                                                                       ; 32      ;
; register_array:inst5|Mux3~20                                                                                                                                       ; 32      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_30_result_int[31]~62       ; 32      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[2]~42                        ; 31      ;
; register_array:inst5|Mux2~20                                                                                                                                       ; 31      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult7|mac_mult_gdh1:auto_generated|mult_ako:mult1|cs4a[2]~4              ; 30      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult7|mac_mult_gdh1:auto_generated|mult_ako:mult1|cs4a[1]~3              ; 30      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult7|mac_mult_gdh1:auto_generated|mult_ako:mult1|cs4a[3]~2              ; 30      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult7|mac_mult_gdh1:auto_generated|mult_ako:mult1|cs4a[4]~1              ; 30      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult7|mac_mult_gdh1:auto_generated|mult_ako:mult1|cs4a[5]~0              ; 30      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[957]~70                    ; 30      ;
; register_array:inst5|Mux11~20                                                                                                                                      ; 30      ;
; register_array:inst5|Mux9~20                                                                                                                                       ; 30      ;
; register_array:inst5|Mux6~20                                                                                                                                       ; 30      ;
; register_array:inst5|Mux4~20                                                                                                                                       ; 30      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[726]~44                    ; 29      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[924]~69                    ; 28      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[891]~67                    ; 28      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[5]~38                        ; 28      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[3]~32                                                                               ; 28      ;
; register_array:inst5|Mux10~20                                                                                                                                      ; 28      ;
; register_array:inst5|Mux8~20                                                                                                                                       ; 28      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_26_result_int[27]~54       ; 28      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[858]~65                    ; 27      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[627]~45                    ; 27      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[6]~12                        ; 27      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[2]~34                                                                               ; 27      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[4]~30                                                                               ; 27      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[5]~28                                                                               ; 27      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[12]~20                                                                              ; 27      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_25_result_int[26]~52       ; 27      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[7]~39                        ; 26      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_24_result_int[25]~50       ; 26      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[792]~64                    ; 25      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[8]~34                        ; 25      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[13]~19                                                                              ; 25      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_23_result_int[24]~48       ; 25      ;
; register_array:inst5|registers[15][31]~31                                                                                                                          ; 24      ;
; register_array:inst5|registers[12][31]~30                                                                                                                          ; 24      ;
; register_array:inst5|registers[14][31]~29                                                                                                                          ; 24      ;
; register_array:inst5|registers[13][31]~28                                                                                                                          ; 24      ;
; register_array:inst5|registers[3][31]~27                                                                                                                           ; 24      ;
; register_array:inst5|registers[0][31]~26                                                                                                                           ; 24      ;
; register_array:inst5|registers[1][31]~25                                                                                                                           ; 24      ;
; register_array:inst5|registers[2][31]~24                                                                                                                           ; 24      ;
; register_array:inst5|registers[7][31]~23                                                                                                                           ; 24      ;
; register_array:inst5|registers[4][31]~22                                                                                                                           ; 24      ;
; register_array:inst5|registers[6][31]~21                                                                                                                           ; 24      ;
; register_array:inst5|registers[5][31]~20                                                                                                                           ; 24      ;
; register_array:inst5|registers[11][31]~19                                                                                                                          ; 24      ;
; register_array:inst5|registers[8][31]~18                                                                                                                           ; 24      ;
; register_array:inst5|registers[9][31]~17                                                                                                                           ; 24      ;
; register_array:inst5|registers[10][31]~16                                                                                                                          ; 24      ;
; register_array:inst5|registers[31][31]~15                                                                                                                          ; 24      ;
; register_array:inst5|registers[19][31]~14                                                                                                                          ; 24      ;
; register_array:inst5|registers[23][31]~13                                                                                                                          ; 24      ;
; register_array:inst5|registers[27][31]~12                                                                                                                          ; 24      ;
; register_array:inst5|registers[28][31]~11                                                                                                                          ; 24      ;
; register_array:inst5|registers[16][31]~10                                                                                                                          ; 24      ;
; register_array:inst5|registers[24][31]~9                                                                                                                           ; 24      ;
; register_array:inst5|registers[20][31]~8                                                                                                                           ; 24      ;
; register_array:inst5|registers[29][31]~7                                                                                                                           ; 24      ;
; register_array:inst5|registers[17][31]~6                                                                                                                           ; 24      ;
; register_array:inst5|registers[21][31]~5                                                                                                                           ; 24      ;
; register_array:inst5|registers[25][31]~4                                                                                                                           ; 24      ;
; register_array:inst5|registers[30][31]~3                                                                                                                           ; 24      ;
; register_array:inst5|registers[18][31]~2                                                                                                                           ; 24      ;
; register_array:inst5|registers[26][31]~1                                                                                                                           ; 24      ;
; register_array:inst5|registers[22][31]~0                                                                                                                           ; 24      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[759]~63                    ; 24      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[9]~35                        ; 24      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[13]~33                       ; 24      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[6]~26                                                                               ; 24      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[8]~24                                                                               ; 24      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[10]~22                                                                              ; 24      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[14]~18                                                                              ; 24      ;
; register_array:inst5|Mux46~20                                                                                                                                      ; 24      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_22_result_int[23]~46       ; 24      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[10]~36                       ; 23      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[12]~32                       ; 23      ;
; register_array:inst5|Mux32~20                                                                                                                                      ; 23      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[7]~25                                                                               ; 23      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[9]~23                                                                               ; 23      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[11]~21                                                                              ; 23      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[15]~17                                                                              ; 23      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_21_result_int[22]~44       ; 23      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|cs4a[6]~5              ; 22      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[693]~62                    ; 22      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[528]~56                    ; 22      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[11]~31                       ; 22      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_20_result_int[21]~42       ; 22      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[660]~61                    ; 21      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|le8a[19]               ; 21      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|le7a[19]               ; 21      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_19_result_int[20]~40       ; 21      ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|_~1                                                                                  ; 20      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[16]~45                       ; 20      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[429]~47                    ; 20      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_18_result_int[19]~38       ; 20      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|cs4a[1]~10             ; 19      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|cs4a[2]~9              ; 19      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[594]~60                    ; 19      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[15]~44                       ; 19      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|le5a[19]               ; 19      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|le6a[19]               ; 19      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|le9a[19]               ; 19      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|le8a[19]               ; 19      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|le10a[19]              ; 19      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|le11a[19]              ; 19      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|le7a[19]               ; 19      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|le11a[19]              ; 19      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|le10a[19]              ; 19      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|le9a[19]               ; 19      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[16]~16                                                                              ; 19      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_17_result_int[18]~36       ; 19      ;
; instruction_interpreter:inst6|reg3[1]$latch                                                                                                                        ; 18      ;
; instruction_interpreter:inst6|reg3[0]$latch                                                                                                                        ; 18      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|cs2a[5]~8              ; 18      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs2a[8]~12             ; 18      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs3a[8]~1              ; 18      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[561]~59                    ; 18      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[14]~46                       ; 18      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[19]~30                       ; 18      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_16_result_int[17]~34       ; 18      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[17]~50                       ; 17      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs3a[6]~7              ; 17      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs3a[5]~6              ; 17      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs3a[1]~5              ; 17      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs3a[2]~4              ; 17      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs3a[4]~3              ; 17      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs3a[3]~2              ; 17      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs3a[7]~0              ; 17      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|cs4a[3]~8              ; 17      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|cs4a[4]~7              ; 17      ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|cs4a[5]~6              ; 17      ;
; register_array:inst5|registers~49                                                                                                                                  ; 17      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[18]~29                       ; 17      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[17]~15                                                                              ; 17      ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[30]                                                                    ; 17      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_15_result_int[16]~32       ; 17      ;
; register_array:inst5|registers[16][0]~32                                                                                                                           ; 16      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[495]~58                    ; 16      ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[95]~49                                                              ; 16      ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[29]                                                                    ; 16      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_14_result_int[15]~30       ; 16      ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|w_mux_outputs5196w[0]~16                                                             ; 15      ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|w_mux_outputs5196w[0]~13                                                             ; 15      ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|w_mux_outputs50w[0]~0                                                                ; 15      ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|w_mux_outputs5196w[0]~11                                                             ; 15      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[462]~57                    ; 15      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[330]~48                    ; 15      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[22]~28                       ; 15      ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[27]                                                                    ; 15      ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[31]                                                                    ; 15      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_13_result_int[14]~28       ; 15      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[21]~27                       ; 14      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[26]~6                                                                               ; 14      ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[28]                                                                    ; 14      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_12_result_int[13]~26       ; 14      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[20]~49                       ; 13      ;
; instruction_interpreter:inst6|Equal0~0                                                                                                                             ; 13      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[396]~55                    ; 13      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[29]~3                                                                               ; 13      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_11_result_int[12]~24       ; 13      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[363]~54                    ; 12      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[231]~49                    ; 12      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[25]~26                       ; 12      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[22]~10                                                                              ; 12      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[27]~5                                                                               ; 12      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[28]~4                                                                               ; 12      ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[26]                                                                    ; 12      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_10_result_int[11]~22       ; 12      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[297]~72                    ; 11      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[132]~50                    ; 11      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[24]~25                       ; 11      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[20]~12                                                                              ; 11      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[21]~11                                                                              ; 11      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[23]~9                                                                               ; 11      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[24]~8                                                                               ; 11      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_9_result_int[10]~20        ; 11      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[264]~75                    ; 10      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[23]~48                       ; 10      ;
; MULTIPLEXER:inst7|lpm_mux:LPM_MUX_component|mux_l0d:auto_generated|result_node[25]~7                                                                               ; 10      ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_8_result_int[9]~18         ; 10      ;
; instruction_interpreter:inst6|always0~4                                                                                                                            ; 9       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|_~5                                                                        ; 9       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_7_result_int[8]~16         ; 9       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[190]~100                                                            ; 8       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[198]~71                    ; 8       ;
; register_array:inst5|registers[15][7]~65                                                                                                                           ; 8       ;
; register_array:inst5|registers[12][0]~64                                                                                                                           ; 8       ;
; register_array:inst5|registers[14][7]~63                                                                                                                           ; 8       ;
; register_array:inst5|registers[13][7]~62                                                                                                                           ; 8       ;
; register_array:inst5|registers[3][4]~61                                                                                                                            ; 8       ;
; register_array:inst5|registers[1][7]~59                                                                                                                            ; 8       ;
; register_array:inst5|registers[2][4]~58                                                                                                                            ; 8       ;
; register_array:inst5|registers[7][7]~57                                                                                                                            ; 8       ;
; register_array:inst5|registers[4][1]~56                                                                                                                            ; 8       ;
; register_array:inst5|registers[6][1]~55                                                                                                                            ; 8       ;
; register_array:inst5|registers[5][7]~54                                                                                                                            ; 8       ;
; register_array:inst5|registers[11][4]~53                                                                                                                           ; 8       ;
; register_array:inst5|registers[8][5]~52                                                                                                                            ; 8       ;
; register_array:inst5|registers[9][3]~51                                                                                                                            ; 8       ;
; register_array:inst5|registers[10][1]~50                                                                                                                           ; 8       ;
; register_array:inst5|registers[31][1]~48                                                                                                                           ; 8       ;
; register_array:inst5|registers[19][0]~47                                                                                                                           ; 8       ;
; register_array:inst5|registers[23][5]~46                                                                                                                           ; 8       ;
; register_array:inst5|registers[27][2]~45                                                                                                                           ; 8       ;
; register_array:inst5|registers[28][2]~44                                                                                                                           ; 8       ;
; register_array:inst5|registers[16][0]~43                                                                                                                           ; 8       ;
; register_array:inst5|registers[24][3]~42                                                                                                                           ; 8       ;
; register_array:inst5|registers[20][2]~41                                                                                                                           ; 8       ;
; register_array:inst5|registers[29][5]~40                                                                                                                           ; 8       ;
; register_array:inst5|registers[17][1]~39                                                                                                                           ; 8       ;
; register_array:inst5|registers[21][0]~38                                                                                                                           ; 8       ;
; register_array:inst5|registers[25][7]~37                                                                                                                           ; 8       ;
; register_array:inst5|registers[30][7]~36                                                                                                                           ; 8       ;
; register_array:inst5|registers[18][4]~35                                                                                                                           ; 8       ;
; register_array:inst5|registers[26][3]~34                                                                                                                           ; 8       ;
; register_array:inst5|registers[22][1]~33                                                                                                                           ; 8       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|op_2~62                                                  ; 8       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|w_mux_outputs5030w[0]~1                                                              ; 8       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[27]~20                       ; 8       ;
; register_array:inst5|Mux0~19                                                                                                                                       ; 8       ;
; register_array:inst5|Mux0~9                                                                                                                                        ; 8       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_6_result_int[7]~14         ; 8       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[165]~74                    ; 7       ;
; register_array:inst5|registers~60                                                                                                                                  ; 7       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[26]~23                       ; 7       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_bko:mult1|cs2a[4]~0              ; 7       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_bko:mult1|cs4a[3]~0              ; 7       ;
; register_array:inst5|Mux43~20                                                                                                                                      ; 7       ;
; register_array:inst5|Mux40~20                                                                                                                                      ; 7       ;
; register_array:inst5|Mux35~20                                                                                                                                      ; 7       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_5_result_int[6]~12         ; 7       ;
; instruction_interpreter:inst6|reg3[3]$latch                                                                                                                        ; 6       ;
; instruction_interpreter:inst6|reg3[2]$latch                                                                                                                        ; 6       ;
; instruction_interpreter:inst6|im_data[6]                                                                                                                           ; 6       ;
; instruction_interpreter:inst6|im_data[7]                                                                                                                           ; 6       ;
; instruction_interpreter:inst6|im_data[8]                                                                                                                           ; 6       ;
; instruction_interpreter:inst6|im_data[9]                                                                                                                           ; 6       ;
; instruction_interpreter:inst6|im_data[10]                                                                                                                          ; 6       ;
; instruction_interpreter:inst6|im_data[11]                                                                                                                          ; 6       ;
; instruction_interpreter:inst6|im_data[14]                                                                                                                          ; 6       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result2w~1                                                                    ; 6       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result3w~1                                                                    ; 6       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result4w~1                                                                    ; 6       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result5w~1                                                                    ; 6       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result6w~1                                                                    ; 6       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result7w~1                                                                    ; 6       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result8w~1                                                                    ; 6       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result9w~1                                                                    ; 6       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|_~3                                                                        ; 6       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[27]~21                       ; 6       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~19                              ; 6       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~3                               ; 6       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[8]~13                        ; 6       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~0                               ; 6       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[5]~11                        ; 6       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult7|mac_mult_gdh1:auto_generated|mult_ako:mult1|cs2a[1]~6              ; 6       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[127]~50                                                             ; 6       ;
; register_array:inst5|Mux57~20                                                                                                                                      ; 6       ;
; register_array:inst5|Mux56~20                                                                                                                                      ; 6       ;
; register_array:inst5|Mux44~20                                                                                                                                      ; 6       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_4_result_int[5]~10         ; 6       ;
; instruction_interpreter:inst6|im_data[0]                                                                                                                           ; 5       ;
; instruction_interpreter:inst6|im_data[1]                                                                                                                           ; 5       ;
; instruction_interpreter:inst6|im_data[2]                                                                                                                           ; 5       ;
; instruction_interpreter:inst6|im_data[3]                                                                                                                           ; 5       ;
; instruction_interpreter:inst6|im_data[4]                                                                                                                           ; 5       ;
; instruction_interpreter:inst6|im_data[5]                                                                                                                           ; 5       ;
; instruction_interpreter:inst6|im_data[12]                                                                                                                          ; 5       ;
; instruction_interpreter:inst6|im_data[13]                                                                                                                          ; 5       ;
; register_array:inst5|Decoder0~154                                                                                                                                  ; 5       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult7|mac_mult_gdh1:auto_generated|mult_ako:mult1|cs2a[2]~8              ; 5       ;
; instruction_interpreter:inst6|reg1~0                                                                                                                               ; 5       ;
; instruction_interpreter:inst6|alu_opcode[1]~3                                                                                                                      ; 5       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[34]~95                                                             ; 5       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[30]~24                       ; 5       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[16]~16                       ; 5       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~6                               ; 5       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[13]~15                       ; 5       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~4                               ; 5       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~1                               ; 5       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs2a[6]~4              ; 5       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs2a[5]~3              ; 5       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs2a[4]~2              ; 5       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs2a[3]~1              ; 5       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|cs4a[4]~4              ; 5       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|cs2a[3]~3              ; 5       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|cs2a[2]~1              ; 5       ;
; register_array:inst5|Mux55~20                                                                                                                                      ; 5       ;
; register_array:inst5|Mux54~20                                                                                                                                      ; 5       ;
; register_array:inst5|Mux53~20                                                                                                                                      ; 5       ;
; register_array:inst5|Mux52~20                                                                                                                                      ; 5       ;
; register_array:inst5|Mux49~20                                                                                                                                      ; 5       ;
; register_array:inst5|Mux48~20                                                                                                                                      ; 5       ;
; register_array:inst5|Mux47~20                                                                                                                                      ; 5       ;
; register_array:inst5|Mux45~20                                                                                                                                      ; 5       ;
; register_array:inst5|Mux42~20                                                                                                                                      ; 5       ;
; register_array:inst5|Mux41~20                                                                                                                                      ; 5       ;
; register_array:inst5|Mux39~20                                                                                                                                      ; 5       ;
; register_array:inst5|Mux38~20                                                                                                                                      ; 5       ;
; register_array:inst5|Mux34~20                                                                                                                                      ; 5       ;
; register_array:inst5|Mux33~20                                                                                                                                      ; 5       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_3_result_int[4]~8          ; 5       ;
; register_array:inst5|Decoder0~159                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~158                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~157                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~156                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~155                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~153                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~152                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~151                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~150                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~149                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~148                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~147                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~30                                                                                                                                   ; 4       ;
; register_array:inst5|Decoder0~146                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~21                                                                                                                                   ; 4       ;
; register_array:inst5|Decoder0~145                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~12                                                                                                                                   ; 4       ;
; register_array:inst5|Decoder0~144                                                                                                                                  ; 4       ;
; register_array:inst5|Decoder0~3                                                                                                                                    ; 4       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[131]~84                                                             ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[28]~52                       ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[28]~51                       ; 4       ;
; instruction_interpreter:inst6|Equal0~1                                                                                                                             ; 4       ;
; instruction_interpreter:inst6|always0~2                                                                                                                            ; 4       ;
; instruction_interpreter:inst6|alu_opcode[1]~2                                                                                                                      ; 4       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result0w~0                                                                    ; 4       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result1w~1                                                                    ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[112]~231                                                           ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[104]~229                                                           ; 4       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[137]                                                                ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[113]~220                                                           ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[105]~218                                                           ; 4       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[97]~72                                                              ; 4       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[138]~69                                                             ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[114]~211                                                           ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[106]~209                                                           ; 4       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[139]~65                                                             ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[115]~204                                                           ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[107]~202                                                           ; 4       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[140]                                                                ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[116]~192                                                           ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[108]~186                                                           ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[68]~179                                                            ; 4       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[141]                                                                ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[117]~166                                                           ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[89]~162                                                            ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[109]~160                                                           ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[69]~153                                                            ; 4       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[142]                                                                ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[118]~136                                                           ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[90]~130                                                            ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[60]~126                                                            ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[110]~122                                                           ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[70]~107                                                            ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[36]~93                                                             ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[99]~53                     ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[2]~0                         ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[33]~51                     ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~20                              ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~18                              ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[22]~18                       ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[19]~17                       ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~10                              ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~9                               ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~7                               ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[2]~10                        ; 4       ;
; register_array:inst5|Mux63~20                                                                                                                                      ; 4       ;
; register_array:inst5|Mux62~20                                                                                                                                      ; 4       ;
; register_array:inst5|Mux61~20                                                                                                                                      ; 4       ;
; register_array:inst5|Mux60~20                                                                                                                                      ; 4       ;
; register_array:inst5|Mux59~20                                                                                                                                      ; 4       ;
; register_array:inst5|Mux58~20                                                                                                                                      ; 4       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs2a[1]~9              ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[143]~83                                                            ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[119]~75                                                            ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[103]~61                                                            ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[35]~46                                                             ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[33]~41                                                             ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[91]~39                                                             ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[59]~38                                                             ; 4       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[61]~35                                                             ; 4       ;
; register_array:inst5|Mux51~20                                                                                                                                      ; 4       ;
; register_array:inst5|Mux50~20                                                                                                                                      ; 4       ;
; register_array:inst5|Mux37~20                                                                                                                                      ; 4       ;
; register_array:inst5|Mux36~20                                                                                                                                      ; 4       ;
; lpm_ff:PC|dffs[0]                                                                                                                                                  ; 4       ;
; lpm_ff:PC|dffs[1]                                                                                                                                                  ; 4       ;
; lpm_ff:PC|dffs[2]                                                                                                                                                  ; 4       ;
; lpm_ff:PC|dffs[3]                                                                                                                                                  ; 4       ;
; lpm_ff:PC|dffs[4]                                                                                                                                                  ; 4       ;
; lpm_ff:PC|dffs[5]                                                                                                                                                  ; 4       ;
; lpm_ff:PC|dffs[6]                                                                                                                                                  ; 4       ;
; lpm_ff:PC|dffs[7]                                                                                                                                                  ; 4       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[21]                                                                    ; 4       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[22]                                                                    ; 4       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[23]                                                                    ; 4       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[24]                                                                    ; 4       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[25]                                                                    ; 4       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_2_result_int[3]~6          ; 4       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|~QUARTUS_CREATED_GND~I ; 3       ;
; instruction_interpreter:inst6|reg2[0]$latch                                                                                                                        ; 3       ;
; instruction_interpreter:inst6|reg2[1]$latch                                                                                                                        ; 3       ;
; instruction_interpreter:inst6|reg2[3]$latch                                                                                                                        ; 3       ;
; instruction_interpreter:inst6|reg2[2]$latch                                                                                                                        ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[128]~86                                                             ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[145]                                                                ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[130]~85                                                             ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[146]                                                                ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[135]~264                                                           ; 3       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|cs2a[2]~13             ; 3       ;
; instruction_interpreter:inst6|Equal1~0                                                                                                                             ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[147]~82                                                             ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[148]~81                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[151]~235                                                           ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[136]~76                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[152]~234                                                           ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[120]~233                                                           ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[96]~227                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[121]                                                               ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[97]~223                                                            ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[153]~74                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[122]                                                               ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[98]~214                                                            ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[154]~71                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[123]                                                               ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[99]                                                                ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[155]~67                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[123]~205                                                           ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[99]~200                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[124]                                                               ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[100]                                                               ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[64]~197                                                            ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[156]~64                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[124]~195                                                           ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[92]~194                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[84]~191                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[88]~188                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[76]~185                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[80]~182                                                            ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[100]                                                                ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[72]~177                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[125]~174                                                           ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[93]~173                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[101]                                                               ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[65]~169                                                            ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[157]~60                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[85]~165                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[77]~159                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[81]~156                                                            ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[101]~57                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[73]~151                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[126]~148                                                           ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[94]~147                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[62]~146                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[102]                                                               ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[66]~142                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[32]~140                                                            ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[158]~55                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[86]~135                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[54]~134                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[58]~129                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[56]~124                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[78]~121                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[46]~120                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[82]~116                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[50]~115                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[52]~112                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[48]~110                                                            ; 3       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[102]                                                                ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[38]~106                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[74]~103                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[42]~102                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[44]~99                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[40]~97                                                             ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[976]~481                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[977]~480                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[978]~479                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[979]~478                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[980]~477                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[981]~476                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[982]~475                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[983]~474                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[984]~473                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[985]~472                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[986]~471                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[987]~470                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[988]~469                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[989]~468                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[990]~467                  ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[2]~44                        ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[29]~47                       ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[4]~42                        ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[66]~52                     ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[29]~13                       ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[27]~12                       ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[25]~11                       ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[23]~10                       ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[21]~9                        ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[19]~8                        ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[17]~7                        ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[15]~6                        ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[13]~5                        ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[11]~4                        ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[9]~3                         ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[7]~2                         ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[5]~1                         ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[858]~42                    ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[25]~19                       ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~16                              ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~15                              ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~13                              ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~12                              ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~11                              ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|_~8                               ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_den|cs1a[11]~14                       ; 3       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult1|mac_mult_33h1:auto_generated|mult_rul:mult1|_~0                    ; 3       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult5|mac_mult_68h1:auto_generated|mult_cko:mult1|cs2a[1]~0              ; 3       ;
; ALU:inst1|MULT:inst2|lpm_mult:lpm_mult_component|mult_bcn:auto_generated|alt_mac_mult:mac_mult7|mac_mult_gdh1:auto_generated|mult_ako:mult1|_~0                    ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[127]~90                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[95]~89                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[63]~88                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[111]~82                                                            ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[79]~81                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[47]~80                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[87]~74                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[55]~73                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[83]~69                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[51]~68                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[53]~65                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[49]~63                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[71]~60                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[39]~59                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[75]~55                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[43]~54                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[45]~51                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[41]~49                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[67]~47                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[37]~43                                                             ; 3       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[57]~33                                                             ; 3       ;
; register_array:inst5|registers[0][0]                                                                                                                               ; 3       ;
; lpm_ff:PC|dffs[18]                                                                                                                                                 ; 3       ;
; lpm_ff:PC|dffs[19]                                                                                                                                                 ; 3       ;
; lpm_ff:PC|dffs[20]                                                                                                                                                 ; 3       ;
; lpm_ff:PC|dffs[21]                                                                                                                                                 ; 3       ;
; lpm_ff:PC|dffs[22]                                                                                                                                                 ; 3       ;
; lpm_ff:PC|dffs[23]                                                                                                                                                 ; 3       ;
; lpm_ff:PC|dffs[24]                                                                                                                                                 ; 3       ;
; lpm_ff:PC|dffs[25]                                                                                                                                                 ; 3       ;
; lpm_ff:PC|dffs[26]                                                                                                                                                 ; 3       ;
; lpm_ff:PC|dffs[27]                                                                                                                                                 ; 3       ;
; lpm_ff:PC|dffs[28]                                                                                                                                                 ; 3       ;
; lpm_ff:PC|dffs[29]                                                                                                                                                 ; 3       ;
; lpm_ff:PC|dffs[30]                                                                                                                                                 ; 3       ;
; lpm_ff:PC|dffs[31]                                                                                                                                                 ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[6]                                                                     ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[7]                                                                     ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[8]                                                                     ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[9]                                                                     ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[10]                                                                    ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[11]                                                                    ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[12]                                                                    ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[13]                                                                    ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[14]                                                                    ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[15]                                                                    ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[16]                                                                    ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[17]                                                                    ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[18]                                                                    ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[19]                                                                    ; 3       ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|q_a[20]                                                                    ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_28_result_int[29]~58       ; 3       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[897]~530                  ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[180]~98                                                             ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|w_mux_outputs223w[2]~6                                                               ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|w_mux_outputs721w[2]~6                                                               ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|w_mux_outputs887w[2]~6                                                               ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|w_mux_outputs1053w[2]~6                                                              ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[145]                                                               ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[146]                                                               ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[147]                                                               ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[148]                                                               ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[149]                                                                ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[149]                                                               ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[150]                                                                ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[150]                                                               ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[151]                                                               ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[152]                                                               ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[136]~263                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[137]~262                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[138]~261                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[139]~260                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[140]~259                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[141]~258                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[142]~257                                                           ; 2       ;
; instruction_interpreter:inst6|Equal3~0                                                                                                                             ; 2       ;
; instruction_interpreter:inst6|Equal2~0                                                                                                                             ; 2       ;
; instruction_interpreter:inst6|Equal5~0                                                                                                                             ; 2       ;
; instruction_interpreter:inst6|register_write_word_enable~0                                                                                                         ; 2       ;
; instruction_interpreter:inst6|reg3[0]~5                                                                                                                            ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[0]~61                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[1]~60                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[2]~59                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[3]~57                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[4]~55                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[5]~53                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[6]~51                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[7]~49                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[8]~47                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[9]~45                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[10]~43                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[11]~41                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[12]~39                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[13]~37                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[14]~35                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[15]~33                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[16]~31                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[17]~29                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[18]~27                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[19]~25                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[20]~23                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[21]~21                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[22]~19                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[23]~17                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[24]~15                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[25]~13                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[26]~11                                                                                   ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[27]~9                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[28]~7                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[29]~5                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[30]~3                                                                                    ; 2       ;
; PC_MUX:inst2|lpm_mux:LPM_MUX_component|mux_o0d:auto_generated|result_node[31]~1                                                                                    ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result10w~1                                                                   ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result11w~1                                                                   ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result12w~1                                                                   ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result13w~1                                                                   ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result14w~1                                                                   ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result15w~1                                                                   ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result16w~1                                                                   ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[128]~256                                                           ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|w_mux_outputs2706w[0]~4                                                              ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[144]~254                                                           ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result17w~1                                                                   ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[129]~253                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[145]~251                                                           ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result18w~1                                                                   ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[146]~250                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[130]~249                                                           ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result19w~1                                                                   ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[147]~247                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[131]~246                                                           ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result20w~1                                                                   ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[148]~244                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[132]~243                                                           ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result21w~5                                                                   ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[181]~80                                                             ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[149]~241                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[133]~240                                                           ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result22w~1                                                                   ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[182]~79                                                             ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[150]~238                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[134]~237                                                           ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result23w~5                                                                   ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[183]~78                                                             ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[135]                                                               ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result24w~2                                                                   ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[184]~77                                                             ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[128]~75                                                             ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[136]                                                               ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result25w~1                                                                   ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[153]~225                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[137]                                                               ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[121]~73                                                             ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[121]~221                                                           ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result26w~1                                                                   ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[154]~216                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[138]                                                               ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[122]~70                                                             ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[122]~212                                                           ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[130]~68                                                             ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result27w~1                                                                   ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[155]~207                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[139]                                                               ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result28w~1                                                                   ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[156]~199                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[140]                                                               ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[100]~180                                                           ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[64]~62                                                              ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result29w~1                                                                   ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[157]~175                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[141]                                                               ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[125]~59                                                             ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[121]~58                                                             ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[101]~154                                                           ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[97]~56                                                              ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result30w~1                                                                   ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[158]~149                                                           ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[142]                                                               ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[126]~54                                                             ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[122]~53                                                             ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|_~2                                                                       ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[62]~137                                                            ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|_~4                                                                        ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|_~2                                                                        ; 2       ;
; ALU:inst1|ROTATE:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated|sbit_w[102]~108                                                           ; 2       ;
; ALU:inst1|SHIFT:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_euc:auto_generated|sbit_w[66]~52                                                              ; 2       ;
; ALU:inst1|alu_main_mux:inst8|lpm_mux:LPM_MUX_component|mux_f2d:auto_generated|muxlut_result31w~1                                                                   ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[993]~529                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[992]~528                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[994]~527                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[995]~526                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[996]~525                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[997]~524                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[998]~523                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[999]~522                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[1000]~521                 ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[1001]~520                 ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[1002]~519                 ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[1003]~518                 ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[1004]~517                 ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[1005]~516                 ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[1006]~515                 ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[1007]~514                 ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[1008]~513                 ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[960]~497                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[961]~496                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[962]~495                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[963]~494                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[964]~493                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[965]~492                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[966]~491                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[967]~490                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[968]~489                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[969]~488                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[970]~487                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[971]~486                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[972]~485                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[973]~484                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[974]~483                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[975]~482                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[1]~45                        ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[928]~466                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[929]~464                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[930]~463                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[931]~462                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[932]~461                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[933]~460                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[934]~459                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[935]~458                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[936]~457                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[937]~456                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[938]~455                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[939]~454                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[940]~453                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[941]~452                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[942]~451                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[943]~450                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[944]~449                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[945]~448                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[946]~447                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[947]~446                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[948]~445                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[949]~444                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[950]~443                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[951]~442                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[952]~441                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[953]~440                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[954]~439                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[955]~438                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[956]~437                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[957]~436                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[896]~435                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[897]~434                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[898]~433                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[899]~432                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[900]~431                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[901]~430                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[902]~429                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[903]~428                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[904]~427                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[905]~426                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[906]~425                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[907]~424                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[908]~423                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[909]~422                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[910]~421                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[911]~420                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[912]~419                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[913]~418                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[914]~417                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[915]~416                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[916]~415                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[917]~414                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[918]~413                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[919]~412                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[920]~411                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[921]~410                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[922]~409                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[923]~408                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[924]~407                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[3]~43                        ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[864]~406                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[865]~404                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[866]~403                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[867]~402                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[868]~401                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[869]~400                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[870]~399                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[871]~398                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[872]~397                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[873]~396                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[874]~395                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[875]~394                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[876]~393                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[877]~392                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[878]~391                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[879]~390                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[880]~389                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[881]~388                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[882]~387                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[883]~386                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[884]~385                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[885]~384                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[886]~383                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[887]~382                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[888]~381                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[889]~380                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[890]~379                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[891]~378                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|selnose[891]~66                    ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[832]~377                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[833]~376                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[834]~375                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[835]~374                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[836]~373                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[837]~372                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[838]~371                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[839]~370                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[840]~369                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[841]~368                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[842]~367                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[843]~366                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[844]~365                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[845]~364                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[846]~363                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[847]~362                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[848]~361                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[849]~360                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[850]~359                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[851]~358                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[852]~357                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[853]~356                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[854]~355                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[855]~354                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[856]~353                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[857]~352                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[858]~351                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[5]~41                        ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[800]~350                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[801]~349                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[802]~348                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[803]~347                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[804]~346                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[805]~345                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[806]~344                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[807]~343                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[808]~342                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[809]~341                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[810]~340                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[811]~339                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[812]~338                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[813]~337                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[814]~336                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[815]~335                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[816]~334                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[817]~333                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[818]~332                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[819]~331                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[820]~330                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[821]~329                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[822]~328                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[823]~327                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[824]~326                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[825]~325                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs1a[6]~39                        ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[768]~324                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[769]~323                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[770]~322                  ; 2       ;
; ALU:inst1|DIV:inst3|lpm_divide:LPM_DIVIDE_component|lpm_divide_rgs:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[771]~321                  ; 2       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+--------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                               ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                               ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+----------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+--------------------------------+----------------------+-----------------+-----------------+
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ALTSYNCRAM ; AUTO ; ROM            ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 2    ; instructionMemoryInstructions.mif ; M9K_X46_Y28_N0, M9K_X46_Y40_N0 ; Don't care           ; Old data        ; Old data        ;
; MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated|ALTSYNCRAM       ; AUTO ; True Dual Port ; Single Clock ; 256          ; 32           ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 256                         ; 32                          ; 1024                        ; 8                           ; 8192                ; 2    ; mainMemoryInitial.mif             ; M9K_X60_Y37_N0, M9K_X60_Y38_N0 ; Don't care           ; Old data        ; Old data        ;
+----------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+--------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CPUProject|INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ALTSYNCRAM                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CPUProject|MAIN_MEMORY:inst18|altsyncram:altsyncram_component|altsyncram_fap2:auto_generated|ALTSYNCRAM                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+---------------------------------------------------------------+
; Other Routing Usage Summary                                   ;
+-----------------------------------+---------------------------+
; Other Routing Resource Type       ; Usage                     ;
+-----------------------------------+---------------------------+
; Block interconnects               ; 10,958 / 232,464 ( 5 % )  ;
; C16 interconnects                 ; 785 / 6,642 ( 12 % )      ;
; C4 interconnects                  ; 7,980 / 136,080 ( 6 % )   ;
; Direct links                      ; 1,056 / 232,464 ( < 1 % ) ;
; GXB block output buffers          ; 0 / 2,640 ( 0 % )         ;
; Global clocks                     ; 5 / 30 ( 17 % )           ;
; Interquad Reference Clock Outputs ; 0 / 2 ( 0 % )             ;
; Interquad TXRX Clocks             ; 0 / 16 ( 0 % )            ;
; Interquad TXRX PCSRX outputs      ; 0 / 8 ( 0 % )             ;
; Interquad TXRX PCSTX outputs      ; 0 / 8 ( 0 % )             ;
; Local interconnects               ; 2,455 / 73,920 ( 3 % )    ;
; R24 interconnects                 ; 690 / 6,930 ( 10 % )      ;
; R4 interconnects                  ; 9,543 / 190,740 ( 5 % )   ;
+-----------------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.59) ; Number of LABs  (Total = 415) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 5                             ;
; 2                                           ; 14                            ;
; 3                                           ; 7                             ;
; 4                                           ; 15                            ;
; 5                                           ; 5                             ;
; 6                                           ; 5                             ;
; 7                                           ; 5                             ;
; 8                                           ; 3                             ;
; 9                                           ; 11                            ;
; 10                                          ; 6                             ;
; 11                                          ; 6                             ;
; 12                                          ; 10                            ;
; 13                                          ; 14                            ;
; 14                                          ; 16                            ;
; 15                                          ; 27                            ;
; 16                                          ; 266                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.14) ; Number of LABs  (Total = 415) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 163                           ;
; 1 Clock                            ; 163                           ;
; 1 Clock enable                     ; 34                            ;
; 2 Clock enables                    ; 113                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.96) ; Number of LABs  (Total = 415) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 9                             ;
; 3                                            ; 12                            ;
; 4                                            ; 5                             ;
; 5                                            ; 4                             ;
; 6                                            ; 14                            ;
; 7                                            ; 6                             ;
; 8                                            ; 3                             ;
; 9                                            ; 8                             ;
; 10                                           ; 5                             ;
; 11                                           ; 9                             ;
; 12                                           ; 9                             ;
; 13                                           ; 13                            ;
; 14                                           ; 9                             ;
; 15                                           ; 21                            ;
; 16                                           ; 153                           ;
; 17                                           ; 10                            ;
; 18                                           ; 18                            ;
; 19                                           ; 6                             ;
; 20                                           ; 16                            ;
; 21                                           ; 8                             ;
; 22                                           ; 5                             ;
; 23                                           ; 2                             ;
; 24                                           ; 7                             ;
; 25                                           ; 5                             ;
; 26                                           ; 12                            ;
; 27                                           ; 2                             ;
; 28                                           ; 11                            ;
; 29                                           ; 3                             ;
; 30                                           ; 10                            ;
; 31                                           ; 4                             ;
; 32                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 11.49) ; Number of LABs  (Total = 415) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 1                             ;
; 1                                                ; 8                             ;
; 2                                                ; 19                            ;
; 3                                                ; 22                            ;
; 4                                                ; 9                             ;
; 5                                                ; 9                             ;
; 6                                                ; 15                            ;
; 7                                                ; 22                            ;
; 8                                                ; 15                            ;
; 9                                                ; 27                            ;
; 10                                               ; 26                            ;
; 11                                               ; 27                            ;
; 12                                               ; 36                            ;
; 13                                               ; 25                            ;
; 14                                               ; 29                            ;
; 15                                               ; 28                            ;
; 16                                               ; 41                            ;
; 17                                               ; 6                             ;
; 18                                               ; 9                             ;
; 19                                               ; 3                             ;
; 20                                               ; 8                             ;
; 21                                               ; 8                             ;
; 22                                               ; 5                             ;
; 23                                               ; 6                             ;
; 24                                               ; 6                             ;
; 25                                               ; 2                             ;
; 26                                               ; 2                             ;
; 27                                               ; 0                             ;
; 28                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 24.08) ; Number of LABs  (Total = 415) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 0                             ;
; 4                                            ; 3                             ;
; 5                                            ; 5                             ;
; 6                                            ; 3                             ;
; 7                                            ; 8                             ;
; 8                                            ; 3                             ;
; 9                                            ; 15                            ;
; 10                                           ; 5                             ;
; 11                                           ; 10                            ;
; 12                                           ; 6                             ;
; 13                                           ; 8                             ;
; 14                                           ; 5                             ;
; 15                                           ; 9                             ;
; 16                                           ; 15                            ;
; 17                                           ; 5                             ;
; 18                                           ; 13                            ;
; 19                                           ; 10                            ;
; 20                                           ; 9                             ;
; 21                                           ; 10                            ;
; 22                                           ; 12                            ;
; 23                                           ; 10                            ;
; 24                                           ; 13                            ;
; 25                                           ; 10                            ;
; 26                                           ; 13                            ;
; 27                                           ; 23                            ;
; 28                                           ; 16                            ;
; 29                                           ; 18                            ;
; 30                                           ; 21                            ;
; 31                                           ; 27                            ;
; 32                                           ; 25                            ;
; 33                                           ; 33                            ;
; 34                                           ; 50                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules             ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass            ; 0            ; 0            ; 0            ; 0            ; 0            ; 209       ; 0            ; 0            ; 209       ; 209       ; 0            ; 207          ; 0            ; 0            ; 12           ; 0            ; 207          ; 12           ; 0            ; 0            ; 0            ; 207          ; 0            ; 0            ; 0            ; 0            ; 0            ; 209       ; 0            ; 0            ;
; Total Unchecked       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable    ; 209          ; 209          ; 209          ; 209          ; 209          ; 0         ; 209          ; 209          ; 0         ; 0         ; 209          ; 2            ; 209          ; 209          ; 197          ; 209          ; 2            ; 197          ; 209          ; 209          ; 209          ; 2            ; 209          ; 209          ; 209          ; 209          ; 209          ; 0         ; 209          ; 209          ;
; Total Fail            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; alupin[31]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[30]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[29]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[28]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[27]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[26]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[25]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[24]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[23]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[22]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[21]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[20]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[19]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[18]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[17]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[16]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alupin[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[31]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[30]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[29]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[28]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[27]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[26]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[25]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[24]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[23]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[22]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[21]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[20]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[19]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[18]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[17]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[16]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_pin[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_input_pin[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[31]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[30]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[29]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[28]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[27]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[26]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[25]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[24]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[23]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[22]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[21]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[20]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[19]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[18]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[17]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[16]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pcpin2[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[31]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[30]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[29]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[28]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[27]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1_outpin[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1address_outpin[4] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1address_outpin[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1address_outpin[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1address_outpin[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg1address_outpin[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[31]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[30]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[29]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[28]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[27]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2_outpin[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2address_outpin[4] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2address_outpin[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2address_outpin[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2address_outpin[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg2address_outpin[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg3address_outpin[4] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg3address_outpin[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg3address_outpin[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg3address_outpin[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg3address_outpin[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cpu_clk               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rest                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                  ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s) ; Destination Clock(s)                                                                                                     ; Delay Added in ns ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------+-------------------+
; cpu_clk         ; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a30~porta_address_reg0 ; 105.0             ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------------+
; Source Register                                                                                                          ; Destination Register                             ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------------+
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a30~porta_address_reg0 ; instruction_interpreter:inst6|jump_mux_signal[0] ; 4.898             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a29~porta_address_reg0 ; instruction_interpreter:inst6|reg2[3]$latch      ; 4.089             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a31~porta_address_reg0 ; instruction_interpreter:inst6|reg2[3]$latch      ; 4.089             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a28~porta_address_reg0 ; instruction_interpreter:inst6|reg2[3]$latch      ; 4.089             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a26~porta_address_reg0 ; instruction_interpreter:inst6|reg2[3]$latch      ; 3.372             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a27~porta_address_reg0 ; instruction_interpreter:inst6|reg2[3]$latch      ; 3.372             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a19~porta_address_reg0 ; instruction_interpreter:inst6|reg2[3]$latch      ; 2.715             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a16~porta_address_reg0 ; instruction_interpreter:inst6|reg2[0]$latch      ; 2.715             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a24~porta_address_reg0 ; instruction_interpreter:inst6|reg2[3]$latch      ; 2.715             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a21~porta_address_reg0 ; instruction_interpreter:inst6|reg2[0]$latch      ; 2.715             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a17~porta_address_reg0 ; instruction_interpreter:inst6|reg2[1]$latch      ; 2.270             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a22~porta_address_reg0 ; instruction_interpreter:inst6|reg2[1]$latch      ; 2.270             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a18~porta_address_reg0 ; instruction_interpreter:inst6|reg2[2]$latch      ; 2.212             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a23~porta_address_reg0 ; instruction_interpreter:inst6|reg2[2]$latch      ; 2.212             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a20~porta_address_reg0 ; instruction_interpreter:inst6|reg2[4]$latch      ; 1.421             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a25~porta_address_reg0 ; instruction_interpreter:inst6|reg2[4]$latch      ; 1.421             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a7~porta_address_reg0  ; alupin[0]                                        ; 1.376             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a14~porta_address_reg0 ; instruction_interpreter:inst6|reg2[3]$latch      ; 1.341             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a11~porta_address_reg0 ; instruction_interpreter:inst6|reg2[0]$latch      ; 1.341             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a12~porta_address_reg0 ; instruction_interpreter:inst6|reg2[1]$latch      ; 1.159             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a9~porta_address_reg0  ; alupin[0]                                        ; 1.118             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a10~porta_address_reg0 ; alupin[0]                                        ; 1.082             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a13~porta_address_reg0 ; instruction_interpreter:inst6|reg2[2]$latch      ; 1.064             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a8~porta_address_reg0  ; alupin[0]                                        ; 1.035             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a6~porta_address_reg0  ; alupin[0]                                        ; 0.817             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a1~porta_address_reg0  ; pc_input_pin[3]                                  ; 0.683             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a15~porta_address_reg0 ; instruction_interpreter:inst6|reg2[4]$latch      ; 0.617             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a4~porta_address_reg0  ; pc_input_pin[6]                                  ; 0.500             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a0~porta_address_reg0  ; pc_input_pin[2]                                  ; 0.496             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a5~porta_address_reg0  ; pc_input_pin[7]                                  ; 0.441             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a3~porta_address_reg0  ; pc_input_pin[5]                                  ; 0.215             ;
; INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a2~porta_address_reg0  ; pc_input_pin[4]                                  ; 0.085             ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------------+
Note: This table only shows the top 32 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP4CGX30CF23C6 for design CPUProject
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX75CF23C6 is compatible
    Info (176445): Device EP4CGX50CF23C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location AB3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K4
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location J4
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D3
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 209 pins of 209 total pins
    Info (169086): Pin alupin[31] not assigned to an exact location on the device
    Info (169086): Pin alupin[30] not assigned to an exact location on the device
    Info (169086): Pin alupin[29] not assigned to an exact location on the device
    Info (169086): Pin alupin[28] not assigned to an exact location on the device
    Info (169086): Pin alupin[27] not assigned to an exact location on the device
    Info (169086): Pin alupin[26] not assigned to an exact location on the device
    Info (169086): Pin alupin[25] not assigned to an exact location on the device
    Info (169086): Pin alupin[24] not assigned to an exact location on the device
    Info (169086): Pin alupin[23] not assigned to an exact location on the device
    Info (169086): Pin alupin[22] not assigned to an exact location on the device
    Info (169086): Pin alupin[21] not assigned to an exact location on the device
    Info (169086): Pin alupin[20] not assigned to an exact location on the device
    Info (169086): Pin alupin[19] not assigned to an exact location on the device
    Info (169086): Pin alupin[18] not assigned to an exact location on the device
    Info (169086): Pin alupin[17] not assigned to an exact location on the device
    Info (169086): Pin alupin[16] not assigned to an exact location on the device
    Info (169086): Pin alupin[15] not assigned to an exact location on the device
    Info (169086): Pin alupin[14] not assigned to an exact location on the device
    Info (169086): Pin alupin[13] not assigned to an exact location on the device
    Info (169086): Pin alupin[12] not assigned to an exact location on the device
    Info (169086): Pin alupin[11] not assigned to an exact location on the device
    Info (169086): Pin alupin[10] not assigned to an exact location on the device
    Info (169086): Pin alupin[9] not assigned to an exact location on the device
    Info (169086): Pin alupin[8] not assigned to an exact location on the device
    Info (169086): Pin alupin[7] not assigned to an exact location on the device
    Info (169086): Pin alupin[6] not assigned to an exact location on the device
    Info (169086): Pin alupin[5] not assigned to an exact location on the device
    Info (169086): Pin alupin[4] not assigned to an exact location on the device
    Info (169086): Pin alupin[3] not assigned to an exact location on the device
    Info (169086): Pin alupin[2] not assigned to an exact location on the device
    Info (169086): Pin alupin[1] not assigned to an exact location on the device
    Info (169086): Pin alupin[0] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[31] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[30] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[29] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[28] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[27] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[26] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[25] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[24] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[23] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[22] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[21] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[20] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[19] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[18] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[17] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[16] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[15] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[14] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[13] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[12] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[11] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[10] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[9] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[8] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[7] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[6] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[5] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[4] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[3] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[2] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[1] not assigned to an exact location on the device
    Info (169086): Pin instruction_pin[0] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[31] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[30] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[29] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[28] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[27] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[26] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[25] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[24] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[23] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[22] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[21] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[20] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[19] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[18] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[17] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[16] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[15] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[14] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[13] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[12] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[11] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[10] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[9] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[8] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[7] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[6] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[5] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[4] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[3] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[2] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[1] not assigned to an exact location on the device
    Info (169086): Pin pc_input_pin[0] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[31] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[30] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[29] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[28] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[27] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[26] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[25] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[24] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[23] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[22] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[21] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[20] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[19] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[18] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[17] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[16] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[15] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[14] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[13] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[12] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[11] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[10] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[9] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[8] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[7] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[6] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[5] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[4] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[3] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[2] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[1] not assigned to an exact location on the device
    Info (169086): Pin pcpin2[0] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[31] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[30] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[29] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[28] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[27] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[26] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[25] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[24] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[23] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[22] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[21] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[20] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[19] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[18] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[17] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[16] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[15] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[14] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[13] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[12] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[11] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[10] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[9] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[8] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[7] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[6] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[5] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[4] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[3] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[2] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[1] not assigned to an exact location on the device
    Info (169086): Pin reg1_outpin[0] not assigned to an exact location on the device
    Info (169086): Pin reg1address_outpin[4] not assigned to an exact location on the device
    Info (169086): Pin reg1address_outpin[3] not assigned to an exact location on the device
    Info (169086): Pin reg1address_outpin[2] not assigned to an exact location on the device
    Info (169086): Pin reg1address_outpin[1] not assigned to an exact location on the device
    Info (169086): Pin reg1address_outpin[0] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[31] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[30] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[29] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[28] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[27] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[26] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[25] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[24] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[23] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[22] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[21] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[20] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[19] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[18] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[17] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[16] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[15] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[14] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[13] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[12] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[11] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[10] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[9] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[8] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[7] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[6] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[5] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[4] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[3] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[2] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[1] not assigned to an exact location on the device
    Info (169086): Pin reg2_outpin[0] not assigned to an exact location on the device
    Info (169086): Pin reg2address_outpin[4] not assigned to an exact location on the device
    Info (169086): Pin reg2address_outpin[3] not assigned to an exact location on the device
    Info (169086): Pin reg2address_outpin[2] not assigned to an exact location on the device
    Info (169086): Pin reg2address_outpin[1] not assigned to an exact location on the device
    Info (169086): Pin reg2address_outpin[0] not assigned to an exact location on the device
    Info (169086): Pin reg3address_outpin[4] not assigned to an exact location on the device
    Info (169086): Pin reg3address_outpin[3] not assigned to an exact location on the device
    Info (169086): Pin reg3address_outpin[2] not assigned to an exact location on the device
    Info (169086): Pin reg3address_outpin[1] not assigned to an exact location on the device
    Info (169086): Pin reg3address_outpin[0] not assigned to an exact location on the device
    Info (169086): Pin cpu_clk not assigned to an exact location on the device
    Info (169086): Pin rest not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 47 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPUProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a30~porta_address_reg0  to: inst9|altsyncram_component|auto_generated|ram_block1a30|portadataout[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node cpu_clk~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a26
        Info (176357): Destination node INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a27
        Info (176357): Destination node INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a28
        Info (176357): Destination node INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a29
        Info (176357): Destination node INSTRUCTION_MEMORY:inst9|altsyncram:altsyncram_component|altsyncram_55b1:auto_generated|ram_block1a31
Info (176353): Automatically promoted node instruction_interpreter:inst6|Equal4~3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node lpm_ff:PC|dffs[31]
        Info (176357): Destination node lpm_ff:PC|dffs[30]
        Info (176357): Destination node lpm_ff:PC|dffs[29]
        Info (176357): Destination node lpm_ff:PC|dffs[28]
        Info (176357): Destination node lpm_ff:PC|dffs[27]
        Info (176357): Destination node lpm_ff:PC|dffs[26]
        Info (176357): Destination node lpm_ff:PC|dffs[25]
        Info (176357): Destination node lpm_ff:PC|dffs[24]
        Info (176357): Destination node lpm_ff:PC|dffs[23]
        Info (176357): Destination node lpm_ff:PC|dffs[22]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node instruction_interpreter:inst6|Equal4~2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node instruction_interpreter:inst6|alu_opcode[4]~7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rest~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 207 (unused VREF, 2.5V VCCIO, 0 input, 207 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available
        Info (176213): I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available
        Info (176213): I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:08
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:16
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X46_Y34 to location X57_Y44
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Info (170194): Fitter routing operations ending: elapsed time is 00:04:11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 31.88 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:11
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin cpu_clk uses I/O standard 2.5 V at N11
    Info (169178): Pin rest uses I/O standard 2.5 V at M11
Info (144001): Generated suppressed messages file C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/output_files/CPUProject.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 5079 megabytes
    Info: Processing ended: Tue Feb 09 19:52:10 2021
    Info: Elapsed time: 00:06:24
    Info: Total CPU time (on all processors): 00:05:59


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/output_files/CPUProject.fit.smsg.


