

================================================================
== Vivado HLS Report for 'adaptive_threshold'
================================================================
* Date:           Thu Jun  3 20:17:07 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fishery-nets
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.927|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  129605|  129605|  129605|  129605|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  129603|  129603|         5|          1|          1|  129600|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      8|       0|     498|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      93|    -|
|Register         |        0|      -|     278|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      8|     278|     623|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_fu_180_p2                     |     *    |      4|  0|  21|          33|          32|
    |mul_ln1148_fu_160_p2              |     *    |      4|  0|  21|          33|          32|
    |add_ln703_fu_263_p2               |     +    |      0|  0|  30|          18|          23|
    |add_ln887_fu_120_p2               |     +    |      0|  0|  24|          17|           1|
    |pix2_V_fu_273_p2                  |     +    |      0|  0|  36|          29|          29|
    |neg_mul_fu_219_p2                 |     -    |      0|  0|  72|           1|          65|
    |sub_ln1148_fu_186_p2              |     -    |      0|  0|  72|           1|          65|
    |sub_ln203_fu_207_p2               |     -    |      0|  0|  30|           1|          23|
    |sub_ln703_fu_250_p2               |     -    |      0|  0|  36|           1|          29|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1497_fu_279_p2             |   icmp   |      0|  0|  20|          29|           1|
    |icmp_ln887_fu_114_p2              |   icmp   |      0|  0|  20|          17|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |empty_499_fu_256_p3               |  select  |      0|  0|  29|           1|          29|
    |p_v10_v_fu_243_p3                 |  select  |      0|  0|  29|           1|          29|
    |select_ln1148_1_fu_213_p3         |  select  |      0|  0|  23|           1|          23|
    |select_ln1148_fu_201_p3           |  select  |      0|  0|  23|           1|          23|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      8|  0| 498|         191|         423|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |IN1_data_stream_V_blk_n  |   9|          2|    1|          2|
    |IN_data_stream_V_blk_n   |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |help_V_V_blk_n           |   9|          2|    1|          2|
    |indvar_flatten_reg_103   |   9|          2|   17|         34|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   25|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |icmp_ln887_reg_297            |   1|   0|    1|          0|
    |indvar_flatten_reg_103        |  17|   0|   17|          0|
    |mul_ln1148_reg_328            |  49|   0|   65|         16|
    |mul_reg_339                   |  49|   0|   65|         16|
    |pix2_V_reg_345                |  29|   0|   29|          0|
    |start_once_reg                |   1|   0|    1|          0|
    |tmp_59_reg_333                |  23|   0|   23|          0|
    |tmp_60_reg_322                |   1|   0|    1|          0|
    |tmp_60_reg_322_pp0_iter2_reg  |   1|   0|    1|          0|
    |tmp_63_reg_306                |  16|   0|   16|          0|
    |tmp_64_reg_311                |  16|   0|   16|          0|
    |tmp_reg_316                   |   1|   0|    1|          0|
    |tmp_reg_316_pp0_iter2_reg     |   1|   0|    1|          0|
    |icmp_ln887_reg_297            |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 278|  32|  247|         32|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | adaptive_threshold | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | adaptive_threshold | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | adaptive_threshold | return value |
|start_full_n               |  in |    1| ap_ctrl_hs | adaptive_threshold | return value |
|ap_done                    | out |    1| ap_ctrl_hs | adaptive_threshold | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | adaptive_threshold | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | adaptive_threshold | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | adaptive_threshold | return value |
|start_out                  | out |    1| ap_ctrl_hs | adaptive_threshold | return value |
|start_write                | out |    1| ap_ctrl_hs | adaptive_threshold | return value |
|IN_data_stream_V_dout      |  in |   16|   ap_fifo  |  IN_data_stream_V  |    pointer   |
|IN_data_stream_V_empty_n   |  in |    1|   ap_fifo  |  IN_data_stream_V  |    pointer   |
|IN_data_stream_V_read      | out |    1|   ap_fifo  |  IN_data_stream_V  |    pointer   |
|IN1_data_stream_V_dout     |  in |   16|   ap_fifo  |  IN1_data_stream_V |    pointer   |
|IN1_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  IN1_data_stream_V |    pointer   |
|IN1_data_stream_V_read     | out |    1|   ap_fifo  |  IN1_data_stream_V |    pointer   |
|help_V_V_din               | out |   32|   ap_fifo  |      help_V_V      |    pointer   |
|help_V_V_full_n            |  in |    1|   ap_fifo  |      help_V_V      |    pointer   |
|help_V_V_write             | out |    1|   ap_fifo  |      help_V_V      |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %IN_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %IN1_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @help_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.65ns)   --->   "br label %.preheader.i" [fishery-nets/code/src/extra-functions.cpp:103]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %entry ], [ %add_ln887, %hls_label_4_begin ]" [fishery-nets/code/src/extra-functions.cpp:103]   --->   Operation 12 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.09ns)   --->   "%icmp_ln887 = icmp eq i17 %indvar_flatten, -1472" [fishery-nets/code/src/extra-functions.cpp:103]   --->   Operation 13 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.86ns)   --->   "%add_ln887 = add i17 %indvar_flatten, 1" [fishery-nets/code/src/extra-functions.cpp:103]   --->   Operation 14 'add' 'add_ln887' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %adaptive_threshold.exit, label %hls_label_4_begin" [fishery-nets/code/src/extra-functions.cpp:103]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_118_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:107]   --->   Operation 16 'specregionbegin' 'tmp_118_i' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str229) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:107]   --->   Operation 17 'specprotocol' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.83ns)   --->   "%tmp_63 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %IN_data_stream_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:107]   --->   Operation 18 'read' 'tmp_63' <Predicate = (!icmp_ln887)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_118_i)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:107]   --->   Operation 19 'specregionend' 'empty' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_119_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:108]   --->   Operation 20 'specregionbegin' 'tmp_119_i' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str229) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:108]   --->   Operation 21 'specprotocol' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.83ns)   --->   "%tmp_64 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %IN1_data_stream_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:108]   --->   Operation 22 'read' 'tmp_64' <Predicate = (!icmp_ln887)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_498 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_119_i)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:108]   --->   Operation 23 'specregionend' 'empty_498' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_64, i32 15)" [fishery-nets/code/src/extra-functions.cpp:114]   --->   Operation 24 'bitselect' 'tmp' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_63, i32 15)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:107]   --->   Operation 25 'bitselect' 'tmp_60' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.41>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%pix_V = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_63, i16 0)" [fishery-nets/code/src/extra-functions.cpp:109]   --->   Operation 26 'bitconcatenate' 'pix_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%pix1_V = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_64, i16 0)" [fishery-nets/code/src/extra-functions.cpp:112]   --->   Operation 27 'bitconcatenate' 'pix1_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i32 %pix1_V to i65" [fishery-nets/code/src/extra-functions.cpp:114]   --->   Operation 28 'sext' 'sext_ln1148' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (3.41ns)   --->   "%mul_ln1148 = mul i65 4398046512, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:114]   --->   Operation 29 'mul' 'mul_ln1148' <Predicate = (!icmp_ln887)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_59 = call i23 @_ssdm_op_PartSelect.i23.i65.i32.i32(i65 %mul_ln1148, i32 42, i32 64)" [fishery-nets/code/src/extra-functions.cpp:114]   --->   Operation 30 'partselect' 'tmp_59' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %pix_V to i65" [fishery-nets/code/src/extra-functions.cpp:109]   --->   Operation 31 'sext' 'sext_cast' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (3.41ns)   --->   "%mul = mul i65 6871947674, %sext_cast" [fishery-nets/code/src/extra-functions.cpp:109]   --->   Operation 32 'mul' 'mul' <Predicate = (!icmp_ln887)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.92>
ST_5 : Operation 33 [1/1] (1.09ns)   --->   "%sub_ln1148 = sub i65 0, %mul_ln1148" [fishery-nets/code/src/extra-functions.cpp:114]   --->   Operation 33 'sub' 'sub_ln1148' <Predicate = (!icmp_ln887 & tmp)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203)   --->   "%tmp_58 = call i23 @_ssdm_op_PartSelect.i23.i65.i32.i32(i65 %sub_ln1148, i32 42, i32 64)" [fishery-nets/code/src/extra-functions.cpp:114]   --->   Operation 34 'partselect' 'tmp_58' <Predicate = (!icmp_ln887 & tmp)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203)   --->   "%select_ln1148 = select i1 %tmp, i23 %tmp_58, i23 %tmp_59" [fishery-nets/code/src/extra-functions.cpp:114]   --->   Operation 35 'select' 'select_ln1148' <Predicate = (!icmp_ln887 & tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.92ns) (out node of the LUT)   --->   "%sub_ln203 = sub i23 0, %select_ln1148" [fishery-nets/code/src/extra-functions.cpp:114]   --->   Operation 36 'sub' 'sub_ln203' <Predicate = (!icmp_ln887 & tmp)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%select_ln1148_1 = select i1 %tmp, i23 %sub_ln203, i23 %tmp_59" [fishery-nets/code/src/extra-functions.cpp:114]   --->   Operation 37 'select' 'select_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.09ns)   --->   "%neg_mul = sub i65 0, %mul" [fishery-nets/code/src/extra-functions.cpp:109]   --->   Operation 38 'sub' 'neg_mul' <Predicate = (!icmp_ln887)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_61 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul, i32 36, i32 64)" [fishery-nets/code/src/extra-functions.cpp:109]   --->   Operation 39 'partselect' 'tmp_61' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703)   --->   "%tmp_62 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul, i32 36, i32 64)" [fishery-nets/code/src/extra-functions.cpp:109]   --->   Operation 40 'partselect' 'tmp_62' <Predicate = (!icmp_ln887 & !tmp_60)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703)   --->   "%p_v10_v = select i1 %tmp_60, i29 %tmp_61, i29 %tmp_62" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:107]   --->   Operation 41 'select' 'p_v10_v' <Predicate = (!icmp_ln887 & !tmp_60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.98ns) (out node of the LUT)   --->   "%sub_ln703 = sub i29 0, %p_v10_v" [fishery-nets/code/src/extra-functions.cpp:115]   --->   Operation 42 'sub' 'sub_ln703' <Predicate = (!icmp_ln887 & !tmp_60)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node pix2_V)   --->   "%empty_499 = select i1 %tmp_60, i29 %tmp_61, i29 %sub_ln703" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:107]   --->   Operation 43 'select' 'empty_499' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln703 = add i23 -78643, %select_ln1148_1" [fishery-nets/code/src/extra-functions.cpp:115]   --->   Operation 44 'add' 'add_ln703' <Predicate = (!icmp_ln887)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node pix2_V)   --->   "%sext_ln703 = sext i23 %add_ln703 to i29" [fishery-nets/code/src/extra-functions.cpp:115]   --->   Operation 45 'sext' 'sext_ln703' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.98ns) (out node of the LUT)   --->   "%pix2_V = add i29 %empty_499, %sext_ln703" [fishery-nets/code/src/extra-functions.cpp:115]   --->   Operation 46 'add' 'pix2_V' <Predicate = (!icmp_ln887)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.84>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 129600, i64 129600, i64 129600)"   --->   Operation 47 'speclooptripcount' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_117_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str633)" [fishery-nets/code/src/extra-functions.cpp:105]   --->   Operation 48 'specregionbegin' 'tmp_117_i' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str229) nounwind" [fishery-nets/code/src/extra-functions.cpp:106]   --->   Operation 49 'specpipeline' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.01ns)   --->   "%icmp_ln1497 = icmp slt i29 %pix2_V, 1" [fishery-nets/code/src/extra-functions.cpp:116]   --->   Operation 50 'icmp' 'icmp_ln1497' <Predicate = (!icmp_ln887)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%pix2_V_2 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 %icmp_ln1497, i16 0)" [fishery-nets/code/src/extra-functions.cpp:116]   --->   Operation 51 'bitconcatenate' 'pix2_V_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_V_235 = zext i17 %pix2_V_2 to i32" [fishery-nets/code/src/extra-functions.cpp:116]   --->   Operation 52 'zext' 'tmp_V_235' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @help_V_V, i32 %tmp_V_235)" [fishery-nets/code/src/extra-functions.cpp:117]   --->   Operation 53 'write' <Predicate = (!icmp_ln887)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_500 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str633, i32 %tmp_117_i)" [fishery-nets/code/src/extra-functions.cpp:118]   --->   Operation 54 'specregionend' 'empty_500' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader.i" [fishery-nets/code/src/extra-functions.cpp:104]   --->   Operation 55 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IN1_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ help_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
br_ln103              (br               ) [ 01111110]
indvar_flatten        (phi              ) [ 00100000]
icmp_ln887            (icmp             ) [ 00111110]
add_ln887             (add              ) [ 01111110]
br_ln103              (br               ) [ 00000000]
tmp_118_i             (specregionbegin  ) [ 00000000]
specprotocol_ln676    (specprotocol     ) [ 00000000]
tmp_63                (read             ) [ 00101000]
empty                 (specregionend    ) [ 00000000]
tmp_119_i             (specregionbegin  ) [ 00000000]
specprotocol_ln676    (specprotocol     ) [ 00000000]
tmp_64                (read             ) [ 00101000]
empty_498             (specregionend    ) [ 00000000]
tmp                   (bitselect        ) [ 00101100]
tmp_60                (bitselect        ) [ 00101100]
pix_V                 (bitconcatenate   ) [ 00000000]
pix1_V                (bitconcatenate   ) [ 00000000]
sext_ln1148           (sext             ) [ 00000000]
mul_ln1148            (mul              ) [ 00100100]
tmp_59                (partselect       ) [ 00100100]
sext_cast             (sext             ) [ 00000000]
mul                   (mul              ) [ 00100100]
sub_ln1148            (sub              ) [ 00000000]
tmp_58                (partselect       ) [ 00000000]
select_ln1148         (select           ) [ 00000000]
sub_ln203             (sub              ) [ 00000000]
select_ln1148_1       (select           ) [ 00000000]
neg_mul               (sub              ) [ 00000000]
tmp_61                (partselect       ) [ 00000000]
tmp_62                (partselect       ) [ 00000000]
p_v10_v               (select           ) [ 00000000]
sub_ln703             (sub              ) [ 00000000]
empty_499             (select           ) [ 00000000]
add_ln703             (add              ) [ 00000000]
sext_ln703            (sext             ) [ 00000000]
pix2_V                (add              ) [ 00100010]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
tmp_117_i             (specregionbegin  ) [ 00000000]
specpipeline_ln106    (specpipeline     ) [ 00000000]
icmp_ln1497           (icmp             ) [ 00000000]
pix2_V_2              (bitconcatenate   ) [ 00000000]
tmp_V_235             (zext             ) [ 00000000]
write_ln117           (write            ) [ 00000000]
empty_500             (specregionend    ) [ 00000000]
br_ln104              (br               ) [ 01111110]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IN1_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN1_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="help_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="help_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str633"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_63_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_63/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_64_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_64/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln117_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="17" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln117/6 "/>
</bind>
</comp>

<comp id="103" class="1005" name="indvar_flatten_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="17" slack="1"/>
<pin id="105" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="indvar_flatten_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="17" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln887_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="17" slack="0"/>
<pin id="116" dir="0" index="1" bw="17" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln887_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="17" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln887/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_60_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="pix_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="1"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pix_V/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="pix1_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="1"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pix1_V/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln1148_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mul_ln1148_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="34" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1148/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_59_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="23" slack="0"/>
<pin id="168" dir="0" index="1" bw="65" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="0" index="3" bw="8" slack="0"/>
<pin id="171" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="34" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sub_ln1148_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="65" slack="1"/>
<pin id="189" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_58_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="23" slack="0"/>
<pin id="193" dir="0" index="1" bw="65" slack="0"/>
<pin id="194" dir="0" index="2" bw="7" slack="0"/>
<pin id="195" dir="0" index="3" bw="8" slack="0"/>
<pin id="196" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln1148_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="2"/>
<pin id="203" dir="0" index="1" bw="23" slack="0"/>
<pin id="204" dir="0" index="2" bw="23" slack="1"/>
<pin id="205" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sub_ln203_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="23" slack="0"/>
<pin id="210" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln1148_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="2"/>
<pin id="215" dir="0" index="1" bw="23" slack="0"/>
<pin id="216" dir="0" index="2" bw="23" slack="1"/>
<pin id="217" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_1/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="neg_mul_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="65" slack="1"/>
<pin id="222" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_61_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="29" slack="0"/>
<pin id="226" dir="0" index="1" bw="65" slack="0"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="0" index="3" bw="8" slack="0"/>
<pin id="229" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_62_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="29" slack="0"/>
<pin id="236" dir="0" index="1" bw="65" slack="1"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="0" index="3" bw="8" slack="0"/>
<pin id="239" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_v10_v_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="2"/>
<pin id="245" dir="0" index="1" bw="29" slack="0"/>
<pin id="246" dir="0" index="2" bw="29" slack="0"/>
<pin id="247" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v10_v/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sub_ln703_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="29" slack="0"/>
<pin id="253" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="empty_499_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2"/>
<pin id="258" dir="0" index="1" bw="29" slack="0"/>
<pin id="259" dir="0" index="2" bw="29" slack="0"/>
<pin id="260" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_499/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln703_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="18" slack="0"/>
<pin id="265" dir="0" index="1" bw="23" slack="0"/>
<pin id="266" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln703_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="23" slack="0"/>
<pin id="271" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="pix2_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="29" slack="0"/>
<pin id="275" dir="0" index="1" bw="23" slack="0"/>
<pin id="276" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pix2_V/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln1497_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="29" slack="1"/>
<pin id="281" dir="0" index="1" bw="29" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="pix2_V_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="17" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pix2_V_2/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_V_235_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="17" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_235/6 "/>
</bind>
</comp>

<comp id="297" class="1005" name="icmp_ln887_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="301" class="1005" name="add_ln887_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="17" slack="0"/>
<pin id="303" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln887 "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_63_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="1"/>
<pin id="308" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_64_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="1"/>
<pin id="313" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="2"/>
<pin id="318" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_60_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="2"/>
<pin id="324" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="328" class="1005" name="mul_ln1148_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="65" slack="1"/>
<pin id="330" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1148 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_59_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="23" slack="1"/>
<pin id="335" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="339" class="1005" name="mul_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="65" slack="1"/>
<pin id="341" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="345" class="1005" name="pix2_V_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="29" slack="1"/>
<pin id="347" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="pix2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="82" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="107" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="107" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="90" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="84" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="159"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="142" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="186" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="206"><net_src comp="191" pin="4"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="219" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="240"><net_src comp="58" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="248"><net_src comp="224" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="234" pin="4"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="224" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="250" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="64" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="213" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="256" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="78" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="80" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="300"><net_src comp="114" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="120" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="309"><net_src comp="84" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="314"><net_src comp="90" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="319"><net_src comp="126" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="325"><net_src comp="134" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="331"><net_src comp="160" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="336"><net_src comp="166" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="342"><net_src comp="180" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="348"><net_src comp="273" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="279" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: help_V_V | {6 }
 - Input state : 
	Port: adaptive_threshold : IN_data_stream_V | {3 }
	Port: adaptive_threshold : IN1_data_stream_V | {3 }
	Port: adaptive_threshold : help_V_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln887 : 1
		add_ln887 : 1
		br_ln103 : 2
	State 3
		empty : 1
		empty_498 : 1
	State 4
		sext_ln1148 : 1
		mul_ln1148 : 2
		tmp_59 : 3
		sext_cast : 1
		mul : 2
	State 5
		tmp_58 : 1
		select_ln1148 : 2
		sub_ln203 : 3
		select_ln1148_1 : 4
		tmp_61 : 1
		p_v10_v : 2
		sub_ln703 : 3
		empty_499 : 4
		add_ln703 : 5
		sext_ln703 : 6
		pix2_V : 7
	State 6
		pix2_V_2 : 1
		tmp_V_235 : 2
		write_ln117 : 3
		empty_500 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    sub_ln1148_fu_186    |    0    |    0    |    72   |
|    sub   |     sub_ln203_fu_207    |    0    |    0    |    30   |
|          |      neg_mul_fu_219     |    0    |    0    |    72   |
|          |     sub_ln703_fu_250    |    0    |    0    |    36   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln1148_fu_201  |    0    |    0    |    23   |
|  select  |  select_ln1148_1_fu_213 |    0    |    0    |    23   |
|          |      p_v10_v_fu_243     |    0    |    0    |    29   |
|          |     empty_499_fu_256    |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln887_fu_120    |    0    |    0    |    24   |
|    add   |     add_ln703_fu_263    |    0    |    0    |    30   |
|          |      pix2_V_fu_273      |    0    |    0    |    36   |
|----------|-------------------------|---------|---------|---------|
|    mul   |    mul_ln1148_fu_160    |    4    |    0    |    22   |
|          |        mul_fu_180       |    4    |    0    |    22   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln887_fu_114    |    0    |    0    |    20   |
|          |    icmp_ln1497_fu_279   |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|   read   |    tmp_63_read_fu_84    |    0    |    0    |    0    |
|          |    tmp_64_read_fu_90    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln117_write_fu_96 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|        tmp_fu_126       |    0    |    0    |    0    |
|          |      tmp_60_fu_134      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       pix_V_fu_142      |    0    |    0    |    0    |
|bitconcatenate|      pix1_V_fu_149      |    0    |    0    |    0    |
|          |     pix2_V_2_fu_284     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1148_fu_156   |    0    |    0    |    0    |
|   sext   |     sext_cast_fu_176    |    0    |    0    |    0    |
|          |    sext_ln703_fu_269    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_59_fu_166      |    0    |    0    |    0    |
|partselect|      tmp_58_fu_191      |    0    |    0    |    0    |
|          |      tmp_61_fu_224      |    0    |    0    |    0    |
|          |      tmp_62_fu_234      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     tmp_V_235_fu_292    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    8    |    0    |   488   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln887_reg_301  |   17   |
|  icmp_ln887_reg_297  |    1   |
|indvar_flatten_reg_103|   17   |
|  mul_ln1148_reg_328  |   65   |
|      mul_reg_339     |   65   |
|    pix2_V_reg_345    |   29   |
|    tmp_59_reg_333    |   23   |
|    tmp_60_reg_322    |    1   |
|    tmp_63_reg_306    |   16   |
|    tmp_64_reg_311    |   16   |
|      tmp_reg_316     |    1   |
+----------------------+--------+
|         Total        |   251  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |    0   |   488  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   251  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   251  |   488  |
+-----------+--------+--------+--------+
