#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ee4e7c6760 .scope module, "reg_file" "reg_file" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001ee4e7c8d60 .functor BUFZ 8, v000001ee4e812740_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ee4e7cbf10 .functor BUFZ 8, v000001ee4e8127e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
o000001ee4e818f98 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee4e7c68f0_0 .net "CLK", 0 0, o000001ee4e818f98;  0 drivers
o000001ee4e818fc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ee4e7c6990_0 .net "IN", 7 0, o000001ee4e818fc8;  0 drivers
o000001ee4e818ff8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001ee4e7c6a30_0 .net "INADDRESS", 2 0, o000001ee4e818ff8;  0 drivers
v000001ee4e7c6ad0_0 .net "OUT1", 7 0, L_000001ee4e7c8d60;  1 drivers
o000001ee4e819058 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001ee4e7cbc90_0 .net "OUT1ADDRESS", 2 0, o000001ee4e819058;  0 drivers
v000001ee4e7cbd30_0 .net "OUT2", 7 0, L_000001ee4e7cbf10;  1 drivers
o000001ee4e8190b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001ee4e7cbdd0_0 .net "OUT2ADDRESS", 2 0, o000001ee4e8190b8;  0 drivers
o000001ee4e8190e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee4e7cbe70_0 .net "RESET", 0 0, o000001ee4e8190e8;  0 drivers
o000001ee4e819118 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee4e8126a0_0 .net "WRITE", 0 0, o000001ee4e819118;  0 drivers
v000001ee4e812740_0 .var "out1_reg", 7 0;
v000001ee4e8127e0_0 .var "out2_reg", 7 0;
v000001ee4e812880 .array "registers", 0 7, 7 0;
E_000001ee4e8148f0 .event posedge, v000001ee4e7c68f0_0;
    .scope S_000001ee4e7c6760;
T_0 ;
    %wait E_000001ee4e8148f0;
    %load/vec4 v000001ee4e7cbe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ee4e812880, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ee4e812880, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ee4e812880, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ee4e812880, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ee4e812880, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ee4e812880, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ee4e812880, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ee4e812880, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ee4e8126a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ee4e7c6990_0;
    %load/vec4 v000001ee4e7c6a30_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ee4e812880, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001ee4e7cbc90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001ee4e812880, 4;
    %assign/vec4 v000001ee4e812740_0, 2;
    %load/vec4 v000001ee4e7cbdd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001ee4e812880, 4;
    %assign/vec4 v000001ee4e8127e0_0, 2;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "reg_file.v";
