{"vcs1":{"timestamp_begin":1681676591.984845311, "rt":0.74, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681676592.755629259, "rt":0.84, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681676593.618691146, "rt":0.65, "ut":0.07, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681676591.691333685}
{"VCS_COMP_START_TIME": 1681676591.691333685}
{"VCS_COMP_END_TIME": 1681676594.805749931}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
