{
  "module_name": "rc5t583.h",
  "hash_id": "5d2ff54c6f393a882638fce7121cde32bf9788a5af8cc0387961736dd4d86099",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/rc5t583.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_RC5T583_H\n#define __LINUX_MFD_RC5T583_H\n\n#include <linux/mutex.h>\n#include <linux/types.h>\n#include <linux/regmap.h>\n\n \n#define MAX_MAIN_INTERRUPT\t\t5\n#define RC5T583_MAX_GPEDGE_REG\t\t2\n#define RC5T583_MAX_INTERRUPT_EN_REGS\t8\n#define RC5T583_MAX_INTERRUPT_MASK_REGS\t9\n\n \n#define RC5T583_INT_EN_SYS1\t0x19\n#define RC5T583_INT_EN_SYS2\t0x1D\n#define RC5T583_INT_EN_DCDC\t0x41\n#define RC5T583_INT_EN_RTC\t0xED\n#define RC5T583_INT_EN_ADC1\t0x90\n#define RC5T583_INT_EN_ADC2\t0x91\n#define RC5T583_INT_EN_ADC3\t0x92\n\n \n#define RC5T583_INTC_INTPOL\t0xAD\n#define RC5T583_INTC_INTEN\t0xAE\n#define RC5T583_INTC_INTMON\t0xAF\n\n#define RC5T583_INT_MON_GRP\t0xAF\n#define RC5T583_INT_MON_SYS1\t0x1B\n#define RC5T583_INT_MON_SYS2\t0x1F\n#define RC5T583_INT_MON_DCDC\t0x43\n#define RC5T583_INT_MON_RTC\t0xEE\n\n \n#define RC5T583_INT_IR_SYS1\t0x1A\n#define RC5T583_INT_IR_SYS2\t0x1E\n#define RC5T583_INT_IR_DCDC\t0x42\n#define RC5T583_INT_IR_RTC\t0xEE\n#define RC5T583_INT_IR_ADCL\t0x94\n#define RC5T583_INT_IR_ADCH\t0x95\n#define RC5T583_INT_IR_ADCEND\t0x96\n#define RC5T583_INT_IR_GPIOR\t0xA9\n#define RC5T583_INT_IR_GPIOF\t0xAA\n\n \n#define RC5T583_SLPSEQ1\t\t0x21\n#define RC5T583_SLPSEQ2\t\t0x22\n#define RC5T583_SLPSEQ3\t\t0x23\n#define RC5T583_SLPSEQ4\t\t0x24\n#define RC5T583_SLPSEQ5\t\t0x25\n#define RC5T583_SLPSEQ6\t\t0x26\n#define RC5T583_SLPSEQ7\t\t0x27\n#define RC5T583_SLPSEQ8\t\t0x28\n#define RC5T583_SLPSEQ9\t\t0x29\n#define RC5T583_SLPSEQ10\t0x2A\n#define RC5T583_SLPSEQ11\t0x2B\n\n \n#define RC5T583_REG_DC0CTL\t0x30\n#define RC5T583_REG_DC0DAC\t0x31\n#define RC5T583_REG_DC0LATCTL\t0x32\n#define RC5T583_REG_SR0CTL\t0x33\n\n#define RC5T583_REG_DC1CTL\t0x34\n#define RC5T583_REG_DC1DAC\t0x35\n#define RC5T583_REG_DC1LATCTL\t0x36\n#define RC5T583_REG_SR1CTL\t0x37\n\n#define RC5T583_REG_DC2CTL\t0x38\n#define RC5T583_REG_DC2DAC\t0x39\n#define RC5T583_REG_DC2LATCTL\t0x3A\n#define RC5T583_REG_SR2CTL\t0x3B\n\n#define RC5T583_REG_DC3CTL\t0x3C\n#define RC5T583_REG_DC3DAC\t0x3D\n#define RC5T583_REG_DC3LATCTL\t0x3E\n#define RC5T583_REG_SR3CTL\t0x3F\n\n\n#define RC5T583_REG_LDOEN1\t0x50\n#define RC5T583_REG_LDOEN2\t0x51\n#define RC5T583_REG_LDODIS1\t0x52\n#define RC5T583_REG_LDODIS2\t0x53\n\n#define RC5T583_REG_LDO0DAC\t0x54\n#define RC5T583_REG_LDO1DAC\t0x55\n#define RC5T583_REG_LDO2DAC\t0x56\n#define RC5T583_REG_LDO3DAC\t0x57\n#define RC5T583_REG_LDO4DAC\t0x58\n#define RC5T583_REG_LDO5DAC\t0x59\n#define RC5T583_REG_LDO6DAC\t0x5A\n#define RC5T583_REG_LDO7DAC\t0x5B\n#define RC5T583_REG_LDO8DAC\t0x5C\n#define RC5T583_REG_LDO9DAC\t0x5D\n\n#define RC5T583_REG_DC0DAC_DS\t0x60\n#define RC5T583_REG_DC1DAC_DS\t0x61\n#define RC5T583_REG_DC2DAC_DS\t0x62\n#define RC5T583_REG_DC3DAC_DS\t0x63\n\n#define RC5T583_REG_LDO0DAC_DS\t0x64\n#define RC5T583_REG_LDO1DAC_DS\t0x65\n#define RC5T583_REG_LDO2DAC_DS\t0x66\n#define RC5T583_REG_LDO3DAC_DS\t0x67\n#define RC5T583_REG_LDO4DAC_DS\t0x68\n#define RC5T583_REG_LDO5DAC_DS\t0x69\n#define RC5T583_REG_LDO6DAC_DS\t0x6A\n#define RC5T583_REG_LDO7DAC_DS\t0x6B\n#define RC5T583_REG_LDO8DAC_DS\t0x6C\n#define RC5T583_REG_LDO9DAC_DS\t0x6D\n\n \n#define RC5T583_GPIO_IOSEL\t0xA0\n#define RC5T583_GPIO_PDEN\t0xA1\n#define RC5T583_GPIO_IOOUT\t0xA2\n#define RC5T583_GPIO_PGSEL\t0xA3\n#define RC5T583_GPIO_GPINV\t0xA4\n#define RC5T583_GPIO_GPDEB\t0xA5\n#define RC5T583_GPIO_GPEDGE1\t0xA6\n#define RC5T583_GPIO_GPEDGE2\t0xA7\n#define RC5T583_GPIO_EN_INT\t0xA8\n#define RC5T583_GPIO_MON_IOIN\t0xAB\n#define RC5T583_GPIO_GPOFUNC\t0xAC\n\n \n#define RC5T583_RTC_SEC\t\t0xE0\n#define RC5T583_RTC_MIN\t\t0xE1\n#define RC5T583_RTC_HOUR\t0xE2\n#define RC5T583_RTC_WDAY\t0xE3\n#define RC5T583_RTC_DAY\t\t0xE4\n#define RC5T583_RTC_MONTH\t0xE5\n#define RC5T583_RTC_YEAR\t0xE6\n#define RC5T583_RTC_ADJ\t\t0xE7\n#define RC5T583_RTC_AW_MIN\t0xE8\n#define RC5T583_RTC_AW_HOUR\t0xE9\n#define RC5T583_RTC_AW_WEEK\t0xEA\n#define RC5T583_RTC_AD_MIN\t0xEB\n#define RC5T583_RTC_AD_HOUR\t0xEC\n#define RC5T583_RTC_CTL1\t0xED\n#define RC5T583_RTC_CTL2\t0xEE\n#define RC5T583_RTC_AY_MIN\t0xF0\n#define RC5T583_RTC_AY_HOUR\t0xF1\n#define RC5T583_RTC_AY_DAY\t0xF2\n#define RC5T583_RTC_AY_MONTH 0xF3\n#define RC5T583_RTC_AY_YEAR\t0xF4\n\n#define RC5T583_MAX_REG\t\t0xF7\n#define RC5T583_NUM_REGS\t(RC5T583_MAX_REG + 1)\n\n \nenum {\n\tRC5T583_IRQ_ONKEY,\n\tRC5T583_IRQ_ACOK,\n\tRC5T583_IRQ_LIDOPEN,\n\tRC5T583_IRQ_PREOT,\n\tRC5T583_IRQ_CLKSTP,\n\tRC5T583_IRQ_ONKEY_OFF,\n\tRC5T583_IRQ_WD,\n\tRC5T583_IRQ_EN_PWRREQ1,\n\tRC5T583_IRQ_EN_PWRREQ2,\n\tRC5T583_IRQ_PRE_VINDET,\n\n\tRC5T583_IRQ_DC0LIM,\n\tRC5T583_IRQ_DC1LIM,\n\tRC5T583_IRQ_DC2LIM,\n\tRC5T583_IRQ_DC3LIM,\n\n\tRC5T583_IRQ_CTC,\n\tRC5T583_IRQ_YALE,\n\tRC5T583_IRQ_DALE,\n\tRC5T583_IRQ_WALE,\n\n\tRC5T583_IRQ_AIN1L,\n\tRC5T583_IRQ_AIN2L,\n\tRC5T583_IRQ_AIN3L,\n\tRC5T583_IRQ_VBATL,\n\tRC5T583_IRQ_VIN3L,\n\tRC5T583_IRQ_VIN8L,\n\tRC5T583_IRQ_AIN1H,\n\tRC5T583_IRQ_AIN2H,\n\tRC5T583_IRQ_AIN3H,\n\tRC5T583_IRQ_VBATH,\n\tRC5T583_IRQ_VIN3H,\n\tRC5T583_IRQ_VIN8H,\n\tRC5T583_IRQ_ADCEND,\n\n\tRC5T583_IRQ_GPIO0,\n\tRC5T583_IRQ_GPIO1,\n\tRC5T583_IRQ_GPIO2,\n\tRC5T583_IRQ_GPIO3,\n\tRC5T583_IRQ_GPIO4,\n\tRC5T583_IRQ_GPIO5,\n\tRC5T583_IRQ_GPIO6,\n\tRC5T583_IRQ_GPIO7,\n\n\t \n\tRC5T583_MAX_IRQS,\n};\n\n \nenum {\n\tRC5T583_GPIO0,\n\tRC5T583_GPIO1,\n\tRC5T583_GPIO2,\n\tRC5T583_GPIO3,\n\tRC5T583_GPIO4,\n\tRC5T583_GPIO5,\n\tRC5T583_GPIO6,\n\tRC5T583_GPIO7,\n\n\t \n\tRC5T583_MAX_GPIO,\n};\n\nenum {\n\tRC5T583_DS_NONE,\n\tRC5T583_DS_DC0,\n\tRC5T583_DS_DC1,\n\tRC5T583_DS_DC2,\n\tRC5T583_DS_DC3,\n\tRC5T583_DS_LDO0,\n\tRC5T583_DS_LDO1,\n\tRC5T583_DS_LDO2,\n\tRC5T583_DS_LDO3,\n\tRC5T583_DS_LDO4,\n\tRC5T583_DS_LDO5,\n\tRC5T583_DS_LDO6,\n\tRC5T583_DS_LDO7,\n\tRC5T583_DS_LDO8,\n\tRC5T583_DS_LDO9,\n\tRC5T583_DS_PSO0,\n\tRC5T583_DS_PSO1,\n\tRC5T583_DS_PSO2,\n\tRC5T583_DS_PSO3,\n\tRC5T583_DS_PSO4,\n\tRC5T583_DS_PSO5,\n\tRC5T583_DS_PSO6,\n\tRC5T583_DS_PSO7,\n\n\t \n\tRC5T583_DS_MAX,\n};\n\n \nenum {\n\tRC5T583_EXT_PWRREQ1_CONTROL = 0x1,\n\tRC5T583_EXT_PWRREQ2_CONTROL = 0x2,\n};\n\nenum {\n\tRC5T583_REGULATOR_DC0,\n\tRC5T583_REGULATOR_DC1,\n\tRC5T583_REGULATOR_DC2,\n\tRC5T583_REGULATOR_DC3,\n\tRC5T583_REGULATOR_LDO0,\n\tRC5T583_REGULATOR_LDO1,\n\tRC5T583_REGULATOR_LDO2,\n\tRC5T583_REGULATOR_LDO3,\n\tRC5T583_REGULATOR_LDO4,\n\tRC5T583_REGULATOR_LDO5,\n\tRC5T583_REGULATOR_LDO6,\n\tRC5T583_REGULATOR_LDO7,\n\tRC5T583_REGULATOR_LDO8,\n\tRC5T583_REGULATOR_LDO9,\n\n\t \n\tRC5T583_REGULATOR_MAX,\n};\n\nstruct rc5t583 {\n\tstruct device\t*dev;\n\tstruct regmap\t*regmap;\n\tint\t\tchip_irq;\n\tint\t\tirq_base;\n\tstruct mutex\tirq_lock;\n\tunsigned long\tgroup_irq_en[MAX_MAIN_INTERRUPT];\n\n\t \n\tuint8_t\t\tintc_inten_reg;\n\n\t \n\tuint8_t\t\tirq_en_reg[RC5T583_MAX_INTERRUPT_EN_REGS];\n\n\t \n\tuint8_t\t\tgpedge_reg[RC5T583_MAX_GPEDGE_REG];\n};\n\n \n\nstruct rc5t583_platform_data {\n\tint\t\tirq_base;\n\tint\t\tgpio_base;\n\tbool\t\tenable_shutdown;\n\tint\t\tregulator_deepsleep_slot[RC5T583_REGULATOR_MAX];\n\tunsigned long\tregulator_ext_pwr_control[RC5T583_REGULATOR_MAX];\n\tstruct regulator_init_data *reg_init_data[RC5T583_REGULATOR_MAX];\n};\n\nstatic inline int rc5t583_write(struct device *dev, uint8_t reg, uint8_t val)\n{\n\tstruct rc5t583 *rc5t583 = dev_get_drvdata(dev);\n\treturn regmap_write(rc5t583->regmap, reg, val);\n}\n\nstatic inline int rc5t583_read(struct device *dev, uint8_t reg, uint8_t *val)\n{\n\tstruct rc5t583 *rc5t583 = dev_get_drvdata(dev);\n\tunsigned int ival;\n\tint ret;\n\tret = regmap_read(rc5t583->regmap, reg, &ival);\n\tif (!ret)\n\t\t*val = (uint8_t)ival;\n\treturn ret;\n}\n\nstatic inline int rc5t583_set_bits(struct device *dev, unsigned int reg,\n\t\t\tunsigned int bit_mask)\n{\n\tstruct rc5t583 *rc5t583 = dev_get_drvdata(dev);\n\treturn regmap_update_bits(rc5t583->regmap, reg, bit_mask, bit_mask);\n}\n\nstatic inline int rc5t583_clear_bits(struct device *dev, unsigned int reg,\n\t\t\tunsigned int bit_mask)\n{\n\tstruct rc5t583 *rc5t583 = dev_get_drvdata(dev);\n\treturn regmap_update_bits(rc5t583->regmap, reg, bit_mask, 0);\n}\n\nstatic inline int rc5t583_update(struct device *dev, unsigned int reg,\n\t\tunsigned int val, unsigned int mask)\n{\n\tstruct rc5t583 *rc5t583 = dev_get_drvdata(dev);\n\treturn regmap_update_bits(rc5t583->regmap, reg, mask, val);\n}\n\nint rc5t583_ext_power_req_config(struct device *dev, int deepsleep_id,\n\tint ext_pwr_req, int deepsleep_slot_nr);\nint rc5t583_irq_init(struct rc5t583 *rc5t583, int irq, int irq_base);\nint rc5t583_irq_exit(struct rc5t583 *rc5t583);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}