

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1'
================================================================
* Date:           Wed Mar 26 22:46:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_0_IODMA_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.978 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind flp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_526_1  |        ?|        ?|         2|          1|          1|     ?|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.97>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ei = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:525]   --->   Operation 5 'alloca' 'ei' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%o = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:524]   --->   Operation 6 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 7 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_V, void @empty_15, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dma2dwc, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%totalIters_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %totalIters" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:516]   --->   Operation 10 'read' 'totalIters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln526 = store i32 0, i32 %t" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 11 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln524 = store i32 0, i32 %o" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:524]   --->   Operation 12 'store' 'store_ln524' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln525 = store i56 0, i56 %ei" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:525]   --->   Operation 13 'store' 'store_ln525' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln526 = br void %for.body" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 14 'br' 'br_ln526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%o_3 = load i32 %o" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:538]   --->   Operation 15 'load' 'o_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_2 = load i32 %t" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 16 'load' 't_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.55ns)   --->   "%icmp_ln526 = icmp_eq  i32 %t_2, i32 %totalIters_read" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 17 'icmp' 'icmp_ln526' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln526 = br i1 %icmp_ln526, void %for.body.split, void %if.end39.loopexit.exitStub" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 18 'br' 'br_ln526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%t_1 = add i32 %t_2, i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 19 'add' 't_1' <Predicate = (!icmp_ln526)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%icmp_ln529 = icmp_eq  i32 %o_3, i32 0" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:529]   --->   Operation 20 'icmp' 'icmp_ln529' <Predicate = (!icmp_ln526)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.55ns)   --->   "%o_4 = add i32 %o_3, i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:538]   --->   Operation 21 'add' 'o_4' <Predicate = (!icmp_ln526)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln540 = icmp_eq  i32 %o_4, i32 8" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:540]   --->   Operation 22 'icmp' 'icmp_ln540' <Predicate = (!icmp_ln526)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.69ns)   --->   "%o_5 = select i1 %icmp_ln540, i32 0, i32 %o_4" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:540]   --->   Operation 23 'select' 'o_5' <Predicate = (!icmp_ln526)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln526 = store i32 %t_1, i32 %t" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 24 'store' 'store_ln526' <Predicate = (!icmp_ln526)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln524 = store i32 %o_5, i32 %o" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:524]   --->   Operation 25 'store' 'store_ln524' <Predicate = (!icmp_ln526)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ei_load = load i56 %ei" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 26 'load' 'ei_load' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln526 = zext i56 %ei_load" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 27 'zext' 'zext_ln526' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln527 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:527]   --->   Operation 28 'specpipeline' 'specpipeline_ln527' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln526 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 29 'specloopname' 'specloopname_ln526' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln529 = br i1 %icmp_ln529, void %if.end, void %if.then2" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:529]   --->   Operation 30 'br' 'br_ln529' <Predicate = (!icmp_ln526)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] ( I:3.63ns O:3.63ns )   --->   "%ei_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %dma2dwc" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:530]   --->   Operation 31 'read' 'ei_2' <Predicate = (!icmp_ln526 & icmp_ln529)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%br_ln531 = br void %if.end" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:531]   --->   Operation 32 'br' 'br_ln531' <Predicate = (!icmp_ln526 & icmp_ln529)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ei_1 = phi i64 %ei_2, void %if.then2, i64 %zext_ln526, void %for.body.split"   --->   Operation 33 'phi' 'ei_1' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%eo = trunc i64 %ei_1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:533]   --->   Operation 34 'trunc' 'eo' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.57ns)   --->   "%write_ln534 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_V, i8 %eo" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:534]   --->   Operation 35 'write' 'write_ln534' <Predicate = (!icmp_ln526)> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %ei_1, i32 8, i32 63" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:538]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln525 = store i56 %trunc_ln, i56 %ei" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:525]   --->   Operation 37 'store' 'store_ln525' <Predicate = (!icmp_ln526)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln526 = br void %for.body" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 38 'br' 'br_ln526' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln526)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 8.978ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln524', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:524) of constant 0 on local variable 'o', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:524 [11]  (1.588 ns)
	'load' operation 32 bit ('o', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:538) on local variable 'o', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:524 [15]  (0.000 ns)
	'add' operation 32 bit ('o', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:538) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln540', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:540) [36]  (2.552 ns)
	'select' operation 32 bit ('o', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:540) [37]  (0.698 ns)
	'store' operation 0 bit ('store_ln524', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:524) of variable 'o', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:540 on local variable 'o', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:524 [39]  (1.588 ns)

 <State 2>: 6.810ns
The critical path consists of the following:
	fifo read operation ('ei', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:530) on port 'dma2dwc' (/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:530) [28]  (3.634 ns)
	multiplexor before 'phi' operation 64 bit ('ei') with incoming values : ('zext_ln526', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526) ('ei', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:530) [31]  (1.588 ns)
	'phi' operation 64 bit ('ei') with incoming values : ('zext_ln526', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526) ('ei', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:530) [31]  (0.000 ns)
	'store' operation 0 bit ('store_ln525', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:525) of variable 'trunc_ln', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:538 on local variable 'ei', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:525 [40]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
