vhdl xil_defaultlib  \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
"../../../../../m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_proc_sys_reset_base_0/sim/m3_for_arty_a7_proc_sys_reset_base_0.vhd" \
"../../../../../m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_bram_ctrl_0_0/sim/m3_for_arty_a7_axi_bram_ctrl_0_0.vhd" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
"../../../../../m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_uartlite_0_0/sim/m3_for_arty_a7_axi_uartlite_0_0.vhd" \
"../../../../pv_CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_axi_gpio_0_2/sim/m3_for_arty_a7_axi_gpio_0_2.vhd" \

nosort
