# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /home/zsnider/archDev/alu_sim_dir -DCOCOTB_SIM=1 --top-module RISCALU --vpi --public-flat-rw --prefix Vtop -o RISCALU -LDFLAGS -Wl,-rpath,/home/zsnider/.local/lib/python3.9/site-packages/cocotb/libs -L/home/zsnider/.local/lib/python3.9/site-packages/cocotb/libs -lcocotbvpi_verilator --threads 2 /home/zsnider/.local/lib/python3.9/site-packages/cocotb/share/lib/verilator/verilator.cpp /home/zsnider/archDev/alu.v"
S       975   230046  1726709509   747651451  1726580269           0 "/home/zsnider/archDev/alu.v"
T      3188   230188  1734120423   276315777  1734120423   276315777 "/home/zsnider/archDev/alu_sim_dir/Vtop.cpp"
T      3185   230187  1734120423   276315777  1734120423   276315777 "/home/zsnider/archDev/alu_sim_dir/Vtop.h"
T      2142   230196  1734120423   285315779  1734120423   285315779 "/home/zsnider/archDev/alu_sim_dir/Vtop.mk"
T       669   230186  1734120423   276315777  1734120423   276315777 "/home/zsnider/archDev/alu_sim_dir/Vtop__Dpi.cpp"
T       520   230185  1734120423   276315777  1734120423   276315777 "/home/zsnider/archDev/alu_sim_dir/Vtop__Dpi.h"
T      2898   230181  1734120423   276315777  1734120423   276315777 "/home/zsnider/archDev/alu_sim_dir/Vtop__Syms.cpp"
T      1289   230184  1734120423   276315777  1734120423   276315777 "/home/zsnider/archDev/alu_sim_dir/Vtop__Syms.h"
T      1515   230189  1734120423   276315777  1734120423   276315777 "/home/zsnider/archDev/alu_sim_dir/Vtop___024root.h"
T      4432   230193  1734120423   276315777  1734120423   276315777 "/home/zsnider/archDev/alu_sim_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       884   230191  1734120423   276315777  1734120423   276315777 "/home/zsnider/archDev/alu_sim_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     10045   230194  1734120423   285315779  1734120423   285315779 "/home/zsnider/archDev/alu_sim_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6798   230192  1734120423   276315777  1734120423   276315777 "/home/zsnider/archDev/alu_sim_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       730   230190  1734120423   276315777  1734120423   276315777 "/home/zsnider/archDev/alu_sim_dir/Vtop___024root__Slow.cpp"
T       972   230197  1734120423   285315779  1734120423   285315779 "/home/zsnider/archDev/alu_sim_dir/Vtop__ver.d"
T         0        0  1734120423   285315779  1734120423   285315779 "/home/zsnider/archDev/alu_sim_dir/Vtop__verFiles.dat"
T      1668   230195  1734120423   285315779  1734120423   285315779 "/home/zsnider/archDev/alu_sim_dir/Vtop_classes.mk"
S  14025408   154482  1733723549   440634334  1694919604           0 "/usr/local/bin/verilator_bin"
S      4926   154591  1733723549   907449685  1694919604           0 "/usr/local/share/verilator/include/verilated_std.sv"
