ARM GAS  /tmp/ccN4gnC6.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f10x.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SetSysClockTo72,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	SetSysClockTo72:
  24              	.LFB32:
  25              		.file 1 "./Libraries/CMSIS/system_stm32f10x.c"
   1:./Libraries/CMSIS/system_stm32f10x.c **** /**
   2:./Libraries/CMSIS/system_stm32f10x.c ****   ******************************************************************************
   3:./Libraries/CMSIS/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:./Libraries/CMSIS/system_stm32f10x.c ****   * @author  MCD Application Team
   5:./Libraries/CMSIS/system_stm32f10x.c ****   * @version V3.5.0
   6:./Libraries/CMSIS/system_stm32f10x.c ****   * @date    11-March-2011
   7:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:./Libraries/CMSIS/system_stm32f10x.c ****   * 
   9:./Libraries/CMSIS/system_stm32f10x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:./Libraries/CMSIS/system_stm32f10x.c ****   *     user application:
  11:./Libraries/CMSIS/system_stm32f10x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:./Libraries/CMSIS/system_stm32f10x.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:./Libraries/CMSIS/system_stm32f10x.c ****   *                      This function is called at startup just after reset and 
  14:./Libraries/CMSIS/system_stm32f10x.c ****   *                      before branch to main program. This call is made inside
  15:./Libraries/CMSIS/system_stm32f10x.c ****   *                      the "startup_stm32f10x_xx.s" file.
  16:./Libraries/CMSIS/system_stm32f10x.c ****   *
  17:./Libraries/CMSIS/system_stm32f10x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:./Libraries/CMSIS/system_stm32f10x.c ****   *                                  by the user application to setup the SysTick 
  19:./Libraries/CMSIS/system_stm32f10x.c ****   *                                  timer or configure other parameters.
  20:./Libraries/CMSIS/system_stm32f10x.c ****   *                                     
  21:./Libraries/CMSIS/system_stm32f10x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:./Libraries/CMSIS/system_stm32f10x.c ****   *                                 be called whenever the core clock is changed
  23:./Libraries/CMSIS/system_stm32f10x.c ****   *                                 during program execution.
  24:./Libraries/CMSIS/system_stm32f10x.c ****   *
  25:./Libraries/CMSIS/system_stm32f10x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:./Libraries/CMSIS/system_stm32f10x.c ****   *    Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to
  27:./Libraries/CMSIS/system_stm32f10x.c ****   *    configure the system clock before to branch to main program.
  28:./Libraries/CMSIS/system_stm32f10x.c ****   *
  29:./Libraries/CMSIS/system_stm32f10x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  30:./Libraries/CMSIS/system_stm32f10x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  31:./Libraries/CMSIS/system_stm32f10x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  32:./Libraries/CMSIS/system_stm32f10x.c ****   *
  33:./Libraries/CMSIS/system_stm32f10x.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on
ARM GAS  /tmp/ccN4gnC6.s 			page 2


  34:./Libraries/CMSIS/system_stm32f10x.c ****   *    the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. 
  35:./Libraries/CMSIS/system_stm32f10x.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  36:./Libraries/CMSIS/system_stm32f10x.c ****   *    are using different crystal you have to adapt the HSE value to your own
  37:./Libraries/CMSIS/system_stm32f10x.c ****   *    configuration.
  38:./Libraries/CMSIS/system_stm32f10x.c ****   *        
  39:./Libraries/CMSIS/system_stm32f10x.c ****   ******************************************************************************
  40:./Libraries/CMSIS/system_stm32f10x.c ****   * @attention
  41:./Libraries/CMSIS/system_stm32f10x.c ****   *
  42:./Libraries/CMSIS/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  43:./Libraries/CMSIS/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  44:./Libraries/CMSIS/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  45:./Libraries/CMSIS/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  46:./Libraries/CMSIS/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  47:./Libraries/CMSIS/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  48:./Libraries/CMSIS/system_stm32f10x.c ****   *
  49:./Libraries/CMSIS/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  50:./Libraries/CMSIS/system_stm32f10x.c ****   ******************************************************************************
  51:./Libraries/CMSIS/system_stm32f10x.c ****   */
  52:./Libraries/CMSIS/system_stm32f10x.c **** 
  53:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup CMSIS
  54:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
  55:./Libraries/CMSIS/system_stm32f10x.c ****   */
  56:./Libraries/CMSIS/system_stm32f10x.c **** 
  57:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  58:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
  59:./Libraries/CMSIS/system_stm32f10x.c ****   */  
  60:./Libraries/CMSIS/system_stm32f10x.c ****   
  61:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  62:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
  63:./Libraries/CMSIS/system_stm32f10x.c ****   */
  64:./Libraries/CMSIS/system_stm32f10x.c **** 
  65:./Libraries/CMSIS/system_stm32f10x.c **** #include "stm32f10x.h"
  66:./Libraries/CMSIS/system_stm32f10x.c **** 
  67:./Libraries/CMSIS/system_stm32f10x.c **** /**
  68:./Libraries/CMSIS/system_stm32f10x.c ****   * @}
  69:./Libraries/CMSIS/system_stm32f10x.c ****   */
  70:./Libraries/CMSIS/system_stm32f10x.c **** 
  71:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  72:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
  73:./Libraries/CMSIS/system_stm32f10x.c ****   */
  74:./Libraries/CMSIS/system_stm32f10x.c **** 
  75:./Libraries/CMSIS/system_stm32f10x.c **** /**
  76:./Libraries/CMSIS/system_stm32f10x.c ****   * @}
  77:./Libraries/CMSIS/system_stm32f10x.c ****   */
  78:./Libraries/CMSIS/system_stm32f10x.c **** 
  79:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  80:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
  81:./Libraries/CMSIS/system_stm32f10x.c ****   */
  82:./Libraries/CMSIS/system_stm32f10x.c **** 
  83:./Libraries/CMSIS/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  84:./Libraries/CMSIS/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  85:./Libraries/CMSIS/system_stm32f10x.c ****    
  86:./Libraries/CMSIS/system_stm32f10x.c ****    IMPORTANT NOTE:
  87:./Libraries/CMSIS/system_stm32f10x.c ****    ============== 
  88:./Libraries/CMSIS/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  89:./Libraries/CMSIS/system_stm32f10x.c **** 
  90:./Libraries/CMSIS/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
ARM GAS  /tmp/ccN4gnC6.s 			page 3


  91:./Libraries/CMSIS/system_stm32f10x.c ****       maximum frequency.
  92:./Libraries/CMSIS/system_stm32f10x.c ****       
  93:./Libraries/CMSIS/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  94:./Libraries/CMSIS/system_stm32f10x.c ****     source.
  95:./Libraries/CMSIS/system_stm32f10x.c **** 
  96:./Libraries/CMSIS/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  97:./Libraries/CMSIS/system_stm32f10x.c ****         - For Low, Medium and High density Value line devices an external 8MHz 
  98:./Libraries/CMSIS/system_stm32f10x.c ****           crystal is used to drive the System clock.
  99:./Libraries/CMSIS/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
 100:./Libraries/CMSIS/system_stm32f10x.c ****           used to drive the System clock.
 101:./Libraries/CMSIS/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
 102:./Libraries/CMSIS/system_stm32f10x.c ****           the System clock.
 103:./Libraries/CMSIS/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
 104:./Libraries/CMSIS/system_stm32f10x.c ****     */
 105:./Libraries/CMSIS/system_stm32f10x.c ****     
 106:./Libraries/CMSIS/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 107:./Libraries/CMSIS/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 108:./Libraries/CMSIS/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
 109:./Libraries/CMSIS/system_stm32f10x.c **** #else
 110:./Libraries/CMSIS/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 111:./Libraries/CMSIS/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
 112:./Libraries/CMSIS/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
 113:./Libraries/CMSIS/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
 114:./Libraries/CMSIS/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
 115:./Libraries/CMSIS/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
 116:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 117:./Libraries/CMSIS/system_stm32f10x.c **** 
 118:./Libraries/CMSIS/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 119:./Libraries/CMSIS/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) or on 
 120:./Libraries/CMSIS/system_stm32f10x.c ****      STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ 
 121:./Libraries/CMSIS/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 122:./Libraries/CMSIS/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
 123:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 124:./Libraries/CMSIS/system_stm32f10x.c **** 
 125:./Libraries/CMSIS/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 126:./Libraries/CMSIS/system_stm32f10x.c ****      Internal SRAM. */ 
 127:./Libraries/CMSIS/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
 128:./Libraries/CMSIS/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 129:./Libraries/CMSIS/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
 130:./Libraries/CMSIS/system_stm32f10x.c **** 
 131:./Libraries/CMSIS/system_stm32f10x.c **** 
 132:./Libraries/CMSIS/system_stm32f10x.c **** /**
 133:./Libraries/CMSIS/system_stm32f10x.c ****   * @}
 134:./Libraries/CMSIS/system_stm32f10x.c ****   */
 135:./Libraries/CMSIS/system_stm32f10x.c **** 
 136:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
 137:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
 138:./Libraries/CMSIS/system_stm32f10x.c ****   */
 139:./Libraries/CMSIS/system_stm32f10x.c **** 
 140:./Libraries/CMSIS/system_stm32f10x.c **** /**
 141:./Libraries/CMSIS/system_stm32f10x.c ****   * @}
 142:./Libraries/CMSIS/system_stm32f10x.c ****   */
 143:./Libraries/CMSIS/system_stm32f10x.c **** 
 144:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
 145:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
 146:./Libraries/CMSIS/system_stm32f10x.c ****   */
 147:./Libraries/CMSIS/system_stm32f10x.c **** 
ARM GAS  /tmp/ccN4gnC6.s 			page 4


 148:./Libraries/CMSIS/system_stm32f10x.c **** /*******************************************************************************
 149:./Libraries/CMSIS/system_stm32f10x.c **** *  Clock Definitions
 150:./Libraries/CMSIS/system_stm32f10x.c **** *******************************************************************************/
 151:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 152:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 153:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 154:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 155:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 156:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 157:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 158:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 159:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 160:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 161:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 162:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 163:./Libraries/CMSIS/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 164:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
 165:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 166:./Libraries/CMSIS/system_stm32f10x.c **** 
 167:./Libraries/CMSIS/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 168:./Libraries/CMSIS/system_stm32f10x.c **** /**
 169:./Libraries/CMSIS/system_stm32f10x.c ****   * @}
 170:./Libraries/CMSIS/system_stm32f10x.c ****   */
 171:./Libraries/CMSIS/system_stm32f10x.c **** 
 172:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 173:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
 174:./Libraries/CMSIS/system_stm32f10x.c ****   */
 175:./Libraries/CMSIS/system_stm32f10x.c **** 
 176:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClock(void);
 177:./Libraries/CMSIS/system_stm32f10x.c **** 
 178:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 179:./Libraries/CMSIS/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 180:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 181:./Libraries/CMSIS/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 182:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 183:./Libraries/CMSIS/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 184:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 185:./Libraries/CMSIS/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 186:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 187:./Libraries/CMSIS/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 188:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 189:./Libraries/CMSIS/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 190:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 191:./Libraries/CMSIS/system_stm32f10x.c **** 
 192:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 193:./Libraries/CMSIS/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 194:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 195:./Libraries/CMSIS/system_stm32f10x.c **** 
 196:./Libraries/CMSIS/system_stm32f10x.c **** /**
 197:./Libraries/CMSIS/system_stm32f10x.c ****   * @}
 198:./Libraries/CMSIS/system_stm32f10x.c ****   */
 199:./Libraries/CMSIS/system_stm32f10x.c **** 
 200:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 201:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
 202:./Libraries/CMSIS/system_stm32f10x.c ****   */
 203:./Libraries/CMSIS/system_stm32f10x.c **** 
 204:./Libraries/CMSIS/system_stm32f10x.c **** /**
ARM GAS  /tmp/ccN4gnC6.s 			page 5


 205:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 206:./Libraries/CMSIS/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 207:./Libraries/CMSIS/system_stm32f10x.c ****   *         SystemCoreClock variable.
 208:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 209:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 210:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 211:./Libraries/CMSIS/system_stm32f10x.c ****   */
 212:./Libraries/CMSIS/system_stm32f10x.c **** void SystemInit (void)
 213:./Libraries/CMSIS/system_stm32f10x.c **** {
 214:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 215:./Libraries/CMSIS/system_stm32f10x.c ****   /* Set HSION bit */
 216:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
 217:./Libraries/CMSIS/system_stm32f10x.c **** 
 218:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 219:./Libraries/CMSIS/system_stm32f10x.c **** #ifndef STM32F10X_CL
 220:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
 221:./Libraries/CMSIS/system_stm32f10x.c **** #else
 222:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 223:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 224:./Libraries/CMSIS/system_stm32f10x.c ****   
 225:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 226:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 227:./Libraries/CMSIS/system_stm32f10x.c **** 
 228:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 229:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 230:./Libraries/CMSIS/system_stm32f10x.c **** 
 231:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 232:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 233:./Libraries/CMSIS/system_stm32f10x.c **** 
 234:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef STM32F10X_CL
 235:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 236:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 237:./Libraries/CMSIS/system_stm32f10x.c **** 
 238:./Libraries/CMSIS/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 239:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 240:./Libraries/CMSIS/system_stm32f10x.c **** 
 241:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset CFGR2 register */
 242:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 243:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 244:./Libraries/CMSIS/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 245:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 246:./Libraries/CMSIS/system_stm32f10x.c **** 
 247:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset CFGR2 register */
 248:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 249:./Libraries/CMSIS/system_stm32f10x.c **** #else
 250:./Libraries/CMSIS/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 251:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 252:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 253:./Libraries/CMSIS/system_stm32f10x.c ****     
 254:./Libraries/CMSIS/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 255:./Libraries/CMSIS/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
 256:./Libraries/CMSIS/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 257:./Libraries/CMSIS/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
 258:./Libraries/CMSIS/system_stm32f10x.c **** #endif 
 259:./Libraries/CMSIS/system_stm32f10x.c **** 
 260:./Libraries/CMSIS/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 261:./Libraries/CMSIS/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
ARM GAS  /tmp/ccN4gnC6.s 			page 6


 262:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClock();
 263:./Libraries/CMSIS/system_stm32f10x.c **** 
 264:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
 265:./Libraries/CMSIS/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 266:./Libraries/CMSIS/system_stm32f10x.c **** #else
 267:./Libraries/CMSIS/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 268:./Libraries/CMSIS/system_stm32f10x.c **** #endif 
 269:./Libraries/CMSIS/system_stm32f10x.c **** }
 270:./Libraries/CMSIS/system_stm32f10x.c **** 
 271:./Libraries/CMSIS/system_stm32f10x.c **** /**
 272:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 273:./Libraries/CMSIS/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 274:./Libraries/CMSIS/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
 275:./Libraries/CMSIS/system_stm32f10x.c ****   *         other parameters.
 276:./Libraries/CMSIS/system_stm32f10x.c ****   *           
 277:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 278:./Libraries/CMSIS/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 279:./Libraries/CMSIS/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
 280:./Libraries/CMSIS/system_stm32f10x.c ****   *     
 281:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
 282:./Libraries/CMSIS/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 283:./Libraries/CMSIS/system_stm32f10x.c ****   *           constant and the selected clock source:
 284:./Libraries/CMSIS/system_stm32f10x.c ****   *             
 285:./Libraries/CMSIS/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 286:./Libraries/CMSIS/system_stm32f10x.c ****   *                                              
 287:./Libraries/CMSIS/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 288:./Libraries/CMSIS/system_stm32f10x.c ****   *                          
 289:./Libraries/CMSIS/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 290:./Libraries/CMSIS/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 291:./Libraries/CMSIS/system_stm32f10x.c ****   *         
 292:./Libraries/CMSIS/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 293:./Libraries/CMSIS/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
 294:./Libraries/CMSIS/system_stm32f10x.c ****   *             in voltage and temperature.   
 295:./Libraries/CMSIS/system_stm32f10x.c ****   *    
 296:./Libraries/CMSIS/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 297:./Libraries/CMSIS/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
 298:./Libraries/CMSIS/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 299:./Libraries/CMSIS/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
 300:./Libraries/CMSIS/system_stm32f10x.c ****   *                
 301:./Libraries/CMSIS/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
 302:./Libraries/CMSIS/system_stm32f10x.c ****   *           value for HSE crystal.
 303:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 304:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 305:./Libraries/CMSIS/system_stm32f10x.c ****   */
 306:./Libraries/CMSIS/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 307:./Libraries/CMSIS/system_stm32f10x.c **** {
 308:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 309:./Libraries/CMSIS/system_stm32f10x.c **** 
 310:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 311:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 312:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 313:./Libraries/CMSIS/system_stm32f10x.c **** 
 314:./Libraries/CMSIS/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 315:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 316:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
 317:./Libraries/CMSIS/system_stm32f10x.c ****     
 318:./Libraries/CMSIS/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
ARM GAS  /tmp/ccN4gnC6.s 			page 7


 319:./Libraries/CMSIS/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 320:./Libraries/CMSIS/system_stm32f10x.c ****   
 321:./Libraries/CMSIS/system_stm32f10x.c ****   switch (tmp)
 322:./Libraries/CMSIS/system_stm32f10x.c ****   {
 323:./Libraries/CMSIS/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 324:./Libraries/CMSIS/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 325:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 326:./Libraries/CMSIS/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 327:./Libraries/CMSIS/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 328:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 329:./Libraries/CMSIS/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 330:./Libraries/CMSIS/system_stm32f10x.c **** 
 331:./Libraries/CMSIS/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 332:./Libraries/CMSIS/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 333:./Libraries/CMSIS/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 334:./Libraries/CMSIS/system_stm32f10x.c ****       
 335:./Libraries/CMSIS/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 336:./Libraries/CMSIS/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 337:./Libraries/CMSIS/system_stm32f10x.c ****       
 338:./Libraries/CMSIS/system_stm32f10x.c ****       if (pllsource == 0x00)
 339:./Libraries/CMSIS/system_stm32f10x.c ****       {
 340:./Libraries/CMSIS/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 341:./Libraries/CMSIS/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 342:./Libraries/CMSIS/system_stm32f10x.c ****       }
 343:./Libraries/CMSIS/system_stm32f10x.c ****       else
 344:./Libraries/CMSIS/system_stm32f10x.c ****       {
 345:./Libraries/CMSIS/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 346:./Libraries/CMSIS/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 347:./Libraries/CMSIS/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 348:./Libraries/CMSIS/system_stm32f10x.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 349:./Libraries/CMSIS/system_stm32f10x.c ****  #else
 350:./Libraries/CMSIS/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 351:./Libraries/CMSIS/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 352:./Libraries/CMSIS/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 353:./Libraries/CMSIS/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 354:./Libraries/CMSIS/system_stm32f10x.c ****         }
 355:./Libraries/CMSIS/system_stm32f10x.c ****         else
 356:./Libraries/CMSIS/system_stm32f10x.c ****         {
 357:./Libraries/CMSIS/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 358:./Libraries/CMSIS/system_stm32f10x.c ****         }
 359:./Libraries/CMSIS/system_stm32f10x.c ****  #endif
 360:./Libraries/CMSIS/system_stm32f10x.c ****       }
 361:./Libraries/CMSIS/system_stm32f10x.c **** #else
 362:./Libraries/CMSIS/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 363:./Libraries/CMSIS/system_stm32f10x.c ****       
 364:./Libraries/CMSIS/system_stm32f10x.c ****       if (pllmull != 0x0D)
 365:./Libraries/CMSIS/system_stm32f10x.c ****       {
 366:./Libraries/CMSIS/system_stm32f10x.c ****          pllmull += 2;
 367:./Libraries/CMSIS/system_stm32f10x.c ****       }
 368:./Libraries/CMSIS/system_stm32f10x.c ****       else
 369:./Libraries/CMSIS/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 370:./Libraries/CMSIS/system_stm32f10x.c ****         pllmull = 13 / 2; 
 371:./Libraries/CMSIS/system_stm32f10x.c ****       }
 372:./Libraries/CMSIS/system_stm32f10x.c ****             
 373:./Libraries/CMSIS/system_stm32f10x.c ****       if (pllsource == 0x00)
 374:./Libraries/CMSIS/system_stm32f10x.c ****       {
 375:./Libraries/CMSIS/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
ARM GAS  /tmp/ccN4gnC6.s 			page 8


 376:./Libraries/CMSIS/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 377:./Libraries/CMSIS/system_stm32f10x.c ****       }
 378:./Libraries/CMSIS/system_stm32f10x.c ****       else
 379:./Libraries/CMSIS/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 380:./Libraries/CMSIS/system_stm32f10x.c ****         
 381:./Libraries/CMSIS/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 382:./Libraries/CMSIS/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 383:./Libraries/CMSIS/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 384:./Libraries/CMSIS/system_stm32f10x.c ****         
 385:./Libraries/CMSIS/system_stm32f10x.c ****         if (prediv1source == 0)
 386:./Libraries/CMSIS/system_stm32f10x.c ****         { 
 387:./Libraries/CMSIS/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 388:./Libraries/CMSIS/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 389:./Libraries/CMSIS/system_stm32f10x.c ****         }
 390:./Libraries/CMSIS/system_stm32f10x.c ****         else
 391:./Libraries/CMSIS/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 392:./Libraries/CMSIS/system_stm32f10x.c ****           
 393:./Libraries/CMSIS/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 394:./Libraries/CMSIS/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 395:./Libraries/CMSIS/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 396:./Libraries/CMSIS/system_stm32f10x.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 397:./Libraries/CMSIS/system_stm32f10x.c ****         }
 398:./Libraries/CMSIS/system_stm32f10x.c ****       }
 399:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 400:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 401:./Libraries/CMSIS/system_stm32f10x.c **** 
 402:./Libraries/CMSIS/system_stm32f10x.c ****     default:
 403:./Libraries/CMSIS/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 404:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 405:./Libraries/CMSIS/system_stm32f10x.c ****   }
 406:./Libraries/CMSIS/system_stm32f10x.c ****   
 407:./Libraries/CMSIS/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 408:./Libraries/CMSIS/system_stm32f10x.c ****   /* Get HCLK prescaler */
 409:./Libraries/CMSIS/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 410:./Libraries/CMSIS/system_stm32f10x.c ****   /* HCLK clock frequency */
 411:./Libraries/CMSIS/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 412:./Libraries/CMSIS/system_stm32f10x.c **** }
 413:./Libraries/CMSIS/system_stm32f10x.c **** 
 414:./Libraries/CMSIS/system_stm32f10x.c **** /**
 415:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 416:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 417:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 418:./Libraries/CMSIS/system_stm32f10x.c ****   */
 419:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClock(void)
 420:./Libraries/CMSIS/system_stm32f10x.c **** {
 421:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 422:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClockToHSE();
 423:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 424:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClockTo24();
 425:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 426:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClockTo36();
 427:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 428:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClockTo48();
 429:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 430:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClockTo56();  
 431:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 432:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClockTo72();
ARM GAS  /tmp/ccN4gnC6.s 			page 9


 433:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 434:./Libraries/CMSIS/system_stm32f10x.c ****  
 435:./Libraries/CMSIS/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 436:./Libraries/CMSIS/system_stm32f10x.c ****     source (default after reset) */ 
 437:./Libraries/CMSIS/system_stm32f10x.c **** }
 438:./Libraries/CMSIS/system_stm32f10x.c **** 
 439:./Libraries/CMSIS/system_stm32f10x.c **** /**
 440:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 441:./Libraries/CMSIS/system_stm32f10x.c ****   *          before jump to __main
 442:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 443:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 444:./Libraries/CMSIS/system_stm32f10x.c ****   */ 
 445:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 446:./Libraries/CMSIS/system_stm32f10x.c **** /**
 447:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 448:./Libraries/CMSIS/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 449:./Libraries/CMSIS/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 450:./Libraries/CMSIS/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 451:./Libraries/CMSIS/system_stm32f10x.c ****   *         data memory (including heap and stack).
 452:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 453:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 454:./Libraries/CMSIS/system_stm32f10x.c ****   */ 
 455:./Libraries/CMSIS/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 456:./Libraries/CMSIS/system_stm32f10x.c **** {
 457:./Libraries/CMSIS/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 458:./Libraries/CMSIS/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 459:./Libraries/CMSIS/system_stm32f10x.c **** 
 460:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable FSMC clock */
 461:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 462:./Libraries/CMSIS/system_stm32f10x.c ****   
 463:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 464:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 465:./Libraries/CMSIS/system_stm32f10x.c ****   
 466:./Libraries/CMSIS/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 467:./Libraries/CMSIS/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 468:./Libraries/CMSIS/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 469:./Libraries/CMSIS/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 470:./Libraries/CMSIS/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 471:./Libraries/CMSIS/system_stm32f10x.c ****   
 472:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 473:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 474:./Libraries/CMSIS/system_stm32f10x.c **** 
 475:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 476:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 477:./Libraries/CMSIS/system_stm32f10x.c **** 
 478:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 479:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 480:./Libraries/CMSIS/system_stm32f10x.c **** 
 481:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
 482:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 483:./Libraries/CMSIS/system_stm32f10x.c ****    
 484:./Libraries/CMSIS/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 485:./Libraries/CMSIS/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 486:./Libraries/CMSIS/system_stm32f10x.c ****   
 487:./Libraries/CMSIS/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 488:./Libraries/CMSIS/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 489:./Libraries/CMSIS/system_stm32f10x.c **** }
ARM GAS  /tmp/ccN4gnC6.s 			page 10


 490:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 491:./Libraries/CMSIS/system_stm32f10x.c **** 
 492:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 493:./Libraries/CMSIS/system_stm32f10x.c **** /**
 494:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 495:./Libraries/CMSIS/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 496:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 497:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 498:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 499:./Libraries/CMSIS/system_stm32f10x.c ****   */
 500:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 501:./Libraries/CMSIS/system_stm32f10x.c **** {
 502:./Libraries/CMSIS/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 503:./Libraries/CMSIS/system_stm32f10x.c ****   
 504:./Libraries/CMSIS/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 505:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable HSE */    
 506:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 507:./Libraries/CMSIS/system_stm32f10x.c ****  
 508:./Libraries/CMSIS/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 509:./Libraries/CMSIS/system_stm32f10x.c ****   do
 510:./Libraries/CMSIS/system_stm32f10x.c ****   {
 511:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 512:./Libraries/CMSIS/system_stm32f10x.c ****     StartUpCounter++;  
 513:./Libraries/CMSIS/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 514:./Libraries/CMSIS/system_stm32f10x.c **** 
 515:./Libraries/CMSIS/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 516:./Libraries/CMSIS/system_stm32f10x.c ****   {
 517:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 518:./Libraries/CMSIS/system_stm32f10x.c ****   }
 519:./Libraries/CMSIS/system_stm32f10x.c ****   else
 520:./Libraries/CMSIS/system_stm32f10x.c ****   {
 521:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 522:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 523:./Libraries/CMSIS/system_stm32f10x.c **** 
 524:./Libraries/CMSIS/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 525:./Libraries/CMSIS/system_stm32f10x.c ****   {
 526:./Libraries/CMSIS/system_stm32f10x.c **** 
 527:./Libraries/CMSIS/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
 528:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 529:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 530:./Libraries/CMSIS/system_stm32f10x.c **** 
 531:./Libraries/CMSIS/system_stm32f10x.c ****     /* Flash 0 wait state */
 532:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 533:./Libraries/CMSIS/system_stm32f10x.c **** 
 534:./Libraries/CMSIS/system_stm32f10x.c **** #ifndef STM32F10X_CL
 535:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 536:./Libraries/CMSIS/system_stm32f10x.c **** #else
 537:./Libraries/CMSIS/system_stm32f10x.c ****     if (HSE_VALUE <= 24000000)
 538:./Libraries/CMSIS/system_stm32f10x.c **** 	{
 539:./Libraries/CMSIS/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 540:./Libraries/CMSIS/system_stm32f10x.c **** 	}
 541:./Libraries/CMSIS/system_stm32f10x.c **** 	else
 542:./Libraries/CMSIS/system_stm32f10x.c **** 	{
 543:./Libraries/CMSIS/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 544:./Libraries/CMSIS/system_stm32f10x.c **** 	}
 545:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 546:./Libraries/CMSIS/system_stm32f10x.c **** #endif
ARM GAS  /tmp/ccN4gnC6.s 			page 11


 547:./Libraries/CMSIS/system_stm32f10x.c ****  
 548:./Libraries/CMSIS/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 549:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 550:./Libraries/CMSIS/system_stm32f10x.c ****       
 551:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 552:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 553:./Libraries/CMSIS/system_stm32f10x.c ****     
 554:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 555:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 556:./Libraries/CMSIS/system_stm32f10x.c ****     
 557:./Libraries/CMSIS/system_stm32f10x.c ****     /* Select HSE as system clock source */
 558:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 559:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 560:./Libraries/CMSIS/system_stm32f10x.c **** 
 561:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 562:./Libraries/CMSIS/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 563:./Libraries/CMSIS/system_stm32f10x.c ****     {
 564:./Libraries/CMSIS/system_stm32f10x.c ****     }
 565:./Libraries/CMSIS/system_stm32f10x.c ****   }
 566:./Libraries/CMSIS/system_stm32f10x.c ****   else
 567:./Libraries/CMSIS/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 568:./Libraries/CMSIS/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 569:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 570:./Libraries/CMSIS/system_stm32f10x.c **** }
 571:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 572:./Libraries/CMSIS/system_stm32f10x.c **** /**
 573:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 574:./Libraries/CMSIS/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 575:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 576:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 577:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 578:./Libraries/CMSIS/system_stm32f10x.c ****   */
 579:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClockTo24(void)
 580:./Libraries/CMSIS/system_stm32f10x.c **** {
 581:./Libraries/CMSIS/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 582:./Libraries/CMSIS/system_stm32f10x.c ****   
 583:./Libraries/CMSIS/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 584:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable HSE */    
 585:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 586:./Libraries/CMSIS/system_stm32f10x.c ****  
 587:./Libraries/CMSIS/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 588:./Libraries/CMSIS/system_stm32f10x.c ****   do
 589:./Libraries/CMSIS/system_stm32f10x.c ****   {
 590:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 591:./Libraries/CMSIS/system_stm32f10x.c ****     StartUpCounter++;  
 592:./Libraries/CMSIS/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 593:./Libraries/CMSIS/system_stm32f10x.c **** 
 594:./Libraries/CMSIS/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 595:./Libraries/CMSIS/system_stm32f10x.c ****   {
 596:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 597:./Libraries/CMSIS/system_stm32f10x.c ****   }
 598:./Libraries/CMSIS/system_stm32f10x.c ****   else
 599:./Libraries/CMSIS/system_stm32f10x.c ****   {
 600:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 601:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 602:./Libraries/CMSIS/system_stm32f10x.c **** 
 603:./Libraries/CMSIS/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
ARM GAS  /tmp/ccN4gnC6.s 			page 12


 604:./Libraries/CMSIS/system_stm32f10x.c ****   {
 605:./Libraries/CMSIS/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL 
 606:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 607:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 608:./Libraries/CMSIS/system_stm32f10x.c **** 
 609:./Libraries/CMSIS/system_stm32f10x.c ****     /* Flash 0 wait state */
 610:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 611:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 612:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 613:./Libraries/CMSIS/system_stm32f10x.c ****  
 614:./Libraries/CMSIS/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 615:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 616:./Libraries/CMSIS/system_stm32f10x.c ****       
 617:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 618:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 619:./Libraries/CMSIS/system_stm32f10x.c ****     
 620:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 621:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 622:./Libraries/CMSIS/system_stm32f10x.c ****     
 623:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef STM32F10X_CL
 624:./Libraries/CMSIS/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 625:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 626:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 627:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 628:./Libraries/CMSIS/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 629:./Libraries/CMSIS/system_stm32f10x.c **** 
 630:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 631:./Libraries/CMSIS/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 632:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 633:./Libraries/CMSIS/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 634:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 635:./Libraries/CMSIS/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 636:./Libraries/CMSIS/system_stm32f10x.c ****   
 637:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL2 */
 638:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 639:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 640:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 641:./Libraries/CMSIS/system_stm32f10x.c ****     {
 642:./Libraries/CMSIS/system_stm32f10x.c ****     }   
 643:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 644:./Libraries/CMSIS/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 645:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 646:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 647:./Libraries/CMSIS/system_stm32f10x.c **** #else    
 648:./Libraries/CMSIS/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 649:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 650:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 651:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 652:./Libraries/CMSIS/system_stm32f10x.c **** 
 653:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL */
 654:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 655:./Libraries/CMSIS/system_stm32f10x.c **** 
 656:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is ready */
 657:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 658:./Libraries/CMSIS/system_stm32f10x.c ****     {
 659:./Libraries/CMSIS/system_stm32f10x.c ****     }
 660:./Libraries/CMSIS/system_stm32f10x.c **** 
ARM GAS  /tmp/ccN4gnC6.s 			page 13


 661:./Libraries/CMSIS/system_stm32f10x.c ****     /* Select PLL as system clock source */
 662:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 663:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 664:./Libraries/CMSIS/system_stm32f10x.c **** 
 665:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 666:./Libraries/CMSIS/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 667:./Libraries/CMSIS/system_stm32f10x.c ****     {
 668:./Libraries/CMSIS/system_stm32f10x.c ****     }
 669:./Libraries/CMSIS/system_stm32f10x.c ****   }
 670:./Libraries/CMSIS/system_stm32f10x.c ****   else
 671:./Libraries/CMSIS/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 672:./Libraries/CMSIS/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 673:./Libraries/CMSIS/system_stm32f10x.c ****   } 
 674:./Libraries/CMSIS/system_stm32f10x.c **** }
 675:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 676:./Libraries/CMSIS/system_stm32f10x.c **** /**
 677:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 36MHz and configure HCLK, PCLK2 
 678:./Libraries/CMSIS/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 679:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 680:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 681:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 682:./Libraries/CMSIS/system_stm32f10x.c ****   */
 683:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClockTo36(void)
 684:./Libraries/CMSIS/system_stm32f10x.c **** {
 685:./Libraries/CMSIS/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 686:./Libraries/CMSIS/system_stm32f10x.c ****   
 687:./Libraries/CMSIS/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 688:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable HSE */    
 689:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 690:./Libraries/CMSIS/system_stm32f10x.c ****  
 691:./Libraries/CMSIS/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 692:./Libraries/CMSIS/system_stm32f10x.c ****   do
 693:./Libraries/CMSIS/system_stm32f10x.c ****   {
 694:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 695:./Libraries/CMSIS/system_stm32f10x.c ****     StartUpCounter++;  
 696:./Libraries/CMSIS/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 697:./Libraries/CMSIS/system_stm32f10x.c **** 
 698:./Libraries/CMSIS/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 699:./Libraries/CMSIS/system_stm32f10x.c ****   {
 700:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 701:./Libraries/CMSIS/system_stm32f10x.c ****   }
 702:./Libraries/CMSIS/system_stm32f10x.c ****   else
 703:./Libraries/CMSIS/system_stm32f10x.c ****   {
 704:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 705:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 706:./Libraries/CMSIS/system_stm32f10x.c **** 
 707:./Libraries/CMSIS/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 708:./Libraries/CMSIS/system_stm32f10x.c ****   {
 709:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 710:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 711:./Libraries/CMSIS/system_stm32f10x.c **** 
 712:./Libraries/CMSIS/system_stm32f10x.c ****     /* Flash 1 wait state */
 713:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 714:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 715:./Libraries/CMSIS/system_stm32f10x.c ****  
 716:./Libraries/CMSIS/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 717:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
ARM GAS  /tmp/ccN4gnC6.s 			page 14


 718:./Libraries/CMSIS/system_stm32f10x.c ****       
 719:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 720:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 721:./Libraries/CMSIS/system_stm32f10x.c ****     
 722:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 723:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 724:./Libraries/CMSIS/system_stm32f10x.c ****     
 725:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef STM32F10X_CL
 726:./Libraries/CMSIS/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 727:./Libraries/CMSIS/system_stm32f10x.c ****     
 728:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 36 MHz */ 
 729:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 730:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 731:./Libraries/CMSIS/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
 732:./Libraries/CMSIS/system_stm32f10x.c **** 
 733:./Libraries/CMSIS/system_stm32f10x.c **** 	/*!< PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 734:./Libraries/CMSIS/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */
 735:./Libraries/CMSIS/system_stm32f10x.c ****         
 736:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 737:./Libraries/CMSIS/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 738:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 739:./Libraries/CMSIS/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 740:./Libraries/CMSIS/system_stm32f10x.c ****   
 741:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL2 */
 742:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 743:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 744:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 745:./Libraries/CMSIS/system_stm32f10x.c ****     {
 746:./Libraries/CMSIS/system_stm32f10x.c ****     }
 747:./Libraries/CMSIS/system_stm32f10x.c ****     
 748:./Libraries/CMSIS/system_stm32f10x.c **** #else    
 749:./Libraries/CMSIS/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */
 750:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 751:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL9);
 752:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 753:./Libraries/CMSIS/system_stm32f10x.c **** 
 754:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL */
 755:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 756:./Libraries/CMSIS/system_stm32f10x.c **** 
 757:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is ready */
 758:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 759:./Libraries/CMSIS/system_stm32f10x.c ****     {
 760:./Libraries/CMSIS/system_stm32f10x.c ****     }
 761:./Libraries/CMSIS/system_stm32f10x.c **** 
 762:./Libraries/CMSIS/system_stm32f10x.c ****     /* Select PLL as system clock source */
 763:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 764:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 765:./Libraries/CMSIS/system_stm32f10x.c **** 
 766:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 767:./Libraries/CMSIS/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 768:./Libraries/CMSIS/system_stm32f10x.c ****     {
 769:./Libraries/CMSIS/system_stm32f10x.c ****     }
 770:./Libraries/CMSIS/system_stm32f10x.c ****   }
 771:./Libraries/CMSIS/system_stm32f10x.c ****   else
 772:./Libraries/CMSIS/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 773:./Libraries/CMSIS/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 774:./Libraries/CMSIS/system_stm32f10x.c ****   } 
ARM GAS  /tmp/ccN4gnC6.s 			page 15


 775:./Libraries/CMSIS/system_stm32f10x.c **** }
 776:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 777:./Libraries/CMSIS/system_stm32f10x.c **** /**
 778:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 48MHz and configure HCLK, PCLK2 
 779:./Libraries/CMSIS/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 780:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 781:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 782:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 783:./Libraries/CMSIS/system_stm32f10x.c ****   */
 784:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClockTo48(void)
 785:./Libraries/CMSIS/system_stm32f10x.c **** {
 786:./Libraries/CMSIS/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 787:./Libraries/CMSIS/system_stm32f10x.c ****   
 788:./Libraries/CMSIS/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 789:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable HSE */    
 790:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 791:./Libraries/CMSIS/system_stm32f10x.c ****  
 792:./Libraries/CMSIS/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 793:./Libraries/CMSIS/system_stm32f10x.c ****   do
 794:./Libraries/CMSIS/system_stm32f10x.c ****   {
 795:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 796:./Libraries/CMSIS/system_stm32f10x.c ****     StartUpCounter++;  
 797:./Libraries/CMSIS/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 798:./Libraries/CMSIS/system_stm32f10x.c **** 
 799:./Libraries/CMSIS/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800:./Libraries/CMSIS/system_stm32f10x.c ****   {
 801:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 802:./Libraries/CMSIS/system_stm32f10x.c ****   }
 803:./Libraries/CMSIS/system_stm32f10x.c ****   else
 804:./Libraries/CMSIS/system_stm32f10x.c ****   {
 805:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 806:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 807:./Libraries/CMSIS/system_stm32f10x.c **** 
 808:./Libraries/CMSIS/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 809:./Libraries/CMSIS/system_stm32f10x.c ****   {
 810:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 811:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 812:./Libraries/CMSIS/system_stm32f10x.c **** 
 813:./Libraries/CMSIS/system_stm32f10x.c ****     /* Flash 1 wait state */
 814:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 815:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 816:./Libraries/CMSIS/system_stm32f10x.c ****  
 817:./Libraries/CMSIS/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 818:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 819:./Libraries/CMSIS/system_stm32f10x.c ****       
 820:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 821:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 822:./Libraries/CMSIS/system_stm32f10x.c ****     
 823:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 824:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 825:./Libraries/CMSIS/system_stm32f10x.c ****     
 826:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef STM32F10X_CL
 827:./Libraries/CMSIS/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 828:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 829:./Libraries/CMSIS/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 830:./Libraries/CMSIS/system_stm32f10x.c ****         
 831:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
ARM GAS  /tmp/ccN4gnC6.s 			page 16


 832:./Libraries/CMSIS/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 833:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 834:./Libraries/CMSIS/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 835:./Libraries/CMSIS/system_stm32f10x.c ****   
 836:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL2 */
 837:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 838:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 839:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 840:./Libraries/CMSIS/system_stm32f10x.c ****     {
 841:./Libraries/CMSIS/system_stm32f10x.c ****     }
 842:./Libraries/CMSIS/system_stm32f10x.c ****     
 843:./Libraries/CMSIS/system_stm32f10x.c ****    
 844:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 48 MHz */ 
 845:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 846:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 847:./Libraries/CMSIS/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 848:./Libraries/CMSIS/system_stm32f10x.c **** #else    
 849:./Libraries/CMSIS/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 6 = 48 MHz */
 850:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 851:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL6);
 852:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 853:./Libraries/CMSIS/system_stm32f10x.c **** 
 854:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL */
 855:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 856:./Libraries/CMSIS/system_stm32f10x.c **** 
 857:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is ready */
 858:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 859:./Libraries/CMSIS/system_stm32f10x.c ****     {
 860:./Libraries/CMSIS/system_stm32f10x.c ****     }
 861:./Libraries/CMSIS/system_stm32f10x.c **** 
 862:./Libraries/CMSIS/system_stm32f10x.c ****     /* Select PLL as system clock source */
 863:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 864:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 865:./Libraries/CMSIS/system_stm32f10x.c **** 
 866:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 867:./Libraries/CMSIS/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 868:./Libraries/CMSIS/system_stm32f10x.c ****     {
 869:./Libraries/CMSIS/system_stm32f10x.c ****     }
 870:./Libraries/CMSIS/system_stm32f10x.c ****   }
 871:./Libraries/CMSIS/system_stm32f10x.c ****   else
 872:./Libraries/CMSIS/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 873:./Libraries/CMSIS/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 874:./Libraries/CMSIS/system_stm32f10x.c ****   } 
 875:./Libraries/CMSIS/system_stm32f10x.c **** }
 876:./Libraries/CMSIS/system_stm32f10x.c **** 
 877:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 878:./Libraries/CMSIS/system_stm32f10x.c **** /**
 879:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 56MHz and configure HCLK, PCLK2 
 880:./Libraries/CMSIS/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 881:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 882:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 883:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 884:./Libraries/CMSIS/system_stm32f10x.c ****   */
 885:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClockTo56(void)
 886:./Libraries/CMSIS/system_stm32f10x.c **** {
 887:./Libraries/CMSIS/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 888:./Libraries/CMSIS/system_stm32f10x.c ****   
ARM GAS  /tmp/ccN4gnC6.s 			page 17


 889:./Libraries/CMSIS/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/   
 890:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable HSE */    
 891:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 892:./Libraries/CMSIS/system_stm32f10x.c ****  
 893:./Libraries/CMSIS/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 894:./Libraries/CMSIS/system_stm32f10x.c ****   do
 895:./Libraries/CMSIS/system_stm32f10x.c ****   {
 896:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 897:./Libraries/CMSIS/system_stm32f10x.c ****     StartUpCounter++;  
 898:./Libraries/CMSIS/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 899:./Libraries/CMSIS/system_stm32f10x.c **** 
 900:./Libraries/CMSIS/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 901:./Libraries/CMSIS/system_stm32f10x.c ****   {
 902:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 903:./Libraries/CMSIS/system_stm32f10x.c ****   }
 904:./Libraries/CMSIS/system_stm32f10x.c ****   else
 905:./Libraries/CMSIS/system_stm32f10x.c ****   {
 906:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 907:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 908:./Libraries/CMSIS/system_stm32f10x.c **** 
 909:./Libraries/CMSIS/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 910:./Libraries/CMSIS/system_stm32f10x.c ****   {
 911:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 912:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 913:./Libraries/CMSIS/system_stm32f10x.c **** 
 914:./Libraries/CMSIS/system_stm32f10x.c ****     /* Flash 2 wait state */
 915:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 916:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 917:./Libraries/CMSIS/system_stm32f10x.c ****  
 918:./Libraries/CMSIS/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 919:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 920:./Libraries/CMSIS/system_stm32f10x.c ****       
 921:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 922:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 923:./Libraries/CMSIS/system_stm32f10x.c ****     
 924:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 925:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 926:./Libraries/CMSIS/system_stm32f10x.c **** 
 927:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef STM32F10X_CL
 928:./Libraries/CMSIS/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 929:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 930:./Libraries/CMSIS/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 931:./Libraries/CMSIS/system_stm32f10x.c ****         
 932:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 933:./Libraries/CMSIS/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 934:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 935:./Libraries/CMSIS/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 936:./Libraries/CMSIS/system_stm32f10x.c ****   
 937:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL2 */
 938:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 939:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 940:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 941:./Libraries/CMSIS/system_stm32f10x.c ****     {
 942:./Libraries/CMSIS/system_stm32f10x.c ****     }
 943:./Libraries/CMSIS/system_stm32f10x.c ****     
 944:./Libraries/CMSIS/system_stm32f10x.c ****    
 945:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 7 = 56 MHz */ 
ARM GAS  /tmp/ccN4gnC6.s 			page 18


 946:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 947:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 948:./Libraries/CMSIS/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL7); 
 949:./Libraries/CMSIS/system_stm32f10x.c **** #else     
 950:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */
 951:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 952:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7);
 953:./Libraries/CMSIS/system_stm32f10x.c **** 
 954:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 955:./Libraries/CMSIS/system_stm32f10x.c **** 
 956:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL */
 957:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 958:./Libraries/CMSIS/system_stm32f10x.c **** 
 959:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is ready */
 960:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 961:./Libraries/CMSIS/system_stm32f10x.c ****     {
 962:./Libraries/CMSIS/system_stm32f10x.c ****     }
 963:./Libraries/CMSIS/system_stm32f10x.c **** 
 964:./Libraries/CMSIS/system_stm32f10x.c ****     /* Select PLL as system clock source */
 965:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 966:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 967:./Libraries/CMSIS/system_stm32f10x.c **** 
 968:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 969:./Libraries/CMSIS/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 970:./Libraries/CMSIS/system_stm32f10x.c ****     {
 971:./Libraries/CMSIS/system_stm32f10x.c ****     }
 972:./Libraries/CMSIS/system_stm32f10x.c ****   }
 973:./Libraries/CMSIS/system_stm32f10x.c ****   else
 974:./Libraries/CMSIS/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 975:./Libraries/CMSIS/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 976:./Libraries/CMSIS/system_stm32f10x.c ****   } 
 977:./Libraries/CMSIS/system_stm32f10x.c **** }
 978:./Libraries/CMSIS/system_stm32f10x.c **** 
 979:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 980:./Libraries/CMSIS/system_stm32f10x.c **** /**
 981:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 72MHz and configure HCLK, PCLK2 
 982:./Libraries/CMSIS/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 983:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 984:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 985:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 986:./Libraries/CMSIS/system_stm32f10x.c ****   */
 987:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClockTo72(void)
 988:./Libraries/CMSIS/system_stm32f10x.c **** {
  26              		.loc 1 988 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
 989:./Libraries/CMSIS/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
  34              		.loc 1 989 3 view .LVU1
  35              		.loc 1 989 17 is_stmt 0 view .LVU2
  36 0002 0023     		movs	r3, #0
  37 0004 0193     		str	r3, [sp, #4]
  38              		.loc 1 989 37 view .LVU3
ARM GAS  /tmp/ccN4gnC6.s 			page 19


  39 0006 0093     		str	r3, [sp]
 990:./Libraries/CMSIS/system_stm32f10x.c ****   
 991:./Libraries/CMSIS/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 992:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable HSE */    
 993:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
  40              		.loc 1 993 3 is_stmt 1 view .LVU4
  41              		.loc 1 993 11 is_stmt 0 view .LVU5
  42 0008 2C4A     		ldr	r2, .L11
  43 000a 1368     		ldr	r3, [r2]
  44 000c 43F48033 		orr	r3, r3, #65536
  45 0010 1360     		str	r3, [r2]
  46              	.L3:
 994:./Libraries/CMSIS/system_stm32f10x.c ****  
 995:./Libraries/CMSIS/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 996:./Libraries/CMSIS/system_stm32f10x.c ****   do
  47              		.loc 1 996 3 is_stmt 1 discriminator 2 view .LVU6
 997:./Libraries/CMSIS/system_stm32f10x.c ****   {
 998:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
  48              		.loc 1 998 5 discriminator 2 view .LVU7
  49              		.loc 1 998 20 is_stmt 0 discriminator 2 view .LVU8
  50 0012 2A4B     		ldr	r3, .L11
  51 0014 1B68     		ldr	r3, [r3]
  52              		.loc 1 998 25 discriminator 2 view .LVU9
  53 0016 03F40033 		and	r3, r3, #131072
  54              		.loc 1 998 15 discriminator 2 view .LVU10
  55 001a 0093     		str	r3, [sp]
 999:./Libraries/CMSIS/system_stm32f10x.c ****     StartUpCounter++;  
  56              		.loc 1 999 5 is_stmt 1 discriminator 2 view .LVU11
  57              		.loc 1 999 19 is_stmt 0 discriminator 2 view .LVU12
  58 001c 019B     		ldr	r3, [sp, #4]
  59 001e 0133     		adds	r3, r3, #1
  60 0020 0193     		str	r3, [sp, #4]
1000:./Libraries/CMSIS/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
  61              		.loc 1 1000 10 is_stmt 1 discriminator 2 view .LVU13
  62              		.loc 1 1000 22 is_stmt 0 discriminator 2 view .LVU14
  63 0022 009B     		ldr	r3, [sp]
  64              		.loc 1 1000 3 discriminator 2 view .LVU15
  65 0024 1BB9     		cbnz	r3, .L2
  66              		.loc 1 1000 47 discriminator 1 view .LVU16
  67 0026 019B     		ldr	r3, [sp, #4]
  68              		.loc 1 1000 28 discriminator 1 view .LVU17
  69 0028 B3F5A06F 		cmp	r3, #1280
  70 002c F1D1     		bne	.L3
  71              	.L2:
1001:./Libraries/CMSIS/system_stm32f10x.c **** 
1002:./Libraries/CMSIS/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
  72              		.loc 1 1002 3 is_stmt 1 view .LVU18
  73              		.loc 1 1002 11 is_stmt 0 view .LVU19
  74 002e 234B     		ldr	r3, .L11
  75 0030 1B68     		ldr	r3, [r3]
  76              		.loc 1 1002 6 view .LVU20
  77 0032 13F4003F 		tst	r3, #131072
  78 0036 06D0     		beq	.L4
1003:./Libraries/CMSIS/system_stm32f10x.c ****   {
1004:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
  79              		.loc 1 1004 5 is_stmt 1 view .LVU21
  80              		.loc 1 1004 15 is_stmt 0 view .LVU22
ARM GAS  /tmp/ccN4gnC6.s 			page 20


  81 0038 0123     		movs	r3, #1
  82 003a 0093     		str	r3, [sp]
  83              	.L5:
1005:./Libraries/CMSIS/system_stm32f10x.c ****   }
1006:./Libraries/CMSIS/system_stm32f10x.c ****   else
1007:./Libraries/CMSIS/system_stm32f10x.c ****   {
1008:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
1009:./Libraries/CMSIS/system_stm32f10x.c ****   }  
1010:./Libraries/CMSIS/system_stm32f10x.c **** 
1011:./Libraries/CMSIS/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
  84              		.loc 1 1011 3 is_stmt 1 view .LVU23
  85              		.loc 1 1011 17 is_stmt 0 view .LVU24
  86 003c 009B     		ldr	r3, [sp]
  87              		.loc 1 1011 6 view .LVU25
  88 003e 012B     		cmp	r3, #1
  89 0040 04D0     		beq	.L10
  90              	.L1:
1012:./Libraries/CMSIS/system_stm32f10x.c ****   {
1013:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
1014:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
1015:./Libraries/CMSIS/system_stm32f10x.c **** 
1016:./Libraries/CMSIS/system_stm32f10x.c ****     /* Flash 2 wait state */
1017:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
1018:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
1019:./Libraries/CMSIS/system_stm32f10x.c **** 
1020:./Libraries/CMSIS/system_stm32f10x.c ****  
1021:./Libraries/CMSIS/system_stm32f10x.c ****     /* HCLK = SYSCLK */
1022:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
1023:./Libraries/CMSIS/system_stm32f10x.c ****       
1024:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK2 = HCLK */
1025:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
1026:./Libraries/CMSIS/system_stm32f10x.c ****     
1027:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK1 = HCLK */
1028:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
1029:./Libraries/CMSIS/system_stm32f10x.c **** 
1030:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef STM32F10X_CL
1031:./Libraries/CMSIS/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
1032:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
1033:./Libraries/CMSIS/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
1034:./Libraries/CMSIS/system_stm32f10x.c ****         
1035:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
1036:./Libraries/CMSIS/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
1037:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
1038:./Libraries/CMSIS/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
1039:./Libraries/CMSIS/system_stm32f10x.c ****   
1040:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL2 */
1041:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
1042:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
1043:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
1044:./Libraries/CMSIS/system_stm32f10x.c ****     {
1045:./Libraries/CMSIS/system_stm32f10x.c ****     }
1046:./Libraries/CMSIS/system_stm32f10x.c ****     
1047:./Libraries/CMSIS/system_stm32f10x.c ****    
1048:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
1049:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
1050:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
1051:./Libraries/CMSIS/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
ARM GAS  /tmp/ccN4gnC6.s 			page 21


1052:./Libraries/CMSIS/system_stm32f10x.c **** #else    
1053:./Libraries/CMSIS/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
1054:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
1055:./Libraries/CMSIS/system_stm32f10x.c ****                                         RCC_CFGR_PLLMULL));
1056:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
1057:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
1058:./Libraries/CMSIS/system_stm32f10x.c **** 
1059:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL */
1060:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
1061:./Libraries/CMSIS/system_stm32f10x.c **** 
1062:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is ready */
1063:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
1064:./Libraries/CMSIS/system_stm32f10x.c ****     {
1065:./Libraries/CMSIS/system_stm32f10x.c ****     }
1066:./Libraries/CMSIS/system_stm32f10x.c ****     
1067:./Libraries/CMSIS/system_stm32f10x.c ****     /* Select PLL as system clock source */
1068:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
1069:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
1070:./Libraries/CMSIS/system_stm32f10x.c **** 
1071:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
1072:./Libraries/CMSIS/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
1073:./Libraries/CMSIS/system_stm32f10x.c ****     {
1074:./Libraries/CMSIS/system_stm32f10x.c ****     }
1075:./Libraries/CMSIS/system_stm32f10x.c ****   }
1076:./Libraries/CMSIS/system_stm32f10x.c ****   else
1077:./Libraries/CMSIS/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
1078:./Libraries/CMSIS/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
1079:./Libraries/CMSIS/system_stm32f10x.c ****   }
1080:./Libraries/CMSIS/system_stm32f10x.c **** }
  91              		.loc 1 1080 1 view .LVU26
  92 0042 02B0     		add	sp, sp, #8
  93              	.LCFI1:
  94              		.cfi_remember_state
  95              		.cfi_def_cfa_offset 0
  96              		@ sp needed
  97 0044 7047     		bx	lr
  98              	.L4:
  99              	.LCFI2:
 100              		.cfi_restore_state
1008:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 101              		.loc 1 1008 5 is_stmt 1 view .LVU27
1008:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 102              		.loc 1 1008 15 is_stmt 0 view .LVU28
 103 0046 0023     		movs	r3, #0
 104 0048 0093     		str	r3, [sp]
 105 004a F7E7     		b	.L5
 106              	.L10:
1014:./Libraries/CMSIS/system_stm32f10x.c **** 
 107              		.loc 1 1014 5 is_stmt 1 view .LVU29
1014:./Libraries/CMSIS/system_stm32f10x.c **** 
 108              		.loc 1 1014 16 is_stmt 0 view .LVU30
 109 004c 1C4B     		ldr	r3, .L11+4
 110 004e 1A68     		ldr	r2, [r3]
 111 0050 42F01002 		orr	r2, r2, #16
 112 0054 1A60     		str	r2, [r3]
1017:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 113              		.loc 1 1017 5 is_stmt 1 view .LVU31
ARM GAS  /tmp/ccN4gnC6.s 			page 22


1017:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 114              		.loc 1 1017 16 is_stmt 0 view .LVU32
 115 0056 1A68     		ldr	r2, [r3]
 116 0058 22F00302 		bic	r2, r2, #3
 117 005c 1A60     		str	r2, [r3]
1018:./Libraries/CMSIS/system_stm32f10x.c **** 
 118              		.loc 1 1018 5 is_stmt 1 view .LVU33
1018:./Libraries/CMSIS/system_stm32f10x.c **** 
 119              		.loc 1 1018 16 is_stmt 0 view .LVU34
 120 005e 1A68     		ldr	r2, [r3]
 121 0060 42F00202 		orr	r2, r2, #2
 122 0064 1A60     		str	r2, [r3]
1022:./Libraries/CMSIS/system_stm32f10x.c ****       
 123              		.loc 1 1022 5 is_stmt 1 view .LVU35
1022:./Libraries/CMSIS/system_stm32f10x.c ****       
 124              		.loc 1 1022 15 is_stmt 0 view .LVU36
 125 0066 A3F58053 		sub	r3, r3, #4096
 126 006a 5A68     		ldr	r2, [r3, #4]
 127 006c 5A60     		str	r2, [r3, #4]
1025:./Libraries/CMSIS/system_stm32f10x.c ****     
 128              		.loc 1 1025 5 is_stmt 1 view .LVU37
1025:./Libraries/CMSIS/system_stm32f10x.c ****     
 129              		.loc 1 1025 15 is_stmt 0 view .LVU38
 130 006e 5A68     		ldr	r2, [r3, #4]
 131 0070 5A60     		str	r2, [r3, #4]
1028:./Libraries/CMSIS/system_stm32f10x.c **** 
 132              		.loc 1 1028 5 is_stmt 1 view .LVU39
1028:./Libraries/CMSIS/system_stm32f10x.c **** 
 133              		.loc 1 1028 15 is_stmt 0 view .LVU40
 134 0072 5A68     		ldr	r2, [r3, #4]
 135 0074 42F48062 		orr	r2, r2, #1024
 136 0078 5A60     		str	r2, [r3, #4]
1054:./Libraries/CMSIS/system_stm32f10x.c ****                                         RCC_CFGR_PLLMULL));
 137              		.loc 1 1054 5 is_stmt 1 view .LVU41
1054:./Libraries/CMSIS/system_stm32f10x.c ****                                         RCC_CFGR_PLLMULL));
 138              		.loc 1 1054 15 is_stmt 0 view .LVU42
 139 007a 5A68     		ldr	r2, [r3, #4]
 140 007c 22F47C12 		bic	r2, r2, #4128768
 141 0080 5A60     		str	r2, [r3, #4]
1056:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 142              		.loc 1 1056 5 is_stmt 1 view .LVU43
1056:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 143              		.loc 1 1056 15 is_stmt 0 view .LVU44
 144 0082 5A68     		ldr	r2, [r3, #4]
 145 0084 42F4E812 		orr	r2, r2, #1900544
 146 0088 5A60     		str	r2, [r3, #4]
1060:./Libraries/CMSIS/system_stm32f10x.c **** 
 147              		.loc 1 1060 5 is_stmt 1 view .LVU45
1060:./Libraries/CMSIS/system_stm32f10x.c **** 
 148              		.loc 1 1060 13 is_stmt 0 view .LVU46
 149 008a 1A68     		ldr	r2, [r3]
 150 008c 42F08072 		orr	r2, r2, #16777216
 151 0090 1A60     		str	r2, [r3]
1063:./Libraries/CMSIS/system_stm32f10x.c ****     {
 152              		.loc 1 1063 5 is_stmt 1 view .LVU47
 153              	.L7:
1065:./Libraries/CMSIS/system_stm32f10x.c ****     
ARM GAS  /tmp/ccN4gnC6.s 			page 23


 154              		.loc 1 1065 5 discriminator 1 view .LVU48
1063:./Libraries/CMSIS/system_stm32f10x.c ****     {
 155              		.loc 1 1063 10 discriminator 1 view .LVU49
1063:./Libraries/CMSIS/system_stm32f10x.c ****     {
 156              		.loc 1 1063 15 is_stmt 0 discriminator 1 view .LVU50
 157 0092 0A4B     		ldr	r3, .L11
 158 0094 1B68     		ldr	r3, [r3]
1063:./Libraries/CMSIS/system_stm32f10x.c ****     {
 159              		.loc 1 1063 10 discriminator 1 view .LVU51
 160 0096 13F0007F 		tst	r3, #33554432
 161 009a FAD0     		beq	.L7
1068:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 162              		.loc 1 1068 5 is_stmt 1 view .LVU52
1068:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 163              		.loc 1 1068 15 is_stmt 0 view .LVU53
 164 009c 074B     		ldr	r3, .L11
 165 009e 5A68     		ldr	r2, [r3, #4]
 166 00a0 22F00302 		bic	r2, r2, #3
 167 00a4 5A60     		str	r2, [r3, #4]
1069:./Libraries/CMSIS/system_stm32f10x.c **** 
 168              		.loc 1 1069 5 is_stmt 1 view .LVU54
1069:./Libraries/CMSIS/system_stm32f10x.c **** 
 169              		.loc 1 1069 15 is_stmt 0 view .LVU55
 170 00a6 5A68     		ldr	r2, [r3, #4]
 171 00a8 42F00202 		orr	r2, r2, #2
 172 00ac 5A60     		str	r2, [r3, #4]
1072:./Libraries/CMSIS/system_stm32f10x.c ****     {
 173              		.loc 1 1072 5 is_stmt 1 view .LVU56
 174              	.L8:
1074:./Libraries/CMSIS/system_stm32f10x.c ****   }
 175              		.loc 1 1074 5 discriminator 1 view .LVU57
1072:./Libraries/CMSIS/system_stm32f10x.c ****     {
 176              		.loc 1 1072 11 discriminator 1 view .LVU58
1072:./Libraries/CMSIS/system_stm32f10x.c ****     {
 177              		.loc 1 1072 16 is_stmt 0 discriminator 1 view .LVU59
 178 00ae 034B     		ldr	r3, .L11
 179 00b0 5B68     		ldr	r3, [r3, #4]
1072:./Libraries/CMSIS/system_stm32f10x.c ****     {
 180              		.loc 1 1072 23 discriminator 1 view .LVU60
 181 00b2 03F00C03 		and	r3, r3, #12
1072:./Libraries/CMSIS/system_stm32f10x.c ****     {
 182              		.loc 1 1072 11 discriminator 1 view .LVU61
 183 00b6 082B     		cmp	r3, #8
 184 00b8 F9D1     		bne	.L8
 185 00ba C2E7     		b	.L1
 186              	.L12:
 187              		.align	2
 188              	.L11:
 189 00bc 00100240 		.word	1073876992
 190 00c0 00200240 		.word	1073881088
 191              		.cfi_endproc
 192              	.LFE32:
 194              		.section	.text.SetSysClock,"ax",%progbits
 195              		.align	1
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
ARM GAS  /tmp/ccN4gnC6.s 			page 24


 199              		.fpu softvfp
 201              	SetSysClock:
 202              	.LFB31:
 420:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 203              		.loc 1 420 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207 0000 08B5     		push	{r3, lr}
 208              	.LCFI3:
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 3, -8
 211              		.cfi_offset 14, -4
 432:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 212              		.loc 1 432 3 view .LVU63
 213 0002 FFF7FEFF 		bl	SetSysClockTo72
 214              	.LVL0:
 437:./Libraries/CMSIS/system_stm32f10x.c **** 
 215              		.loc 1 437 1 is_stmt 0 view .LVU64
 216 0006 08BD     		pop	{r3, pc}
 217              		.cfi_endproc
 218              	.LFE31:
 220              		.section	.text.SystemInit,"ax",%progbits
 221              		.align	1
 222              		.global	SystemInit
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 226              		.fpu softvfp
 228              	SystemInit:
 229              	.LFB29:
 213:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 230              		.loc 1 213 1 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234 0000 08B5     		push	{r3, lr}
 235              	.LCFI4:
 236              		.cfi_def_cfa_offset 8
 237              		.cfi_offset 3, -8
 238              		.cfi_offset 14, -4
 216:./Libraries/CMSIS/system_stm32f10x.c **** 
 239              		.loc 1 216 3 view .LVU66
 216:./Libraries/CMSIS/system_stm32f10x.c **** 
 240              		.loc 1 216 11 is_stmt 0 view .LVU67
 241 0002 104B     		ldr	r3, .L17
 242 0004 1A68     		ldr	r2, [r3]
 243 0006 42F00102 		orr	r2, r2, #1
 244 000a 1A60     		str	r2, [r3]
 220:./Libraries/CMSIS/system_stm32f10x.c **** #else
 245              		.loc 1 220 3 is_stmt 1 view .LVU68
 220:./Libraries/CMSIS/system_stm32f10x.c **** #else
 246              		.loc 1 220 13 is_stmt 0 view .LVU69
 247 000c 5968     		ldr	r1, [r3, #4]
 248 000e 0E4A     		ldr	r2, .L17+4
 249 0010 0A40     		ands	r2, r2, r1
 250 0012 5A60     		str	r2, [r3, #4]
ARM GAS  /tmp/ccN4gnC6.s 			page 25


 226:./Libraries/CMSIS/system_stm32f10x.c **** 
 251              		.loc 1 226 3 is_stmt 1 view .LVU70
 226:./Libraries/CMSIS/system_stm32f10x.c **** 
 252              		.loc 1 226 11 is_stmt 0 view .LVU71
 253 0014 1A68     		ldr	r2, [r3]
 254 0016 22F08472 		bic	r2, r2, #17301504
 255 001a 22F48032 		bic	r2, r2, #65536
 256 001e 1A60     		str	r2, [r3]
 229:./Libraries/CMSIS/system_stm32f10x.c **** 
 257              		.loc 1 229 3 is_stmt 1 view .LVU72
 229:./Libraries/CMSIS/system_stm32f10x.c **** 
 258              		.loc 1 229 11 is_stmt 0 view .LVU73
 259 0020 1A68     		ldr	r2, [r3]
 260 0022 22F48022 		bic	r2, r2, #262144
 261 0026 1A60     		str	r2, [r3]
 232:./Libraries/CMSIS/system_stm32f10x.c **** 
 262              		.loc 1 232 3 is_stmt 1 view .LVU74
 232:./Libraries/CMSIS/system_stm32f10x.c **** 
 263              		.loc 1 232 13 is_stmt 0 view .LVU75
 264 0028 5A68     		ldr	r2, [r3, #4]
 265 002a 22F4FE02 		bic	r2, r2, #8323072
 266 002e 5A60     		str	r2, [r3, #4]
 251:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 267              		.loc 1 251 3 is_stmt 1 view .LVU76
 251:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 268              		.loc 1 251 12 is_stmt 0 view .LVU77
 269 0030 4FF41F02 		mov	r2, #10420224
 270 0034 9A60     		str	r2, [r3, #8]
 262:./Libraries/CMSIS/system_stm32f10x.c **** 
 271              		.loc 1 262 3 is_stmt 1 view .LVU78
 272 0036 FFF7FEFF 		bl	SetSysClock
 273              	.LVL1:
 267:./Libraries/CMSIS/system_stm32f10x.c **** #endif 
 274              		.loc 1 267 3 view .LVU79
 267:./Libraries/CMSIS/system_stm32f10x.c **** #endif 
 275              		.loc 1 267 13 is_stmt 0 view .LVU80
 276 003a 044B     		ldr	r3, .L17+8
 277 003c 4FF00062 		mov	r2, #134217728
 278 0040 9A60     		str	r2, [r3, #8]
 269:./Libraries/CMSIS/system_stm32f10x.c **** 
 279              		.loc 1 269 1 view .LVU81
 280 0042 08BD     		pop	{r3, pc}
 281              	.L18:
 282              		.align	2
 283              	.L17:
 284 0044 00100240 		.word	1073876992
 285 0048 0000FFF8 		.word	-117506048
 286 004c 00ED00E0 		.word	-536810240
 287              		.cfi_endproc
 288              	.LFE29:
 290              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 291              		.align	1
 292              		.global	SystemCoreClockUpdate
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 296              		.fpu softvfp
ARM GAS  /tmp/ccN4gnC6.s 			page 26


 298              	SystemCoreClockUpdate:
 299              	.LFB30:
 307:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 300              		.loc 1 307 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 0
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304              		@ link register save eliminated.
 308:./Libraries/CMSIS/system_stm32f10x.c **** 
 305              		.loc 1 308 3 view .LVU83
 306              	.LVL2:
 319:./Libraries/CMSIS/system_stm32f10x.c ****   
 307              		.loc 1 319 3 view .LVU84
 319:./Libraries/CMSIS/system_stm32f10x.c ****   
 308              		.loc 1 319 12 is_stmt 0 view .LVU85
 309 0000 1F4B     		ldr	r3, .L27
 310 0002 5B68     		ldr	r3, [r3, #4]
 319:./Libraries/CMSIS/system_stm32f10x.c ****   
 311              		.loc 1 319 7 view .LVU86
 312 0004 03F00C03 		and	r3, r3, #12
 313              	.LVL3:
 321:./Libraries/CMSIS/system_stm32f10x.c ****   {
 314              		.loc 1 321 3 is_stmt 1 view .LVU87
 315 0008 042B     		cmp	r3, #4
 316 000a 15D0     		beq	.L20
 317 000c 082B     		cmp	r3, #8
 318 000e 17D0     		beq	.L21
 319 0010 1BB1     		cbz	r3, .L26
 403:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 320              		.loc 1 403 7 view .LVU88
 403:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 321              		.loc 1 403 23 is_stmt 0 view .LVU89
 322 0012 1C4B     		ldr	r3, .L27+4
 323              	.LVL4:
 403:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 324              		.loc 1 403 23 view .LVU90
 325 0014 1C4A     		ldr	r2, .L27+8
 326 0016 1A60     		str	r2, [r3]
 404:./Libraries/CMSIS/system_stm32f10x.c ****   }
 327              		.loc 1 404 7 is_stmt 1 view .LVU91
 328 0018 02E0     		b	.L23
 329              	.LVL5:
 330              	.L26:
 324:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 331              		.loc 1 324 7 view .LVU92
 324:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 332              		.loc 1 324 23 is_stmt 0 view .LVU93
 333 001a 1A4B     		ldr	r3, .L27+4
 334              	.LVL6:
 324:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 335              		.loc 1 324 23 view .LVU94
 336 001c 1A4A     		ldr	r2, .L27+8
 337 001e 1A60     		str	r2, [r3]
 325:./Libraries/CMSIS/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 338              		.loc 1 325 7 is_stmt 1 view .LVU95
 339              	.LVL7:
 340              	.L23:
ARM GAS  /tmp/ccN4gnC6.s 			page 27


 409:./Libraries/CMSIS/system_stm32f10x.c ****   /* HCLK clock frequency */
 341              		.loc 1 409 3 view .LVU96
 409:./Libraries/CMSIS/system_stm32f10x.c ****   /* HCLK clock frequency */
 342              		.loc 1 409 28 is_stmt 0 view .LVU97
 343 0020 174B     		ldr	r3, .L27
 344 0022 5B68     		ldr	r3, [r3, #4]
 409:./Libraries/CMSIS/system_stm32f10x.c ****   /* HCLK clock frequency */
 345              		.loc 1 409 52 view .LVU98
 346 0024 C3F30313 		ubfx	r3, r3, #4, #4
 409:./Libraries/CMSIS/system_stm32f10x.c ****   /* HCLK clock frequency */
 347              		.loc 1 409 22 view .LVU99
 348 0028 184A     		ldr	r2, .L27+12
 349 002a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 350 002c DAB2     		uxtb	r2, r3
 351              	.LVL8:
 411:./Libraries/CMSIS/system_stm32f10x.c **** }
 352              		.loc 1 411 3 is_stmt 1 view .LVU100
 411:./Libraries/CMSIS/system_stm32f10x.c **** }
 353              		.loc 1 411 19 is_stmt 0 view .LVU101
 354 002e 1549     		ldr	r1, .L27+4
 355 0030 0B68     		ldr	r3, [r1]
 356 0032 D340     		lsrs	r3, r3, r2
 357 0034 0B60     		str	r3, [r1]
 412:./Libraries/CMSIS/system_stm32f10x.c **** 
 358              		.loc 1 412 1 view .LVU102
 359 0036 7047     		bx	lr
 360              	.LVL9:
 361              	.L20:
 327:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 362              		.loc 1 327 7 is_stmt 1 view .LVU103
 327:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 363              		.loc 1 327 23 is_stmt 0 view .LVU104
 364 0038 124B     		ldr	r3, .L27+4
 365              	.LVL10:
 327:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 366              		.loc 1 327 23 view .LVU105
 367 003a 134A     		ldr	r2, .L27+8
 368 003c 1A60     		str	r2, [r3]
 328:./Libraries/CMSIS/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 369              		.loc 1 328 7 is_stmt 1 view .LVU106
 370 003e EFE7     		b	.L23
 371              	.LVL11:
 372              	.L21:
 332:./Libraries/CMSIS/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 373              		.loc 1 332 7 view .LVU107
 332:./Libraries/CMSIS/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 374              		.loc 1 332 20 is_stmt 0 view .LVU108
 375 0040 0F4A     		ldr	r2, .L27
 376 0042 5368     		ldr	r3, [r2, #4]
 377              	.LVL12:
 333:./Libraries/CMSIS/system_stm32f10x.c ****       
 378              		.loc 1 333 7 is_stmt 1 view .LVU109
 333:./Libraries/CMSIS/system_stm32f10x.c ****       
 379              		.loc 1 333 22 is_stmt 0 view .LVU110
 380 0044 5268     		ldr	r2, [r2, #4]
 381              	.LVL13:
 336:./Libraries/CMSIS/system_stm32f10x.c ****       
ARM GAS  /tmp/ccN4gnC6.s 			page 28


 382              		.loc 1 336 7 is_stmt 1 view .LVU111
 336:./Libraries/CMSIS/system_stm32f10x.c ****       
 383              		.loc 1 336 27 is_stmt 0 view .LVU112
 384 0046 C3F38343 		ubfx	r3, r3, #18, #4
 385              	.LVL14:
 336:./Libraries/CMSIS/system_stm32f10x.c ****       
 386              		.loc 1 336 15 view .LVU113
 387 004a 0233     		adds	r3, r3, #2
 388              	.LVL15:
 338:./Libraries/CMSIS/system_stm32f10x.c ****       {
 389              		.loc 1 338 7 is_stmt 1 view .LVU114
 338:./Libraries/CMSIS/system_stm32f10x.c ****       {
 390              		.loc 1 338 10 is_stmt 0 view .LVU115
 391 004c 12F4803F 		tst	r2, #65536
 392 0050 05D1     		bne	.L24
 341:./Libraries/CMSIS/system_stm32f10x.c ****       }
 393              		.loc 1 341 9 is_stmt 1 view .LVU116
 341:./Libraries/CMSIS/system_stm32f10x.c ****       }
 394              		.loc 1 341 44 is_stmt 0 view .LVU117
 395 0052 0F4A     		ldr	r2, .L27+16
 396              	.LVL16:
 341:./Libraries/CMSIS/system_stm32f10x.c ****       }
 397              		.loc 1 341 44 view .LVU118
 398 0054 02FB03F3 		mul	r3, r2, r3
 399              	.LVL17:
 341:./Libraries/CMSIS/system_stm32f10x.c ****       }
 400              		.loc 1 341 25 view .LVU119
 401 0058 0A4A     		ldr	r2, .L27+4
 402 005a 1360     		str	r3, [r2]
 403 005c E0E7     		b	.L23
 404              	.LVL18:
 405              	.L24:
 351:./Libraries/CMSIS/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 406              		.loc 1 351 9 is_stmt 1 view .LVU120
 351:./Libraries/CMSIS/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 407              		.loc 1 351 17 is_stmt 0 view .LVU121
 408 005e 084A     		ldr	r2, .L27
 409              	.LVL19:
 351:./Libraries/CMSIS/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 410              		.loc 1 351 17 view .LVU122
 411 0060 5268     		ldr	r2, [r2, #4]
 351:./Libraries/CMSIS/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 412              		.loc 1 351 12 view .LVU123
 413 0062 12F4003F 		tst	r2, #131072
 414 0066 05D0     		beq	.L25
 353:./Libraries/CMSIS/system_stm32f10x.c ****         }
 415              		.loc 1 353 11 is_stmt 1 view .LVU124
 353:./Libraries/CMSIS/system_stm32f10x.c ****         }
 416              		.loc 1 353 46 is_stmt 0 view .LVU125
 417 0068 094A     		ldr	r2, .L27+16
 418 006a 02FB03F3 		mul	r3, r2, r3
 419              	.LVL20:
 353:./Libraries/CMSIS/system_stm32f10x.c ****         }
 420              		.loc 1 353 27 view .LVU126
 421 006e 054A     		ldr	r2, .L27+4
 422 0070 1360     		str	r3, [r2]
 423 0072 D5E7     		b	.L23
ARM GAS  /tmp/ccN4gnC6.s 			page 29


 424              	.LVL21:
 425              	.L25:
 357:./Libraries/CMSIS/system_stm32f10x.c ****         }
 426              		.loc 1 357 11 is_stmt 1 view .LVU127
 357:./Libraries/CMSIS/system_stm32f10x.c ****         }
 427              		.loc 1 357 39 is_stmt 0 view .LVU128
 428 0074 044A     		ldr	r2, .L27+8
 429 0076 02FB03F3 		mul	r3, r2, r3
 430              	.LVL22:
 357:./Libraries/CMSIS/system_stm32f10x.c ****         }
 431              		.loc 1 357 27 view .LVU129
 432 007a 024A     		ldr	r2, .L27+4
 433 007c 1360     		str	r3, [r2]
 434 007e CFE7     		b	.L23
 435              	.L28:
 436              		.align	2
 437              	.L27:
 438 0080 00100240 		.word	1073876992
 439 0084 00000000 		.word	.LANCHOR0
 440 0088 00127A00 		.word	8000000
 441 008c 00000000 		.word	.LANCHOR1
 442 0090 00093D00 		.word	4000000
 443              		.cfi_endproc
 444              	.LFE30:
 446              		.global	AHBPrescTable
 447              		.global	SystemCoreClock
 448              		.section	.data.AHBPrescTable,"aw"
 449              		.align	2
 450              		.set	.LANCHOR1,. + 0
 453              	AHBPrescTable:
 454 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 454      00000000 
 454      01020304 
 454      06
 455 000d 070809   		.ascii	"\007\010\011"
 456              		.section	.data.SystemCoreClock,"aw"
 457              		.align	2
 458              		.set	.LANCHOR0,. + 0
 461              	SystemCoreClock:
 462 0000 00A24A04 		.word	72000000
 463              		.text
 464              	.Letext0:
 465              		.file 2 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 466              		.file 3 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 467              		.file 4 "./Libraries/CMSIS/core_cm3.h"
 468              		.file 5 "./Libraries/CMSIS/stm32f10x.h"
 469              		.file 6 "./Libraries/CMSIS/system_stm32f10x.h"
ARM GAS  /tmp/ccN4gnC6.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f10x.c
     /tmp/ccN4gnC6.s:16     .text.SetSysClockTo72:0000000000000000 $t
     /tmp/ccN4gnC6.s:23     .text.SetSysClockTo72:0000000000000000 SetSysClockTo72
     /tmp/ccN4gnC6.s:189    .text.SetSysClockTo72:00000000000000bc $d
     /tmp/ccN4gnC6.s:195    .text.SetSysClock:0000000000000000 $t
     /tmp/ccN4gnC6.s:201    .text.SetSysClock:0000000000000000 SetSysClock
     /tmp/ccN4gnC6.s:221    .text.SystemInit:0000000000000000 $t
     /tmp/ccN4gnC6.s:228    .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccN4gnC6.s:284    .text.SystemInit:0000000000000044 $d
     /tmp/ccN4gnC6.s:291    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccN4gnC6.s:298    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccN4gnC6.s:438    .text.SystemCoreClockUpdate:0000000000000080 $d
     /tmp/ccN4gnC6.s:453    .data.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccN4gnC6.s:461    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccN4gnC6.s:449    .data.AHBPrescTable:0000000000000000 $d
     /tmp/ccN4gnC6.s:457    .data.SystemCoreClock:0000000000000000 $d

NO UNDEFINED SYMBOLS
