

================================================================
== Vitis HLS Report for 'pu_kernel_1_Pipeline_VITIS_LOOP_184_3'
================================================================
* Date:           Mon Sep  1 19:23:36 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.342 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_3  |        ?|        ?|        17|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.25>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %trunc_ln"   --->   Operation 21 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i30 0, i30 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc56.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_5 = load i30 %j" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251]   --->   Operation 24 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.83ns)   --->   "%icmp_ln184 = icmp_eq  i30 %j_5, i30 %trunc_ln_read" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251]   --->   Operation 25 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.86ns)   --->   "%add_ln184 = add i30 %j_5, i30 1" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251]   --->   Operation 26 'add' 'add_ln184' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %for.inc56.split.i, void %for.inc75.i.loopexit166.exitStub" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251]   --->   Operation 27 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i30 %j_5" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251]   --->   Operation 28 'zext' 'zext_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%resA_addr = getelementptr i32 %resA, i64 0, i64 %zext_ln184" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 29 'getelementptr' 'resA_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.24ns)   --->   "%resA_load = load i16 %resA_addr" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 30 'load' 'resA_load' <Predicate = (!icmp_ln184)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%resB_addr = getelementptr i32 %resB, i64 0, i64 %zext_ln184" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 31 'getelementptr' 'resB_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.24ns)   --->   "%resB_load = load i16 %resB_addr" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 32 'load' 'resB_load' <Predicate = (!icmp_ln184)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%AU0_addr = getelementptr i32 %AU0, i64 0, i64 %zext_ln184" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 33 'getelementptr' 'AU0_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln184 = store i30 %add_ln184, i30 %j" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251]   --->   Operation 34 'store' 'store_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 35 [1/2] (1.24ns)   --->   "%resA_load = load i16 %resA_addr" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 35 'load' 'resA_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_2 : Operation 36 [1/2] (1.24ns)   --->   "%resB_load = load i16 %resB_addr" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 36 'load' 'resB_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 37 [7/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 37 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 38 [6/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 38 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 39 [5/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 39 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 40 [4/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 40 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 41 [3/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 41 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 42 [2/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 42 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [2/2] (1.24ns)   --->   "%AU0_load = load i16 %AU0_addr" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 43 'load' 'AU0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 44 [1/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 44 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [1/2] (1.24ns)   --->   "%AU0_load = load i16 %AU0_addr" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 45 'load' 'AU0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 46 [7/7] (2.34ns)   --->   "%add3_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 46 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 47 [6/7] (2.34ns)   --->   "%add3_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 47 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 48 [5/7] (2.34ns)   --->   "%add3_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 48 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 49 [4/7] (2.34ns)   --->   "%add3_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 49 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 50 [3/7] (2.34ns)   --->   "%add3_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 50 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 51 [2/7] (2.34ns)   --->   "%add3_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 51 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 52 [1/7] (2.34ns)   --->   "%add3_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 52 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln184)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.24>
ST_17 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln185 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [src/spmm_device_fpga.cpp:185->src/spmm_device_fpga.cpp:251]   --->   Operation 53 'specpipeline' 'specpipeline_ln185' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251]   --->   Operation 54 'specloopname' 'specloopname_ln184' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 55 [1/1] (1.24ns)   --->   "%store_ln186 = store i32 %add3_i, i16 %AU0_addr" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251]   --->   Operation 55 'store' 'store_ln186' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_17 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln184 = br void %for.inc56.i" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251]   --->   Operation 56 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.26ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j', src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251) on local variable 'j' [10]  (0 ns)
	'add' operation ('add_ln184', src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251) [12]  (0.868 ns)
	'store' operation ('store_ln184', src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251) of variable 'add_ln184', src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:251 on local variable 'j' [27]  (0.387 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	'load' operation ('resA_load', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) on array 'resA' [19]  (1.25 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [22]  (2.34 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [22]  (2.34 ns)

 <State 5>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [22]  (2.34 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [22]  (2.34 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [22]  (2.34 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [22]  (2.34 ns)

 <State 9>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [22]  (2.34 ns)

 <State 10>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [25]  (2.34 ns)

 <State 11>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [25]  (2.34 ns)

 <State 12>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [25]  (2.34 ns)

 <State 13>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [25]  (2.34 ns)

 <State 14>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [25]  (2.34 ns)

 <State 15>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [25]  (2.34 ns)

 <State 16>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) [25]  (2.34 ns)

 <State 17>: 1.25ns
The critical path consists of the following:
	'store' operation ('store_ln186', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251) of variable 'add3_i', src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:251 on array 'AU0' [26]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
