# compile vhdl design source files
vhdl xil_defaultlib  "../../../../img_testbench2_08bits.vhd"
vhdl xil_defaultlib  "../../../../test_mean3x3Operation.vhd"

# Do not sort compile order
nosort
