; no$gmb compatible .sym file
; Generated automagically by makebin
00:0000 l__BASE
00:0000 l__BSEG
00:0000 l__BSS
00:0000 l__CABS
00:0000 l__CODE_0
00:0000 l__DABS
00:0000 l__DATA
00:0000 l__HEAP
00:0000 l__HEAP_END
00:0000 l__LIT
00:0000 s__CABS
00:0000 s__DABS
00:0001 l__GSFINAL
00:000C l__INITIALIZED
00:000C l__INITIALIZER
00:002B l__GSINIT
00:0100 s__CODE
00:01B8 l__HOME
00:0901 l__CODE
00:0A01 s__CODE_0
00:0A01 s__HOME
00:0BB9 s__BASE
00:0BB9 s__GSINIT
00:0BB9 s__LIT
00:0BE4 s__GSFINAL
00:0BE5 s__INITIALIZER
00:8000 s__DATA
00:8000 s__INITIALIZED
00:800C s__BSEG
00:800C s__BSS
00:800C s__HEAP
00:800C s__HEAP_END
00:0100 .start
00:018B _exit
00:01A9 .memset_simple
00:01B2 .memcpy_simple
00:01B8 ___overlay_count
00:01BA ___overlay_name
00:01C2 .overlay_fcb_ext
00:01DE __memman_present
00:01DF __rammapper_table
00:01E3 .mapper_page_alloc
00:01EA _SWITCH_ROM
00:01F2 .mapper_page_set
00:01F5 .mapper_page_get
00:01F8 __mapper_page_mask
00:01FA __current_bank
00:0200 __banks_remap_table
00:0264 __mapper_bank_alloc
00:027C .initialize_ram_mapper
00:02DC .wait_vbl_done
00:02DC _wait_vbl_done
00:0300 _shadow_OAM
00:0449 _shadow_VDP_R0
00:044A _shadow_VDP_R1
00:044B _shadow_VDP_R2
00:044C _shadow_VDP_R3
00:044D _shadow_VDP_R4
00:044E _shadow_VDP_R5
00:044F _shadow_VDP_R6
00:0450 _shadow_VDP_R7
00:0450 _shadow_VDP_RBORDER
00:0451 .shadow_VDP_end
00:0451 .sys_time
00:0451 _sys_time
00:0453 .vbl_done
00:0454 __shadow_OAM_base
00:0455 __shadow_OAM_OFF
00:0456 .mode
00:0459 __old_int_vector
00:045E _main
00:0502 ___sdcc_call_hl
00:0503 _printf
00:051B ___crlf
00:0520 _putchar
00:0520 _setchar
00:055A ___printf
00:08A2 _sprintf
00:08D0 _itoa
00:0901 _uitoa
00:09B2 ___uitobcd
00:09E9 ___strreverse
00:09EF ___strreverse_reg
00:0A01 _INT_ISR
00:0A66 _add_VBL
00:0A68 .add_VBL
00:0A6B .add_int
00:0A77 _remove_VBL
00:0A79 .remove_VBL
00:0A7C .remove_int
00:0A97 .add_LCD
00:0A97 .remove_LCD
00:0A97 _add_JOY
00:0A97 _add_LCD
00:0A97 _add_SIO
00:0A97 _add_TIM
00:0A97 _remove_JOY
00:0A97 _remove_LCD
00:0A97 _remove_SIO
00:0A97 _remove_TIM
00:0A98 _puts
00:0AB8 .OUTI128
00:0B38 .OUTI64
00:0B78 .OUTI32
00:0BB8 .OUTI_END
00:0BB9 .gsinit
00:8000 _a
00:8002 _b
