// x87 data interface and control unit: command decode, microsequencing,
// environment/status state, CPU transfers, and the 8-entry register stack.
// The Intel 80387 block diagram places the stack inside the FPU; keeping its
// RAM here lets stack and transfer control share one owner. Arithmetic is
// delegated to x87_executor.
`include "x87_logexp_rom.sv"

module x87_control
    import x87_pkg::*, x87_ucode_pkg::*;
(
    input  logic        clk,                    // Core/system clock.
    input  logic        reset,                  // Synchronous active-high reset.

    input  logic        cmd_valid,              // CPU presents an x87 command.
    input  logic [10:0] cmd_fop,                // Encoded ESC opcode and ModR/M.
    output logic        cmd_ready,              // Core can accept cmd_fop now.

    input  logic        direct_m32_valid,       // Direct path posts a fault-checked m32 operand.
    input  logic [10:0] direct_m32_fop,         // Memory-form FOP for direct_m32_data.
    input  logic [31:0] direct_m32_data,        // Operand returned by demand memory.
    output logic        direct_m32_ready,       // One-entry direct command queue is available.

    input  logic        word_in_valid,          // Operand-transfer word is valid.
    input  logic  [3:0] word_in_be,             // Valid bytes in word_in_data.
    input  logic [31:0] word_in_data,           // CPU-to-x87 transfer data.
    output logic        word_in_ready,          // Core can accept a transfer word.

    input  logic        read_req_valid,         // CPU requests status or result data.
    input  logic        read_req_data_port,     // 1=result data; 0=status word.
    input  logic  [3:0] read_req_be,            // Requested result-data byte lanes.
    output logic        read_req_ready,         // Core can accept the read request.
    output logic        read_resp_valid,        // read_resp_data is valid.
    output logic [31:0] read_resp_data,         // x87-to-CPU status/result data.

    output logic        busy_n,                 // Active-low arithmetic busy status.
    output logic        pereq,                  // CPU operand-transfer/completion request.
    output logic        error_n,                // Active-low unmasked-error status.
    output logic        queue_safe,             // Masked exceptions permit one queued command.

    // Low-rate hardware diagnostics; sampled only by the MiSTer watchdog.
    output logic [31:0] debug_state             // Packed command/executor progress.
);

typedef enum logic [3:0] {
    RX_NONE,
    RX_CONTROL,
    RX_M32,
    RX_M64,
    RX_M80,
    RX_I16,
    RX_I32,
    RX_I64,
    RX_ENV,
    RX_STATE
} rx_kind_t;

typedef enum logic [1:0] {
    TX_NONE,
    TX_VALUE,
    TX_ENV,
    TX_STATE
} tx_kind_t;

typedef enum logic [1:0] {
    EXEC_NONE,
    EXEC_LOAD,
    EXEC_STORE,
    EXEC_MATH
} convert_owner_t;

logic [2:0] top;                       // Physical index of architectural ST(0).
logic [15:0] control_word;             // Exception masks, PC, RC, and infinity control.
logic [15:0] status_flags;             // Sticky exceptions, condition codes, ES, and B.
logic [10:0] last_fop;                 // Most recently accepted architectural FOP.
logic [15:0] tag_word;                 // Two architectural tag bits per physical stack row.
// Tag-word updates are collected as requests while the clocked block runs and
// applied once at its end: a whole-word load, port A and port B row writes
// (alongside the stack RAM ports), then rows popped from TOP. One shared
// update replaces a row decoder and value mux per call site.
logic        tag_full_we;
logic [15:0] tag_full_value;
logic        tag_a_we;
logic  [2:0] tag_a_index;
logic  [1:0] tag_a_value;
logic        tag_b_we;
logic  [2:0] tag_b_index;
logic  [1:0] tag_b_value;
logic  [1:0] tag_pop_count;
logic        command_pending;          // Command ROM and stack RAM return next cycle.
logic [10:0] command_fop;              // FOP retained through dispatch and status policy.
x87_command_decode_t command_decode;   // Synchronous generated command descriptor.
x87_command_decode_t command_decode_rom;
x87_exec_op_t        v2_exec_op_port;  // Executor operation as presented to the port.
logic        direct_m32_pending;       // One direct FOP/data pair waiting for dispatch.
logic [10:0] direct_m32_fop_r;
logic [31:0] direct_m32_data_r;

logic [2:0] stack_addr_a;              // Retained physical stack address for port A.
logic [2:0] stack_addr_b;              // Retained physical stack address for port B.
logic [2:0] stack_port_addr_a;
logic [2:0] stack_port_addr_b;
logic       stack_write_a;
logic       stack_write_b;
logic [79:0] stack_write_data_a;
logic [79:0] stack_write_data_b;
logic [79:0] stack_read_raw_a;
logic [79:0] stack_read_raw_b;
x87_reg_t    stack_read_data_a;
x87_reg_t    stack_read_data_b;

rx_kind_t rx_kind;                     // Active CPU-to-x87 transfer format.
logic [4:0] rx_index;                  // Environment/state stream position.
logic [79:0] rx_payload;               // Byte-compacted current numeric operand.
logic [3:0]  rx_byte_count;            // Valid bytes accumulated in rx_payload.
logic [159:0] rx_state_shift;           // Two raw m80 values during FRSTOR.

logic [1:0] tx_count;
logic [3:0] tx_last_be;
tx_kind_t tx_kind;                     // Active x87-to-CPU transfer format.
logic [4:0] tx_index;
logic [159:0] tx_state_shift;           // Value/state fragments awaiting FIFO production.
logic         tx_generation_done;
logic [2:0]   tx_byte_offset;
logic         transfer_push_valid;
logic [35:0]  transfer_push_data;
logic         transfer_push_ready;
logic         transfer_pop_valid;
logic [35:0]  transfer_pop_data;
logic         transfer_pop_ready;
logic [1:0]   transfer_count;
logic         tx_produce_valid;
logic [35:0]  tx_produce_data;
logic         tx_produce_fire;
logic         tx_consume_fire;
logic         status_read_pending;
logic         command_complete_pulse;  // Extends terminal PEREQ visibility.
logic [1:0]   pereq_release_hold;       // Covers later 80386 CORWAIT sampling slots.
logic         push_pending;            // Serialized architectural stack push.
logic [79:0]  push_pending_raw;
logic [1:0]   push_pending_tag;
x87_reg_t     push_pending_value;
logic         memory_math_pending;     // FOP accepted; memory operand not converted yet.
logic         memory_math_mul;
logic         memory_math_div;
logic         memory_math_compare;
logic         memory_math_subtract;
logic         memory_math_reverse;
logic         memory_math_pop;
logic         store_pending;           // ST0 conversion/transfer setup is pending.
logic         store_integer;
logic [1:0]   store_width;
logic         store_pop;
logic         store_source_empty;
x87_reg_t     store_source;
logic [79:0]  store_source_raw;
logic         store_bcd;
logic         bcd_convert_pending;
logic  [6:0]  bcd_shift_count;
logic         bcd_sign;
logic         pop_pending;
logic         result_write_pending;    // Serialized architectural stack replacement.
logic [2:0]   result_write_index;
logic [79:0]  result_write_raw;
logic                   v2_exec_pending; // Provisional numeric operation awaits start.
x87_exec_op_t           v2_exec_op;      // Operation selected for x87_executor.
convert_owner_t         v2_exec_owner;   // Load, store, or arithmetic retirement policy.
logic             [1:0] v2_exec_size;
logic            [63:0] v2_exec_transfer;
logic                   v2_exec_busy;     // Numeric microsequencer is active.
logic                   v2_exec_done;     // Registered terminal pulse from executor.
logic             [2:0] v2_exec_commit;   // Provisional action; control applies exceptions.
x87_reg_t               v2_exec_result;
x87_reg_t               v2_exec_auxiliary_result;
logic            [63:0] v2_exec_transfer_out;
logic                   v2_exec_invalid;
logic                   v2_exec_inexact;
logic                   v2_exec_divide_by_zero;
logic                   v2_exec_overflow;
logic                   v2_exec_underflow;
logic                   v2_exec_denormal_operand;
logic                   v2_exec_range_incomplete;
logic                   v2_exec_rounded_up;
logic                   v2_compare_unordered;
logic                   v2_compare_less;
logic                   v2_compare_equal;

logic         arith_compare;             // Current math result updates C3/C2/C0 only.
logic         arith_quiet_compare;
logic         arith_write_result;
logic [1:0]   arith_pop_count;
logic [2:0]   arith_dest_index;
x87_reg_t     arith_operand_a;
x87_reg_t     arith_operand_b;
logic         trans_cosine;
logic         trans_tangent_pair;
logic         trans_atan2;
logic         fptan_trans_pending;       // CORDIC tangent pair has not returned.
logic         fptan_div_pending;         // Shared divide is producing tan = sin/cos.
logic         fptan_push_after_result;   // Tangent write precedes architectural push 1.0.
typedef enum logic [2:0] {
    FPREM_IDLE,
    FPREM_DIVIDE,
    FPREM_ROUND,
    FPREM_MULTIPLY,
    FPREM_SUBTRACT
} fprem_phase_t;
fprem_phase_t fprem_phase;
x87_reg_t     fprem_dividend;
x87_reg_t     fprem_divisor;
logic [2:0]   fprem_quotient_bits;
typedef enum logic [1:0] {
    FSCALE_IDLE,
    FSCALE_SHIFT,
    FSCALE_APPLY
} fscale_phase_t;
fscale_phase_t fscale_phase;
x87_reg_t      fscale_value;
logic   [52:0] fscale_shift;
logic    [5:0] fscale_shift_count;
logic          fscale_sign;
logic signed [31:0] fscale_delta;
typedef enum logic [3:0] {
    LOGEXP_IDLE,
    LOGEXP_ARGUMENT_SHIFT,
    LOGEXP_LOOKUP,
    LOGEXP_PREPARE,
    LOGEXP_INTERPOLATE,
    LOGEXP_OFFSET,
    LOGEXP_NORMALIZE,
    LOGEXP_NORMALIZE_STEP,
    LOGEXP_COMMIT
} logexp_phase_t;
logexp_phase_t logexp_phase;
logic          logexp_fyl2x;
x87_reg_t      logexp_input;
x87_reg_t      logexp_multiplier;
logic   [52:0] logexp_argument_shift;
logic    [5:0] logexp_argument_shift_count;
logic    [9:0] logexp_address;
logic   [99:0] logexp_data;
logic signed [54:0] logexp_base_q52;
logic signed [45:0] logexp_delta_q52;
logic          [7:0] logexp_fraction;
logic signed [69:0] logexp_offset_q52;
logic signed [54:0] logexp_interpolated_q52;
logic signed [69:0] logexp_fixed_q52;
logic         [69:0] logexp_normal_magnitude;
logic signed  [16:0] logexp_normal_exp;
logic                logexp_normal_sign;
logic                logexp_normal_guard;
logic                logexp_normal_round;
logic                logexp_normal_sticky;
x87_reg_t             logexp_result;
logic   [7:0] v2_exec_uaddr;

wire [15:0] status_word = {status_flags[15:14], top, status_flags[10:0]};
wire [2:0] st0_index = top;
wire [2:0] cmd_st_index = top + command_fop[2:0];
assign debug_state = {
    busy_n, cmd_ready, command_pending, v2_exec_busy,
    v2_exec_done, v2_exec_pending, v2_exec_owner,
    v2_exec_uaddr, last_fop, rx_kind, (tx_kind != TX_NONE)
};
assign stack_read_data_a = x87_from_m80(stack_read_raw_a);
assign stack_read_data_b = x87_from_m80(stack_read_raw_b);
assign push_pending_value = x87_from_m80(push_pending_raw);
wire command_is_arithmetic = command_decode.arithmetic;
wire v2_exec_math_done = v2_exec_done &&
                            (v2_exec_owner == EXEC_MATH);
wire trans_done = v2_exec_math_done &&
                  (v2_exec_op == X87_ARITH_TRANS);
wire math_done = v2_exec_math_done && (fprem_phase == FPREM_IDLE) &&
                 !(trans_done && fptan_trans_pending);
wire math_invalid = v2_exec_invalid;
wire math_inexact = v2_exec_inexact;
wire [74:0] math_result = v2_exec_result;
wire math_divide_by_zero = v2_exec_math_done &&
                           v2_exec_divide_by_zero;
wire math_overflow = v2_exec_math_done && v2_exec_overflow;
wire math_underflow = v2_exec_math_done && v2_exec_underflow;
wire math_denormal_operand = v2_exec_math_done &&
                              v2_exec_denormal_operand;
wire math_range_incomplete = trans_done &&
                             v2_exec_range_incomplete;
wire math_unmasked_exception =
    (math_invalid && !control_word[0]) ||
    (math_denormal_operand && !control_word[1]) ||
    (math_divide_by_zero && !control_word[2]) ||
    (math_overflow && !control_word[3]) ||
    (math_underflow && !control_word[4]) ||
    (math_inexact && !control_word[5]);

function automatic logic fop_reads_status(input logic [10:0] fop);
    return (fop == 11'h7e0) ||
           ((fop[10:8] == 3'd5) && (fop[7:6] != 2'b11) &&
            (fop[5:3] == 3'b111));
endfunction

function automatic logic [2:0] transfer_byte_count(input logic [3:0] be);
    return {2'b00, be[0]} + {2'b00, be[1]} +
           {2'b00, be[2]} + {2'b00, be[3]};
endfunction

function automatic logic [79:0] place_transfer_word(
    input logic [79:0] payload,
    input logic [3:0]  byte_offset,
    input logic [31:0] data,
    input logic [3:0]  be
);
    logic [79:0] merged;
    logic [2:0]  slot;
    integer half;
    begin
        merged = payload;
        for (half = 0; half < 2; half = half + 1) begin
            slot = byte_offset[3:1] + half[2:0];
            if (be[half*2] && (slot < 3'd5))
                merged[slot*16 +: 16] = data[half*16 +: 16];
        end
        return merged;
    end
endfunction

function automatic logic [31:0] select_transfer_bytes(
    input logic [31:0] data,
    input logic [2:0]  byte_offset,
    input logic [3:0]  be
);
    logic [31:0] selected;
    integer lane;
    integer source;
    begin
        selected = 32'h0;
        source = byte_offset;
        for (lane = 0; lane < 4; lane = lane + 1) begin
            if (be[lane] && (source < 4)) begin
                selected[lane*8 +: 8] = data[source*8 +: 8];
                source = source + 1;
            end
        end
        return selected;
    end
endfunction

// Memory FOPs encode the complete ModR/M byte, but addressing-mode and r/m
// bits are not part of the x87 operation. Preserve register forms verbatim
// and canonicalize memory forms to opcode plus ModR/M.reg for command decode.
function automatic logic [10:0] fop_decode_key(input logic [10:0] fop);
    if (fop[7:6] == 2'b11)
        return fop;
    return {fop[10:8], 2'b00, fop[5:3], 3'b000};
endfunction

function automatic logic signed [69:0] x87_log2_integer_q52(
    input x87_reg_t value
);
    logic signed [16:0] unbiased;
    logic signed [69:0] extended;
    begin
        unbiased = $signed({2'b00, value.exp}) - 17'sd16383;
        extended = {{53{unbiased[16]}}, unbiased};
        return extended <<< 52;
    end
endfunction

function automatic logic [2:0] x87_integer_low3(input x87_reg_t value);
    logic signed [16:0] unbiased;
    logic [63:0] magnitude;
    begin
        unbiased = $signed({2'b00, value.exp}) - 17'sd16383;
        if ((value.class_id == X87_ZERO) || (unbiased < 0))
            return 3'b000;
        if (unbiased > 54)
            return 3'b000;
        if (unbiased >= 52)
            magnitude = {11'b0, value.sig} << (unbiased - 52);
        else
            magnitude = {11'b0, value.sig} >> (52 - unbiased);
        return magnitude[2:0];
    end
endfunction

function automatic logic m32_is_normal(input logic [31:0] raw);
    return (raw[30:23] != 8'h00) && (raw[30:23] != 8'hff);
endfunction

function automatic logic [79:0] normal_m32_to_m80(input logic [31:0] raw);
    logic [14:0] extended_exp;
    begin
        extended_exp = {7'h0, raw[30:23]} + 15'd16256;
        return {raw[31], extended_exp, 1'b1, raw[22:0], 40'h0};
    end
endfunction


function automatic logic [15:0] architectural_tag_word();
    return tag_word;
endfunction

function automatic logic stack_empty(input logic [2:0] index);
    return tag_word[index*2 +: 2] == 2'b11;
endfunction

function automatic logic [1:0] stack_tag_from_m80(input logic [79:0] value);
    logic [14:0] exponent;
    logic [63:0] significand;
    begin
        exponent = value[78:64];
        significand = value[63:0];
        if ((exponent == 0) && (significand == 0))
            return 2'b01; // Zero.
        if ((exponent != 0) && (exponent != 15'h7fff) && significand[63])
            return 2'b00; // Valid finite value.
        return 2'b10;     // Denormal, infinity, NaN, or unsupported encoding.
    end
endfunction

function automatic logic [159:0] pack_state_pair(
    input logic [79:0] even_value,
    input logic [79:0] odd_value,
    input logic [2:0] even_index
);
    logic [79:0] saved_even;
    logic [79:0] saved_odd;
    begin
        saved_even = stack_empty(even_index)
                   ? x87_to_m80(x87_empty()) : even_value;
        saved_odd = stack_empty(even_index + 3'd1)
                  ? x87_to_m80(x87_empty()) : odd_value;
        return {saved_odd, saved_even};
    end
endfunction

task automatic set_tag_a(input logic [2:0] index, input logic [1:0] value);
    begin
        // synthesis translate_off
        if (tag_a_we) $error("x87 tag port A written twice in one cycle");
        if ((tag_pop_count != 0) && ((index == top) ||
            ((tag_pop_count == 2) && (index == top + 3'd1))))
            $error("x87 tag port A write after a pop of the same row");
        // synthesis translate_on
        tag_a_we = 1'b1;
        tag_a_index = index;
        tag_a_value = value;
    end
endtask

task automatic set_tag_b(input logic [2:0] index, input logic [1:0] value);
    begin
        // synthesis translate_off
        if (tag_b_we) $error("x87 tag port B written twice in one cycle");
        // synthesis translate_on
        tag_b_we = 1'b1;
        tag_b_index = index;
        tag_b_value = value;
    end
endtask

task automatic set_tag_word(input logic [15:0] value);
    begin
        tag_full_we = 1'b1;
        tag_full_value = value;
    end
endtask

task automatic pop_tags(input logic [1:0] count);
    begin
        tag_pop_count = count;
    end
endtask

task automatic clear_stack;
    begin
        set_tag_word(16'hffff);
    end
endtask

task automatic write_stack(input logic [2:0] index, input x87_reg_t value);
    begin
        stack_addr_a <= index;
        stack_write_data_a <= x87_to_m80(value);
        stack_write_a <= 1'b1;
        set_tag_a(index, x87_tag(value));
    end
endtask

task automatic write_stack_raw(
    input logic [2:0] index,
    input logic [79:0] value
);
    begin
        stack_addr_a <= index;
        stack_write_data_a <= value;
        stack_write_a <= 1'b1;
        set_tag_a(index, stack_tag_from_m80(value));
    end
endtask

task automatic write_stack_raw_tagged(
    input logic [2:0] index,
    input logic [79:0] value,
    input logic [1:0] value_tag
);
    begin
        stack_addr_a <= index;
        stack_write_data_a <= value;
        stack_write_a <= 1'b1;
        set_tag_a(index, value_tag);
    end
endtask

task automatic raise_stack_fault(input logic overflow);
    begin
        status_flags[0] <= 1'b1; // IE
        status_flags[6] <= 1'b1; // SF
        status_flags[9] <= overflow; // C1 distinguishes overflow/underflow
        if (!control_word[0]) begin
            status_flags[7] <= 1'b1; // ES: unmasked exception summary
            status_flags[15] <= 1'b1; // B
        end
    end
endtask

task automatic raise_invalid;
    begin
        status_flags[0] <= 1'b1;
        if (!control_word[0]) begin
            status_flags[7] <= 1'b1;
            status_flags[15] <= 1'b1;
        end
    end
endtask

task automatic push_raw_tagged(
    input logic [79:0] value,
    input logic [1:0] value_tag
);
    logic [2:0] new_top;
    begin
        new_top = top - 3'd1;
        if (stack_empty(new_top)) begin
            top <= new_top;
            write_stack_raw_tagged(new_top, value, value_tag);
            status_flags[9] <= 1'b0;
        end else begin
            raise_stack_fault(1'b1);
            if (control_word[0]) begin
                top <= new_top;
                write_stack(new_top, x87_indefinite());
            end
        end
    end
endtask

task automatic push_value(input x87_reg_t value);
    begin
        push_raw_tagged(x87_to_m80(value), x87_tag(value));
    end
endtask

task automatic schedule_push(input x87_reg_t value);
    begin
        push_pending_raw <= x87_to_m80(value);
        push_pending_tag <= x87_tag(value);
        push_pending <= 1'b1;
        command_complete_pulse <= 1'b0;
    end
endtask

task automatic schedule_push_raw(input logic [79:0] value);
    begin
        push_pending_raw <= value;
        push_pending_tag <= stack_tag_from_m80(value);
        push_pending <= 1'b1;
        command_complete_pulse <= 1'b0;
    end
endtask

task automatic pop_value;
    begin
        pop_tags(2'd1);
        top <= top + 3'd1;
    end
endtask

task automatic start_store(
    input logic integer_store,
    input logic [1:0] width,
    input logic pop
);
    logic source_empty;
    begin
        source_empty = stack_empty(st0_index);
        store_pending <= 1'b1;
        store_bcd <= 1'b0;
        store_integer <= integer_store;
        store_width <= width;
        store_pop <= pop;
        store_source_empty <= source_empty;
        // Store commands request CPU reads only after converted words enter
        // the output FIFO.
        command_complete_pulse <= 1'b0;
        if (source_empty) begin
            raise_stack_fault(1'b0);
            store_source <= x87_indefinite();
            store_source_raw <= x87_to_m80(x87_indefinite());
        end else begin
            store_source <= stack_read_data_a;
            store_source_raw <= stack_read_raw_a;
            status_flags[9] <= 1'b0;
        end
    end
endtask

task automatic start_bcd_store;
    logic source_empty;
    begin
        source_empty = stack_empty(st0_index);
        store_pending <= 1'b1;
        store_bcd <= 1'b1;
        store_integer <= 1'b1;
        store_width <= 2'd2;
        store_pop <= 1'b1;
        store_source_empty <= source_empty;
        command_complete_pulse <= 1'b0;
        if (source_empty) begin
            raise_stack_fault(1'b0);
            store_source <= x87_indefinite();
            store_source_raw <= x87_to_m80(x87_indefinite());
        end else begin
            store_source <= stack_read_data_a;
            store_source_raw <= stack_read_raw_a;
            status_flags[9] <= 1'b0;
        end
    end
endtask

task automatic accept_environment_word(
    input logic [2:0] word_index,
    input logic [15:0] value
);
    begin
        case (word_index)
            3'd0: control_word <= value;
            3'd1: begin
                status_flags <= value;
                top <= value[13:11];
            end
            3'd2: set_tag_word(value);
            default: ; // Instruction and operand pointers live in the 80386.
        endcase
    end
endtask

task automatic commit_state_pair(
    input logic [1:0] pair_index,
    input logic [31:0] final_word
);
    logic [159:0] completed_pair;
    logic [2:0] even_index;
    logic [2:0] odd_index;
    begin
        completed_pair = {final_word, rx_state_shift[127:0]};
        even_index = top + {pair_index, 1'b0};
        odd_index = even_index + 3'd1;
        stack_addr_a <= even_index;
        stack_write_data_a <= completed_pair[79:0];
        stack_write_a <= 1'b1;
        stack_addr_b <= odd_index;
        stack_write_data_b <= completed_pair[159:80];
        stack_write_b <= 1'b1;
    end
endtask

// RPTI may replay a memory command after the x87 has accepted it but before
// the CPU transfers the first operand word. Re-arming that exact empty receive
// transaction is idempotent; unrelated commands remain blocked.
wire core_cmd_direct = direct_m32_pending;
wire core_cmd_valid = core_cmd_direct || cmd_valid;
wire [10:0] core_cmd_fop = core_cmd_direct ? direct_m32_fop_r : cmd_fop;
wire restartable_rx_command = !core_cmd_direct && (rx_kind != RX_NONE) &&
                              (tx_kind == TX_NONE) &&
                              (transfer_count == 2'd0) &&
                              (core_cmd_fop == last_fop);
wire core_cmd_ready = ((rx_kind == RX_NONE) || restartable_rx_command) &&
                   (tx_kind == TX_NONE) &&
                   (transfer_count == 2'd0) &&
                   !command_pending && !stack_write_a && !stack_write_b &&
                   !push_pending &&
                   (!memory_math_pending || restartable_rx_command) &&
                   !store_pending && !bcd_convert_pending && !pop_pending &&
                   !result_write_pending &&
                   !v2_exec_pending &&
                   !v2_exec_busy && !v2_exec_done &&
                   !fptan_trans_pending && !fptan_div_pending &&
                   !fptan_push_after_result &&
                   (fscale_phase == FSCALE_IDLE) &&
                   (logexp_phase == LOGEXP_IDLE) && !read_resp_valid;
// Direct memory commands remain ordered ahead of later bridge commands. Only
// masked-exception mode permits capture while a predecessor is still active.
assign direct_m32_ready = !direct_m32_pending && !cmd_valid && queue_safe;
assign cmd_ready = !direct_m32_pending && core_cmd_ready;
assign word_in_ready = (rx_kind != RX_NONE) && transfer_push_ready;
assign read_req_ready = !read_resp_valid &&
                        (!read_req_data_port ||
                         ((tx_kind != TX_NONE) && transfer_pop_valid));
wire [2:0] rx_fragment_bytes = transfer_byte_count(transfer_pop_data[35:32]);
wire [3:0] rx_byte_count_next = rx_byte_count + rx_fragment_bytes;
// The 80386 sends a numeric operand low part first in whole 16-bit words
// (dwords, or words from 16-bit code and the m80 tail), so fragments land at
// even byte offsets with their bytes in the low lanes.
wire [79:0] rx_payload_next = place_transfer_word(
    rx_payload, rx_byte_count, transfer_pop_data[31:0],
    transfer_pop_data[35:32]);
// FSAVE packs register pairs at stream indices 6, 11, 16 and 21.
wire [2:0] fsave_pair_row = top + ((tx_index == 5'd11) ? 3'd2 :
                                   (tx_index == 5'd16) ? 3'd4 :
                                   (tx_index == 5'd21) ? 3'd6 : 3'd0);
// synthesis translate_off
always_ff @(posedge clk) begin
    if (!reset && transfer_pop_valid && (rx_kind != RX_NONE) &&
        (rx_kind != RX_ENV) && (rx_kind != RX_STATE) &&
        (rx_byte_count[0] ||
         !((transfer_pop_data[35:32] == 4'hf) || (transfer_pop_data[35:32] == 4'h3))))
        $error("x87 operand fragment be=%h at byte %0d is not a low-lane dword/word",
               transfer_pop_data[35:32], rx_byte_count);
end
// synthesis translate_on
wire [2:0] tx_entry_bytes = transfer_byte_count(transfer_pop_data[35:32]);
wire [2:0] tx_request_bytes = transfer_byte_count(read_req_be);
wire tx_entry_consumed = tx_byte_offset + tx_request_bytes >= tx_entry_bytes;
wire v2_exec_start = v2_exec_pending && !v2_exec_busy;
logic [71:0] bcd_adjusted;
integer bcd_digit;
// FBSTP converts in place in the idle transmit shift register: digits in
// [135:64], the binary magnitude in [63:0], one double-dabble step a clock.
wire [71:0] bcd_digits = tx_state_shift[135:64];
always_comb begin
    bcd_adjusted = bcd_digits;
    for (bcd_digit = 0; bcd_digit < 18; bcd_digit = bcd_digit + 1)
        if (bcd_digits[bcd_digit*4 +: 4] >= 4'd5)
            bcd_adjusted[bcd_digit*4 +: 4] =
                bcd_digits[bcd_digit*4 +: 4] + 4'd3;
end
wire signed [32:0] fscale_scaled_exp =
    $signed({18'b0, fscale_value.exp}) + fscale_delta;
assign busy_n = !(((v2_exec_owner == EXEC_MATH) &&
                   (v2_exec_pending || v2_exec_busy)) ||
                  bcd_convert_pending ||
                  (fscale_phase != FSCALE_IDLE) ||
                  (command_pending && command_is_arithmetic));
// PEREQ releases the 80386 coprocessor-wait microcode as well as requesting
// operand transfers. Keep it asserted throughout an accepted command because
// a one-cycle completion pulse can precede the CPU's CORWAIT sample.
assign pereq = (rx_kind != RX_NONE) ||
               ((tx_kind != TX_NONE) && transfer_pop_valid) ||
               direct_m32_pending || command_pending ||
               stack_write_a || stack_write_b ||
               push_pending || memory_math_pending ||
               store_pending || bcd_convert_pending ||
               pop_pending || result_write_pending ||
               v2_exec_pending || v2_exec_busy || v2_exec_done ||
               fptan_trans_pending || fptan_div_pending ||
               fptan_push_after_result ||
               (fscale_phase != FSCALE_IDLE) ||
               (logexp_phase != LOGEXP_IDLE) ||
               status_read_pending || command_complete_pulse ||
               (pereq_release_hold != 2'b00);
assign error_n = !status_flags[7];
assign queue_safe = &control_word[5:0] && error_n;

// One physical three-word queue serves both protocol directions. A command
// cannot change direction until the queue is empty.
always_comb begin
    tx_produce_valid = (tx_kind != TX_NONE) && !tx_generation_done;
    tx_produce_data = 36'h0;
    case (tx_kind)
        TX_VALUE: begin
            tx_produce_data[31:0] = tx_state_shift[31:0];
            tx_produce_data[35:32] =
                (tx_index + 5'd1 == {3'h0, tx_count}) ? tx_last_be : 4'hf;
        end
        TX_ENV, TX_STATE: begin
            // The environment fields are architecturally 16 bits even when
            // the 32-bit format leaves two padding bytes after each field.
            tx_produce_data[35:32] = (tx_index < 5'd7) ? 4'h3 : 4'hf;
            if (tx_index == 5'd0)
                tx_produce_data[31:0] = {16'h0, control_word};
            else if (tx_index == 5'd1)
                tx_produce_data[31:0] = {16'h0, status_word};
            else if (tx_index == 5'd2)
                tx_produce_data[31:0] =
                    {16'h0, architectural_tag_word()};
            else if (tx_index < 5'd7)
                tx_produce_data[31:0] = 32'h0;
            else
                tx_produce_data[31:0] = tx_state_shift[31:0];
        end
        default: ;
    endcase

    if (core_cmd_direct && core_cmd_valid && core_cmd_ready) begin
        transfer_push_valid = 1'b1;
        transfer_push_data = {4'hf, direct_m32_data_r};
    end else begin
        transfer_push_valid = (rx_kind != RX_NONE)
                            ? word_in_valid : tx_produce_valid;
        transfer_push_data = (rx_kind != RX_NONE)
                           ? {word_in_be, word_in_data} : tx_produce_data;
    end
    transfer_pop_ready = (rx_kind != RX_NONE) ? 1'b1
                       : ((tx_kind != TX_NONE) && read_req_valid &&
                          read_req_ready && read_req_data_port &&
                          tx_entry_consumed);
end

assign tx_produce_fire = (tx_kind != TX_NONE) &&
                         transfer_push_valid && transfer_push_ready;
assign tx_consume_fire = (tx_kind != TX_NONE) &&
                         transfer_pop_valid && transfer_pop_ready;

// Command decode and stack operands are synchronous and return together one
// cycle after command acceptance. This keeps FOP classification out of the
// command-dispatch datapath without adding a protocol cycle.
x87_command_rom command_rom (
    .clk(clk),
    .address(core_cmd_fop),
    .decode(command_decode_rom)
);

`ifdef X87_ABLATE
// Area measurement only: X87_ABLATE is a feature bitmask whose commands and
// executor operations are decoded as absent, so synthesis prunes their logic.
localparam int X87_ABLATE_MASK = `X87_ABLATE;
function automatic logic ablated_action(input x87_command_action_t action);
    return (X87_ABLATE_MASK[0] && (action == X87_CMD_STORE_BCD)) ||
           (X87_ABLATE_MASK[1] && (action == X87_CMD_FSCALE)) ||
           (X87_ABLATE_MASK[2] && (action == X87_CMD_FPREM)) ||
           (X87_ABLATE_MASK[3] && ((action == X87_CMD_FYL2X) ||
                                   (action == X87_CMD_F2XM1))) ||
           (X87_ABLATE_MASK[4] && ((action == X87_CMD_FPTAN) ||
                                   (action == X87_CMD_FPATAN) ||
                                   (action == X87_CMD_TRIG))) ||
           (X87_ABLATE_MASK[5] && ((action == X87_CMD_TX_ENV) ||
                                   (action == X87_CMD_TX_STATE) ||
                                   (action == X87_CMD_RX_ENV) ||
                                   (action == X87_CMD_RX_STATE)));
endfunction
function automatic logic ablated_exec_op(input x87_exec_op_t op);
    return (X87_ABLATE_MASK[4] && (op == X87_ARITH_TRANS)) ||
           (X87_ABLATE_MASK[6] && ((op == X87_ARITH_DIV) || (op == X87_ARITH_SQRT))) ||
           (X87_ABLATE_MASK[7] && (op == X87_ARITH_MUL)) ||
           (X87_ABLATE_MASK[8] && ((op == X87_CONVERT_FILD) || (op == X87_CONVERT_FIST))) ||
           (X87_ABLATE_MASK[9] && ((op == X87_CONVERT_FLD_M32) || (op == X87_CONVERT_FLD_M64) ||
                                   (op == X87_CONVERT_FST_M32) || (op == X87_CONVERT_FST_M64))) ||
           (X87_ABLATE_MASK[10] && (op == X87_CONVERT_FRNDINT)) ||
           (X87_ABLATE_MASK[11] && ((op == X87_ARITH_ADD) || (op == X87_ARITH_SUB)));
endfunction
always_comb begin
    command_decode = command_decode_rom;
    if (ablated_action(command_decode_rom.action))
        command_decode.action = X87_CMD_NONE;
end
assign v2_exec_op_port = ablated_exec_op(v2_exec_op) ? X87_ARITH_COMPARE : v2_exec_op;
`else
assign command_decode = command_decode_rom;
assign v2_exec_op_port = v2_exec_op;
`endif

x87_transfer_fifo transfer_fifo (
    .clk(clk),
    .reset(reset),
    .clear(1'b0),
    .push_valid(transfer_push_valid),
    .push_data(transfer_push_data),
    .push_ready(transfer_push_ready),
    .pop_valid(transfer_pop_valid),
    .pop_data(transfer_pop_data),
    .pop_ready(transfer_pop_ready),
    .count(transfer_count)
);

// A newly accepted command directly addresses the synchronous read ports. The
// registered addresses retain that selection for writes and multiword state.
always_comb begin
    stack_port_addr_a = stack_addr_a;
    stack_port_addr_b = stack_addr_b;
    if (core_cmd_valid && core_cmd_ready) begin
        stack_port_addr_a = top;
        stack_port_addr_b = ((fop_decode_key(core_cmd_fop) == 11'h530) ||
                             (core_cmd_fop == 11'h1f1) ||
                             (core_cmd_fop == 11'h1f3) ||
                             (core_cmd_fop == 11'h1f8) ||
                             (core_cmd_fop == 11'h1fd))
                          ? top + 3'd1 : top + core_cmd_fop[2:0];
    end
end

x87_stack_mem stack_mem (
    .clk(clk),
    .addr_a(stack_port_addr_a),
    .write_a(stack_write_a),
    .write_data_a(stack_write_data_a),
    .read_data_a(stack_read_raw_a),
    .addr_b(stack_port_addr_b),
    .write_b(stack_write_b),
    .write_data_b(stack_write_data_b),
    .read_data_b(stack_read_raw_b)
);

x87_logexp_rom logexp_rom (
    .clk(clk),
    .address(logexp_address),
    .q(logexp_data)
);

wire [1:0] executor_rounding_mode =
    (fprem_phase == FPREM_ROUND) ? 2'b11 : control_word[11:10];

x87_executor executor (
    .clk(clk),
    .reset(reset),
    .start(v2_exec_start),
    .exec_op(v2_exec_op_port),
    .integer_size(v2_exec_size),
    .precision_control(control_word[9:8]),
    .rounding_mode(executor_rounding_mode),
    .quiet_compare(arith_quiet_compare),
    .trans_cosine(trans_cosine),
    .trans_tangent_pair(trans_tangent_pair),
    .trans_atan2(trans_atan2),
    .operand(arith_operand_a),
    .operand_b(arith_operand_b),
    .transfer_in(v2_exec_transfer),
    .busy(v2_exec_busy),
    .done(v2_exec_done),
    .commit_action(v2_exec_commit),
    .result(v2_exec_result),
    .auxiliary_result(v2_exec_auxiliary_result),
    .transfer_out(v2_exec_transfer_out),
    .invalid(v2_exec_invalid),
    .inexact(v2_exec_inexact),
    .divide_by_zero(v2_exec_divide_by_zero),
    .overflow(v2_exec_overflow),
    .underflow(v2_exec_underflow),
    .denormal_operand(v2_exec_denormal_operand),
    .range_incomplete(v2_exec_range_incomplete),
    .rounded_up(v2_exec_rounded_up),
    .compare_unordered(v2_compare_unordered),
    .compare_less(v2_compare_less),
    .compare_equal(v2_compare_equal),
    .debug_uaddr(v2_exec_uaddr)
);

always_ff @(posedge clk) begin
    tag_full_we = 1'b0;
    tag_full_value = 16'h0;
    tag_a_we = 1'b0;
    tag_a_index = 3'd0;
    tag_a_value = 2'b00;
    tag_b_we = 1'b0;
    tag_b_index = 3'd0;
    tag_b_value = 2'b00;
    tag_pop_count = 2'd0;
    if (reset) begin
        control_word <= 16'h037f;
        status_flags <= 16'h0000;
        top <= 3'd0;
        last_fop <= 11'h000;
        command_pending <= 1'b0;
        command_fop <= 11'h000;
        direct_m32_pending <= 1'b0;
        direct_m32_fop_r <= 11'h000;
        direct_m32_data_r <= 32'h0;
        stack_addr_a <= 3'd0;
        stack_addr_b <= 3'd1;
        stack_write_a <= 1'b0;
        stack_write_b <= 1'b0;
        stack_write_data_a <= 80'h0;
        stack_write_data_b <= 80'h0;
        rx_kind <= RX_NONE;
        rx_index <= 5'd0;
        rx_payload <= 80'h0;
        rx_byte_count <= 4'd0;
        rx_state_shift <= '0;
        tx_kind <= TX_NONE;
        tx_count <= 2'd0;
        tx_last_be <= 4'hf;
        tx_index <= 5'd0;
        tx_generation_done <= 1'b0;
        tx_byte_offset <= 3'd0;
        tx_state_shift <= '0;
        status_read_pending <= 1'b0;
        command_complete_pulse <= 1'b0;
        pereq_release_hold <= 2'b00;
        push_pending <= 1'b0;
        push_pending_raw <= 80'h0;
        push_pending_tag <= 2'b11;
        memory_math_pending <= 1'b0;
        memory_math_mul <= 1'b0;
        memory_math_div <= 1'b0;
        memory_math_compare <= 1'b0;
        memory_math_subtract <= 1'b0;
        memory_math_reverse <= 1'b0;
        memory_math_pop <= 1'b0;
        store_pending <= 1'b0;
        store_integer <= 1'b0;
        store_width <= 2'd0;
        store_pop <= 1'b0;
        store_source_empty <= 1'b0;
        store_source <= x87_empty();
        store_source_raw <= 80'h0;
        store_bcd <= 1'b0;
        bcd_convert_pending <= 1'b0;
        bcd_shift_count <= 7'd0;
        bcd_sign <= 1'b0;
        pop_pending <= 1'b0;
        result_write_pending <= 1'b0;
        result_write_index <= 3'd0;
        result_write_raw <= 80'h0;
        v2_exec_pending <= 1'b0;
        v2_exec_op <= X87_CONVERT_FLD_M32;
        v2_exec_owner <= EXEC_NONE;
        v2_exec_size <= 2'd0;
        v2_exec_transfer <= 64'h0;
        arith_compare <= 1'b0;
        arith_quiet_compare <= 1'b0;
        arith_write_result <= 1'b0;
        arith_pop_count <= 2'd0;
        arith_dest_index <= 3'd0;
        arith_operand_a <= x87_empty();
        arith_operand_b <= x87_empty();
        trans_cosine <= 1'b0;
        trans_tangent_pair <= 1'b0;
        trans_atan2 <= 1'b0;
        fptan_trans_pending <= 1'b0;
        fptan_div_pending <= 1'b0;
        fptan_push_after_result <= 1'b0;
        fprem_phase <= FPREM_IDLE;
        fprem_dividend <= x87_empty();
        fprem_divisor <= x87_empty();
        fprem_quotient_bits <= 3'b000;
        fscale_phase <= FSCALE_IDLE;
        fscale_value <= x87_empty();
        fscale_shift <= '0;
        fscale_shift_count <= '0;
        fscale_sign <= 1'b0;
        fscale_delta <= '0;
        logexp_phase <= LOGEXP_IDLE;
        logexp_fyl2x <= 1'b0;
        logexp_input <= x87_empty();
        logexp_multiplier <= x87_empty();
        logexp_argument_shift <= '0;
        logexp_argument_shift_count <= '0;
        logexp_address <= 10'd0;
        logexp_base_q52 <= '0;
        logexp_delta_q52 <= '0;
        logexp_fraction <= '0;
        logexp_offset_q52 <= '0;
        logexp_interpolated_q52 <= '0;
        logexp_fixed_q52 <= '0;
        logexp_normal_magnitude <= '0;
        logexp_normal_exp <= '0;
        logexp_normal_sign <= 1'b0;
        logexp_normal_guard <= 1'b0;
        logexp_normal_round <= 1'b0;
        logexp_normal_sticky <= 1'b0;
        logexp_result <= x87_empty();
        read_resp_valid <= 1'b0;
        read_resp_data <= 32'h0;
        clear_stack();
    end else begin
        read_resp_valid <= 1'b0;
        command_complete_pulse <= 1'b0;
        stack_write_a <= 1'b0;
        stack_write_b <= 1'b0;
        pereq_release_hold <= {1'b0, pereq_release_hold[1]};

        if (direct_m32_valid && direct_m32_ready) begin
            direct_m32_pending <= 1'b1;
            direct_m32_fop_r <= direct_m32_fop;
            direct_m32_data_r <= direct_m32_data;
        end

        // Transfer conversion and TOP-dependent stack selection are separate
        // cycles. PEREQ keeps the CPU stalled until this commit completes.
        if (push_pending) begin
            if (memory_math_pending) begin
                memory_math_pending <= 1'b0;
                if (stack_empty(st0_index)) begin
                    raise_stack_fault(1'b0);
                    if (memory_math_compare) begin
                        status_flags[14] <= 1'b1;
                        status_flags[10] <= 1'b1;
                        status_flags[8] <= 1'b1;
                    end
                    if (control_word[0]) begin
                        if (!memory_math_compare)
                            write_stack(st0_index, x87_indefinite());
                        if (memory_math_pop)
                            pop_value();
                    end
                end else begin
                    command_complete_pulse <= 1'b0;
                    arith_compare <= memory_math_compare;
                    arith_quiet_compare <= 1'b0;
                    arith_write_result <= !memory_math_compare;
                    arith_pop_count <= {1'b0, memory_math_pop};
                    arith_dest_index <= st0_index;
                    arith_operand_a <= memory_math_reverse
                                     ? push_pending_value : stack_read_data_a;
                    arith_operand_b <= memory_math_reverse
                                     ? stack_read_data_a : push_pending_value;
                    v2_exec_op <= memory_math_div
                        ? X87_ARITH_DIV
                        : memory_math_mul
                        ? X87_ARITH_MUL
                        : memory_math_compare
                        ? X87_ARITH_COMPARE
                        : memory_math_subtract ? X87_ARITH_SUB
                                               : X87_ARITH_ADD;
                    v2_exec_owner <= EXEC_MATH;
                    v2_exec_size <= 2'd0;
                    v2_exec_transfer <= 64'h0;
                    v2_exec_pending <= 1'b1;
                end
            end else begin
                push_raw_tagged(push_pending_raw, push_pending_tag);
            end
            push_pending <= 1'b0;
        end

        if (store_pending) begin
            if (store_bcd) begin
                v2_exec_op <= X87_CONVERT_FIST;
                v2_exec_owner <= EXEC_STORE;
                v2_exec_size <= 2'd2;
                arith_operand_a <= store_source;
                v2_exec_transfer <= 64'h0;
                v2_exec_pending <= 1'b1;
            end else if (!store_integer && (store_width == 2'd2)) begin
                logic [79:0] store_m80_value;
                store_m80_value = store_source_raw;
                tx_state_shift <= {80'h0, store_m80_value};
                tx_count <= 2'd3;
                tx_last_be <= 4'h3;
                tx_index <= 5'd0;
                tx_kind <= TX_VALUE;
                tx_generation_done <= 1'b0;
                if (store_pop && (!store_source_empty || control_word[0]))
                    pop_pending <= 1'b1;
            end else begin
                v2_exec_op <= store_integer ? X87_CONVERT_FIST
                              : (store_width == 2'd0)
                              ? X87_CONVERT_FST_M32
                              : X87_CONVERT_FST_M64;
                v2_exec_owner <= EXEC_STORE;
                v2_exec_size <= store_width;
                arith_operand_a <= store_source;
                v2_exec_transfer <= 64'h0;
                v2_exec_pending <= 1'b1;
            end
            store_pending <= 1'b0;
        end

        if (v2_exec_start) begin
            v2_exec_pending <= 1'b0;
        end

        if (v2_exec_done) begin
            case (v2_exec_commit)
                X87_COMMIT_PUSH: begin
                    push_pending_raw <= x87_to_m80(v2_exec_result);
                    push_pending_tag <= x87_tag(v2_exec_result);
                    push_pending <= 1'b1;
                    if (v2_exec_invalid)
                        raise_invalid();
                end
                X87_COMMIT_TRANSFER: begin
                    if (store_bcd) begin
                        logic [63:0] bcd_magnitude;
                        bcd_magnitude = v2_exec_transfer_out[63]
                                      ? (~v2_exec_transfer_out + 64'd1)
                                      : v2_exec_transfer_out;
                        if (v2_exec_invalid ||
                            (bcd_magnitude > 64'd999999999999999999)) begin
                            tx_state_shift <= {
                                80'h0, 80'hffff_c000_0000_0000_0000};
                            tx_count <= 2'd3;
                            tx_last_be <= 4'h3;
                            tx_index <= 5'd0;
                            tx_kind <= TX_VALUE;
                            tx_generation_done <= 1'b0;
                            store_bcd <= 1'b0;
                            if (!v2_exec_invalid)
                                raise_invalid();
                            if (store_pop && control_word[0])
                                pop_pending <= 1'b1;
                        end else begin
                            tx_state_shift <= {96'h0, bcd_magnitude};
                            bcd_shift_count <= 7'd64;
                            bcd_sign <= v2_exec_transfer_out[63];
                            bcd_convert_pending <= 1'b1;
                        end
                    end else begin
                        tx_state_shift <= {96'h0, v2_exec_transfer_out};
                        tx_count <= ((store_integer && (store_width == 2'd2)) ||
                                     (!store_integer && (store_width == 2'd1)))
                                  ? 2'd2 : 2'd1;
                        tx_last_be <= (store_integer && (store_width == 2'd0))
                                    ? 4'h3 : 4'hf;
                        tx_index <= 5'd0;
                        tx_kind <= TX_VALUE;
                        tx_generation_done <= 1'b0;
                    end
                    if (v2_exec_invalid)
                        raise_invalid();
                    if (v2_exec_overflow) begin
                        status_flags[3] <= 1'b1;
                        if (!control_word[3]) begin
                            status_flags[7] <= 1'b1;
                            status_flags[15] <= 1'b1;
                        end
                    end
                    if (v2_exec_underflow) begin
                        status_flags[4] <= 1'b1;
                        if (!control_word[4]) begin
                            status_flags[7] <= 1'b1;
                            status_flags[15] <= 1'b1;
                        end
                    end
                    if (v2_exec_inexact) begin
                        status_flags[5] <= 1'b1;
                        if (!control_word[5]) begin
                            status_flags[7] <= 1'b1;
                            status_flags[15] <= 1'b1;
                        end
                    end
                    if (!store_bcd && store_pop &&
                        (store_integer
                         ? (!(v2_exec_invalid || store_source_empty) ||
                            control_word[0])
                         : (!store_source_empty || control_word[0])))
                        pop_pending <= 1'b1;
                end
                default: ;
            endcase
        end

        if (bcd_convert_pending) begin
            tx_state_shift[135:0] <= {bcd_adjusted[70:0], tx_state_shift[63:0], 1'b0};
            bcd_shift_count <= bcd_shift_count - 7'd1;
            if (bcd_shift_count == 7'd1) begin
                tx_state_shift <= {
                    80'h0, {bcd_sign, 7'h00,
                            bcd_adjusted[70:0], tx_state_shift[63]}};
                tx_count <= 2'd3;
                tx_last_be <= 4'h3;
                tx_index <= 5'd0;
                tx_kind <= TX_VALUE;
                tx_generation_done <= 1'b0;
                bcd_convert_pending <= 1'b0;
                store_bcd <= 1'b0;
                if (store_pop && (!store_source_empty || control_word[0]))
                    pop_pending <= 1'b1;
            end
        end

        if (pop_pending) begin
            pop_value();
            pop_pending <= 1'b0;
        end

        if (result_write_pending) begin
            write_stack_raw(result_write_index, result_write_raw);
            result_write_pending <= 1'b0;
        end

        // FPTAN commits tan(x) to the old ST0 before pushing the architectural
        // 1.0 result. Keeping these as separate stack-RAM cycles avoids a
        // second write-port dependency on the normal result path.
        if (fptan_push_after_result && !result_write_pending &&
            !push_pending) begin
            schedule_push(x87_one());
            fptan_push_after_result <= 1'b0;
        end

        if (trans_done && fptan_trans_pending) begin
            fptan_trans_pending <= 1'b0;
            status_flags[10] <= v2_exec_range_incomplete; // C2

            if (v2_exec_invalid)
                raise_invalid();
            if (v2_exec_denormal_operand) begin
                status_flags[1] <= 1'b1;
                if (!control_word[1]) begin
                    status_flags[7] <= 1'b1;
                    status_flags[15] <= 1'b1;
                end
            end

            if (v2_exec_range_incomplete) begin
                command_complete_pulse <= 1'b1;
            end else if (v2_exec_invalid) begin
                if (control_word[0]) begin
                    result_write_index <= arith_dest_index;
                    result_write_raw <= x87_to_m80(v2_exec_result);
                    result_write_pending <= 1'b1;
                    fptan_push_after_result <= 1'b1;
                    command_complete_pulse <= 1'b0;
                end
            end else if (v2_exec_denormal_operand && !control_word[1]) begin
                command_complete_pulse <= 1'b1;
            end else begin
                arith_operand_a <= v2_exec_result;
                arith_operand_b <= v2_exec_auxiliary_result;
                v2_exec_op <= X87_ARITH_DIV;
                v2_exec_owner <= EXEC_MATH;
                v2_exec_size <= 2'd0;
                v2_exec_transfer <= 64'h0;
                v2_exec_pending <= 1'b1;
                fptan_div_pending <= 1'b1;
                command_complete_pulse <= 1'b0;
            end
        end

        if (v2_exec_math_done && fptan_div_pending) begin
            fptan_div_pending <= 1'b0;
            if (!math_unmasked_exception)
                fptan_push_after_result <= 1'b1;
        end

        // FSCALE needs only the truncated integer part of ST(1). Shift its
        // significand one bit per cycle instead of building a 53-bit barrel
        // shifter on the stack-RAM output.
        if (fscale_phase == FSCALE_SHIFT) begin
            fscale_shift <= fscale_shift >> 1;
            fscale_shift_count <= fscale_shift_count - 6'd1;
            if (fscale_shift_count == 6'd1) begin
                fscale_delta <= fscale_sign
                              ? -$signed({1'b0, fscale_shift[31:1]})
                              :  $signed({1'b0, fscale_shift[31:1]});
                fscale_phase <= FSCALE_APPLY;
            end
        end else if (fscale_phase == FSCALE_APPLY) begin
            result_write_index <= st0_index;
            if ((fscale_value.class_id != X87_NORMAL) &&
                (fscale_value.class_id != X87_DENORMAL))
                result_write_raw <= x87_to_m80(fscale_value);
            else if (fscale_scaled_exp >= 33'sh7fff)
                result_write_raw <= {fscale_value.sign, 15'h7fff,
                                     64'h8000_0000_0000_0000};
            else if (fscale_scaled_exp <= 0)
                result_write_raw <= {fscale_value.sign, 79'h0};
            else
                result_write_raw <= {fscale_value.sign,
                                     fscale_scaled_exp[14:0],
                                     fscale_value.sig, 11'h0};
            result_write_pending <= 1'b1;
            fscale_phase <= FSCALE_IDLE;
        end

        // Keep ROM lookup, interpolation, offset, and normalization registered.
        // Normalize one bit per cycle to avoid a wide priority encoder and
        // variable shifter in these low-rate transcendental operations.
        if (logexp_phase == LOGEXP_ARGUMENT_SHIFT) begin
            logexp_argument_shift <= logexp_argument_shift >> 1;
            logexp_argument_shift_count <= logexp_argument_shift_count - 6'd1;
            if (logexp_argument_shift_count == 6'd1) begin
                logexp_address <= logexp_input.sign
                                ? {2'b10, logexp_argument_shift[52:45]}
                                : {2'b01, logexp_argument_shift[52:45]};
                logexp_fraction <= logexp_argument_shift[44:37];
                logexp_phase <= LOGEXP_LOOKUP;
            end
        end else if (logexp_phase == LOGEXP_LOOKUP) begin
            logexp_phase <= LOGEXP_PREPARE;
        end else if (logexp_phase == LOGEXP_PREPARE) begin
            logexp_base_q52 <= $signed({1'b0, logexp_data[99:46]});
            logexp_delta_q52 <= $signed(logexp_data[45:0]);
            if (logexp_fyl2x) begin
                logexp_fraction <= logexp_input.sig[43:36];
                logexp_offset_q52 <= x87_log2_integer_q52(logexp_input);
            end else begin
                logexp_offset_q52 <= -70'sd4503599627370496;
            end
            logexp_phase <= LOGEXP_INTERPOLATE;
        end else if (logexp_phase == LOGEXP_INTERPOLATE) begin
            logexp_interpolated_q52 <= logexp_base_q52 + 55'(
                (logexp_delta_q52 * $signed({1'b0, logexp_fraction})) >>> 8);
            logexp_phase <= LOGEXP_OFFSET;
        end else if (logexp_phase == LOGEXP_OFFSET) begin
            logexp_fixed_q52 <= logexp_offset_q52 +
                {{15{logexp_interpolated_q52[54]}},
                 logexp_interpolated_q52};
            logexp_phase <= LOGEXP_NORMALIZE;
        end else if (logexp_phase == LOGEXP_NORMALIZE) begin
            if (logexp_fixed_q52 == 0) begin
                logexp_result <= x87_zero(1'b0);
                logexp_phase <= LOGEXP_COMMIT;
            end else begin
                logexp_normal_magnitude <= logexp_fixed_q52[69]
                                         ? -logexp_fixed_q52
                                         : logexp_fixed_q52;
                logexp_normal_exp <= 17'sd16383;
                logexp_normal_sign <= logexp_fixed_q52[69];
                logexp_normal_guard <= 1'b0;
                logexp_normal_round <= 1'b0;
                logexp_normal_sticky <= 1'b0;
                logexp_phase <= LOGEXP_NORMALIZE_STEP;
            end
        end else if (logexp_phase == LOGEXP_NORMALIZE_STEP) begin
            if (|logexp_normal_magnitude[69:53]) begin
                logexp_normal_magnitude <= logexp_normal_magnitude >> 1;
                logexp_normal_exp <= logexp_normal_exp + 17'sd1;
                logexp_normal_guard <= logexp_normal_magnitude[0];
                logexp_normal_round <= logexp_normal_guard;
                logexp_normal_sticky <= logexp_normal_sticky |
                                        logexp_normal_round;
            end else if (!logexp_normal_magnitude[52]) begin
                logexp_normal_magnitude <= logexp_normal_magnitude << 1;
                logexp_normal_exp <= logexp_normal_exp - 17'sd1;
            end else begin
                logexp_result.sign <= logexp_normal_sign;
                logexp_result.exp <= logexp_normal_exp[14:0];
                logexp_result.sig <= logexp_normal_magnitude[52:0];
                logexp_result.class_id <= X87_NORMAL;
                logexp_result.guard_bit <= logexp_normal_guard;
                logexp_result.round_bit <= logexp_normal_round;
                logexp_result.sticky_bit <= logexp_normal_sticky;
                logexp_phase <= LOGEXP_COMMIT;
            end
        end else if (logexp_phase == LOGEXP_COMMIT) begin
            logexp_phase <= LOGEXP_IDLE;
            if (logexp_fyl2x) begin
                arith_compare <= 1'b0;
                arith_write_result <= 1'b1;
                arith_pop_count <= 2'd1;
                arith_dest_index <= top + 3'd1;
                arith_operand_a <= logexp_multiplier;
                arith_operand_b <= logexp_result;
                v2_exec_op <= X87_ARITH_MUL;
                v2_exec_owner <= EXEC_MATH;
                v2_exec_size <= 2'd0;
                v2_exec_transfer <= 64'h0;
                v2_exec_pending <= 1'b1;
            end else begin
                result_write_index <= st0_index;
                result_write_raw <= x87_to_m80(logexp_result);
                result_write_pending <= 1'b1;
                if ((logexp_input.class_id != X87_ZERO) &&
                    !((logexp_input.exp == 15'h3fff) &&
                      (logexp_input.sig == {1'b1, 52'h0})))
                    status_flags[5] <= 1'b1;
            end
        end

        // FPREM reuses the existing divide, round-to-integer, multiply, and
        // subtract microprograms. The quotient is rounded toward zero, and
        // its low three bits become C0/C3/C1 after the remainder commits.
        if (v2_exec_math_done && (fprem_phase != FPREM_IDLE)) begin
            case (fprem_phase)
                FPREM_DIVIDE: begin
                    arith_operand_a <= v2_exec_result;
                    arith_operand_b <= x87_empty();
                    v2_exec_op <= X87_CONVERT_FRNDINT;
                    v2_exec_owner <= EXEC_MATH;
                    v2_exec_size <= 2'd0;
                    v2_exec_transfer <= 64'h0;
                    v2_exec_pending <= 1'b1;
                    fprem_phase <= FPREM_ROUND;
                end
                FPREM_ROUND: begin
                    fprem_quotient_bits <= x87_integer_low3(v2_exec_result);
                    arith_operand_a <= v2_exec_result;
                    arith_operand_b <= fprem_divisor;
                    v2_exec_op <= X87_ARITH_MUL;
                    v2_exec_owner <= EXEC_MATH;
                    v2_exec_size <= 2'd0;
                    v2_exec_transfer <= 64'h0;
                    v2_exec_pending <= 1'b1;
                    fprem_phase <= FPREM_MULTIPLY;
                end
                FPREM_MULTIPLY: begin
                    arith_operand_a <= fprem_dividend;
                    arith_operand_b <= v2_exec_result;
                    v2_exec_op <= X87_ARITH_SUB;
                    v2_exec_owner <= EXEC_MATH;
                    v2_exec_size <= 2'd0;
                    v2_exec_transfer <= 64'h0;
                    v2_exec_pending <= 1'b1;
                    fprem_phase <= FPREM_SUBTRACT;
                end
                FPREM_SUBTRACT: begin
                    fprem_phase <= FPREM_IDLE;
                    status_flags[14] <= fprem_quotient_bits[1]; // C3 = Q1
                    status_flags[10] <= 1'b0;                   // Complete
                    status_flags[9] <= fprem_quotient_bits[0]; // C1 = Q0
                    status_flags[8] <= fprem_quotient_bits[2]; // C0 = Q2
                    result_write_index <= st0_index;
                    result_write_raw <= x87_to_m80(v2_exec_result);
                    result_write_pending <= 1'b1;
                    command_complete_pulse <= 1'b0;
                end
                default: ;
            endcase
        end

        if (math_done) begin
            command_complete_pulse <= 1'b1;
            status_flags[9] <= v2_exec_math_done &&
                               (v2_exec_op != X87_ARITH_DIV) &&
                               (v2_exec_op != X87_ARITH_SQRT) &&
                               v2_exec_rounded_up;

            if (v2_exec_math_done && arith_compare) begin
                status_flags[14] <= v2_compare_equal ||
                                    v2_compare_unordered; // C3
                status_flags[10] <= v2_compare_unordered; // C2
                status_flags[8] <= v2_compare_less ||
                                   v2_compare_unordered;  // C0
            end

            if (trans_done)
                status_flags[10] <= v2_exec_range_incomplete; // C2

            if (math_invalid)
                raise_invalid();

            if (math_denormal_operand) begin
                status_flags[1] <= 1'b1; // DE
                if (!control_word[1]) begin
                    status_flags[7] <= 1'b1;
                    status_flags[15] <= 1'b1;
                end
            end

            if (math_divide_by_zero) begin
                status_flags[2] <= 1'b1; // ZE
                if (!control_word[2]) begin
                    status_flags[7] <= 1'b1;
                    status_flags[15] <= 1'b1;
                end
            end

            if (math_overflow) begin
                status_flags[3] <= 1'b1; // OE
                if (!control_word[3]) begin
                    status_flags[7] <= 1'b1;
                    status_flags[15] <= 1'b1;
                end
            end

            if (math_underflow) begin
                status_flags[4] <= 1'b1; // UE
                if (!control_word[4]) begin
                    status_flags[7] <= 1'b1;
                    status_flags[15] <= 1'b1;
                end
            end

            if (math_inexact) begin
                status_flags[5] <= 1'b1; // PE
                if (!control_word[5]) begin
                    status_flags[7] <= 1'b1;
                    status_flags[15] <= 1'b1;
                end
            end

            // A masked invalid operation retires its indefinite/quiet-NaN
            // result and compare pop. An unmasked invalid leaves the stack.
            if (!math_unmasked_exception && !math_range_incomplete) begin
                if (arith_write_result &&
                    (v2_exec_commit == X87_COMMIT_REPLACE_ST0)) begin
                    result_write_index <= arith_dest_index;
                    result_write_raw <= x87_to_m80(math_result);
                    result_write_pending <= 1'b1;
                    command_complete_pulse <= 1'b0;
                end
                if (arith_pop_count != 0) begin
                    pop_tags(arith_pop_count);
                    top <= top + arith_pop_count;
                end
            end
        end

        if (core_cmd_valid && core_cmd_ready) begin
            last_fop <= core_cmd_fop;
            command_fop <= core_cmd_fop;
            command_pending <= 1'b1;
            stack_addr_a <= top;
            stack_addr_b <= ((fop_decode_key(core_cmd_fop) == 11'h530) ||
                             (core_cmd_fop == 11'h1f1) ||
                             (core_cmd_fop == 11'h1f3) ||
                             (core_cmd_fop == 11'h1f8) ||
                             (core_cmd_fop == 11'h1fd))
                          ? top + 3'd1 : top + core_cmd_fop[2:0];
            if (core_cmd_direct)
                direct_m32_pending <= 1'b0;
        end

        if (word_in_valid && word_in_ready)
            // Keep PEREQ visible through the CPU microcode branch that
            // observes completion, even though the arithmetic side may drain
            // this queued word independently.
            pereq_release_hold <= 2'b11;

        // Stack operands are synchronous RAM outputs captured from the command
        // acceptance cycle. Execute only after both ports have returned.
        if (command_pending) begin
            command_pending <= 1'b0;
            command_complete_pulse <= 1'b1;
            status_read_pending <= command_decode.status_pending;
            rx_kind <= RX_NONE;
            rx_index <= 5'd0;
            rx_payload <= 80'h0;
            rx_byte_count <= 4'd0;
            tx_kind <= TX_NONE;
            tx_index <= 5'd0;
            tx_byte_offset <= 3'd0;
            tx_generation_done <= 1'b0;

            case (command_decode.action)
                X87_CMD_FNINIT: begin
                    control_word <= 16'h037f;
                    status_flags <= 16'h0000;
                    top <= 3'd0;
                    clear_stack();
                end
                X87_CMD_FNCLEX: begin
                    status_flags[7:0] <= 8'h00;
                    status_flags[15] <= 1'b0;
                end
                X87_CMD_FCHS: begin
                    if (stack_empty(st0_index)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0])
                            begin
                                result_write_index <= st0_index;
                                result_write_raw <= x87_to_m80(x87_indefinite());
                                result_write_pending <= 1'b1;
                                command_complete_pulse <= 1'b0;
                            end
                    end else begin
                        result_write_index <= st0_index;
                        result_write_raw <= {
                            !stack_read_raw_a[79], stack_read_raw_a[78:0]};
                        result_write_pending <= 1'b1;
                        command_complete_pulse <= 1'b0;
                    end
                end
                X87_CMD_FABS: begin
                    if (stack_empty(st0_index)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0])
                            begin
                                result_write_index <= st0_index;
                                result_write_raw <= x87_to_m80(x87_indefinite());
                                result_write_pending <= 1'b1;
                                command_complete_pulse <= 1'b0;
                            end
                    end else begin
                        result_write_index <= st0_index;
                        result_write_raw <= {1'b0, stack_read_raw_a[78:0]};
                        result_write_pending <= 1'b1;
                        command_complete_pulse <= 1'b0;
                    end
                end
                X87_CMD_FXAM: begin
                    status_flags[9] <= stack_empty(st0_index)
                                     ? 1'b0 : stack_read_data_a.sign;
                    case (stack_empty(st0_index)
                            ? X87_EMPTY : stack_read_data_a.class_id)
                        X87_NAN: begin
                            status_flags[14] <= 1'b0;
                            status_flags[10] <= 1'b0;
                            status_flags[8] <= 1'b1;
                        end
                        X87_NORMAL: begin
                            status_flags[14] <= 1'b0;
                            status_flags[10] <= 1'b1;
                            status_flags[8] <= 1'b0;
                        end
                        X87_INFINITY: begin
                            status_flags[14] <= 1'b0;
                            status_flags[10] <= 1'b1;
                            status_flags[8] <= 1'b1;
                        end
                        X87_ZERO: begin
                            status_flags[14] <= 1'b1;
                            status_flags[10] <= 1'b0;
                            status_flags[8] <= 1'b0;
                        end
                        X87_EMPTY: begin
                            status_flags[14] <= 1'b1;
                            status_flags[10] <= 1'b0;
                            status_flags[8] <= 1'b1;
                        end
                        default: begin                 // Denormal/unsupported
                            status_flags[14] <= 1'b1;
                            status_flags[10] <= 1'b1;
                            status_flags[8] <= 1'b0;
                        end
                    endcase
                end
                X87_CMD_PUSH_CONST: begin
                    case (command_decode.argument)
                        4'd0: schedule_push(x87_one());       // FLD1
                        4'd1: schedule_push_raw(              // FLDL2T
                            control_word[11:10] == 2'b10
                                ? 80'h4000_d49a784bcd1b8aff
                                : 80'h4000_d49a784bcd1b8afe);
                        4'd2: schedule_push_raw(              // FLDL2E
                            !control_word[10]
                                ? 80'h3fff_b8aa3b295c17f0bc
                                : 80'h3fff_b8aa3b295c17f0bb);
                        4'd3: schedule_push_raw(              // FLDPI
                            !control_word[10]
                                ? 80'h4000_c90fdaa22168c235
                                : 80'h4000_c90fdaa22168c234);
                        4'd4: schedule_push_raw(              // FLDLG2
                            !control_word[10]
                                ? 80'h3ffd_9a209a84fbcff799
                                : 80'h3ffd_9a209a84fbcff798);
                        4'd5: schedule_push_raw(              // FLDLN2
                            !control_word[10]
                                ? 80'h3ffe_b17217f7d1cf79ac
                                : 80'h3ffe_b17217f7d1cf79ab);
                        default: schedule_push(x87_zero(1'b0)); // FLDZ
                    endcase
                end
                X87_CMD_FSQRT: begin
                    if (stack_empty(st0_index)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0]) begin
                            result_write_index <= st0_index;
                            result_write_raw <= x87_to_m80(x87_indefinite());
                            result_write_pending <= 1'b1;
                            command_complete_pulse <= 1'b0;
                        end
                    end else begin
                        command_complete_pulse <= 1'b0;
                        arith_compare <= 1'b0;
                        arith_write_result <= 1'b1;
                        arith_pop_count <= 2'd0;
                        arith_dest_index <= st0_index;
                        arith_operand_a <= stack_read_data_a;
                        arith_operand_b <= x87_empty();
                        v2_exec_op <= X87_ARITH_SQRT;
                        v2_exec_owner <= EXEC_MATH;
                        v2_exec_size <= 2'd0;
                        v2_exec_transfer <= 64'h0;
                        v2_exec_pending <= 1'b1;
                    end
                end
                X87_CMD_FPTAN: begin
                    if (stack_empty(st0_index)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0]) begin
                            result_write_index <= st0_index;
                            result_write_raw <= x87_to_m80(x87_indefinite());
                            result_write_pending <= 1'b1;
                            fptan_push_after_result <= 1'b1;
                            command_complete_pulse <= 1'b0;
                        end
                    end else if (!stack_empty(top - 3'd1)) begin
                        logic [2:0] new_top;

                        new_top = top - 3'd1;
                        raise_stack_fault(1'b1);
                        if (control_word[0]) begin
                            write_stack(top, x87_indefinite());
                            stack_addr_b <= new_top;
                            stack_write_data_b <= x87_to_m80(x87_indefinite());
                            stack_write_b <= 1'b1;
                            set_tag_b(new_top, x87_tag(x87_indefinite()));
                            top <= new_top;
                        end
                    end else begin
                        command_complete_pulse <= 1'b0;
                        arith_compare <= 1'b0;
                        arith_write_result <= 1'b1;
                        arith_pop_count <= 2'd0;
                        arith_dest_index <= st0_index;
                        arith_operand_a <= stack_read_data_a;
                        arith_operand_b <= x87_empty();
                        trans_cosine <= 1'b0;
                        trans_tangent_pair <= 1'b1;
                        trans_atan2 <= 1'b0;
                        v2_exec_op <= X87_ARITH_TRANS;
                        v2_exec_owner <= EXEC_MATH;
                        v2_exec_size <= 2'd0;
                        v2_exec_transfer <= 64'h0;
                        v2_exec_pending <= 1'b1;
                        fptan_trans_pending <= 1'b1;
                    end
                end
                X87_CMD_FPATAN: begin
                    if (stack_empty(st0_index) ||
                        stack_empty(top + 3'd1)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0]) begin
                            result_write_index <= top + 3'd1;
                            result_write_raw <= x87_to_m80(x87_indefinite());
                            result_write_pending <= 1'b1;
                            pop_tags(2'd1);
                            top <= top + 3'd1;
                            command_complete_pulse <= 1'b0;
                        end
                    end else begin
                        command_complete_pulse <= 1'b0;
                        arith_compare <= 1'b0;
                        arith_write_result <= 1'b1;
                        arith_pop_count <= 2'd1;
                        arith_dest_index <= top + 3'd1;
                        arith_operand_a <= stack_read_data_b; // Y = ST(1)
                        arith_operand_b <= stack_read_data_a; // X = ST(0)
                        trans_cosine <= 1'b0;
                        trans_tangent_pair <= 1'b0;
                        trans_atan2 <= 1'b1;
                        v2_exec_op <= X87_ARITH_TRANS;
                        v2_exec_owner <= EXEC_MATH;
                        v2_exec_size <= 2'd0;
                        v2_exec_transfer <= 64'h0;
                        v2_exec_pending <= 1'b1;
                    end
                end
                X87_CMD_FYL2X: begin
                    if (stack_empty(st0_index) ||
                        stack_empty(top + 3'd1)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0]) begin
                            write_stack(top + 3'd1, x87_indefinite());
                            pop_value();
                        end
                    end else if (stack_read_data_a.sign ||
                                 (stack_read_data_a.class_id == X87_ZERO)) begin
                        raise_invalid();
                        if (control_word[0]) begin
                            write_stack(top + 3'd1, x87_indefinite());
                            pop_value();
                        end
                    end else begin
                        command_complete_pulse <= 1'b0;
                        logexp_fyl2x <= 1'b1;
                        logexp_input <= stack_read_data_a;
                        logexp_multiplier <= stack_read_data_b;
                        logexp_address <= {2'b00,
                                           stack_read_data_a.sig[51:44]};
                        logexp_phase <= LOGEXP_LOOKUP;
                    end
                end
                X87_CMD_F2XM1: begin
                    if (stack_empty(st0_index)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0])
                            write_stack(st0_index, x87_indefinite());
                    end else if ((stack_read_data_a.exp > 15'h3fff) ||
                                 ((stack_read_data_a.exp == 15'h3fff) &&
                                  (stack_read_data_a.sig !=
                                   {1'b1, 52'h0}))) begin
                        status_flags[10] <= 1'b1; // C2: range incomplete
                    end else begin
                        status_flags[10] <= 1'b0;
                        command_complete_pulse <= 1'b0;
                        logexp_fyl2x <= 1'b0;
                        logexp_input <= stack_read_data_a;
                        if (stack_read_data_a.exp < 15'd16331) begin
                            logexp_address <= stack_read_data_a.sign
                                            ? 10'd512 : 10'd256;
                            logexp_fraction <= 8'h00;
                            logexp_phase <= LOGEXP_LOOKUP;
                        end else if (stack_read_data_a.exp == 15'd16383) begin
                            logexp_address <= stack_read_data_a.sign
                                            ? 10'd769 : 10'd768;
                            logexp_fraction <= 8'h00;
                            logexp_phase <= LOGEXP_LOOKUP;
                        end else begin
                            logexp_argument_shift <= stack_read_data_a.sig;
                            logexp_argument_shift_count <= 6'(
                                15'd16383 - stack_read_data_a.exp);
                            logexp_phase <= LOGEXP_ARGUMENT_SHIFT;
                        end
                    end
                end
                X87_CMD_FSCALE: begin
                    if (stack_empty(st0_index) ||
                        stack_empty(top + 3'd1)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0])
                            write_stack(st0_index, x87_indefinite());
                    end else begin
                        fscale_value <= stack_read_data_a;
                        fscale_sign <= stack_read_data_b.sign;
                        if ((stack_read_data_a.class_id != X87_NORMAL) &&
                            (stack_read_data_a.class_id != X87_DENORMAL)) begin
                            fscale_delta <= 32'sd0;
                            fscale_phase <= FSCALE_APPLY;
                        end else if ((stack_read_data_b.class_id == X87_ZERO) ||
                                     (stack_read_data_b.exp < 15'd16383)) begin
                            fscale_delta <= 32'sd0;
                            fscale_phase <= FSCALE_APPLY;
                        end else if (stack_read_data_b.exp > 15'd16413) begin
                            fscale_delta <= stack_read_data_b.sign
                                          ? -32'sh7fff_ffff
                                          :  32'sh7fff_ffff;
                            fscale_phase <= FSCALE_APPLY;
                        end else begin
                            fscale_shift <= stack_read_data_b.sig;
                            fscale_shift_count <= 6'(
                                15'd16435 - stack_read_data_b.exp);
                            fscale_phase <= FSCALE_SHIFT;
                        end
                        command_complete_pulse <= 1'b0;
                    end
                end
                X87_CMD_FPREM: begin
                    if (stack_empty(st0_index) ||
                        stack_empty(top + 3'd1)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0])
                            write_stack(st0_index, x87_indefinite());
                    end else begin
                        command_complete_pulse <= 1'b0;
                        arith_compare <= 1'b0;
                        arith_write_result <= 1'b0;
                        arith_pop_count <= 2'd0;
                        fprem_dividend <= stack_read_data_a;
                        fprem_divisor <= stack_read_data_b;
                        arith_operand_a <= stack_read_data_a;
                        arith_operand_b <= stack_read_data_b;
                        v2_exec_op <= X87_ARITH_DIV;
                        v2_exec_owner <= EXEC_MATH;
                        v2_exec_size <= 2'd0;
                        v2_exec_transfer <= 64'h0;
                        v2_exec_pending <= 1'b1;
                        fprem_phase <= FPREM_DIVIDE;
                    end
                end
                X87_CMD_TRIG: begin                    // FSIN / FCOS
                    if (stack_empty(st0_index)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0]) begin
                            result_write_index <= st0_index;
                            result_write_raw <= x87_to_m80(x87_indefinite());
                            result_write_pending <= 1'b1;
                            command_complete_pulse <= 1'b0;
                        end
                    end else begin
                        command_complete_pulse <= 1'b0;
                        arith_compare <= 1'b0;
                        arith_write_result <= 1'b1;
                        arith_pop_count <= 2'd0;
                        arith_dest_index <= st0_index;
                        arith_operand_a <= stack_read_data_a;
                        arith_operand_b <= x87_empty();
                        trans_cosine <= command_decode.argument[0];
                        trans_tangent_pair <= 1'b0;
                        trans_atan2 <= 1'b0;
                        v2_exec_op <= X87_ARITH_TRANS;
                        v2_exec_owner <= EXEC_MATH;
                        v2_exec_size <= 2'd0;
                        v2_exec_transfer <= 64'h0;
                        v2_exec_pending <= 1'b1;
                    end
                end
                X87_CMD_FRNDINT: begin
                    if (stack_empty(st0_index)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0]) begin
                            result_write_index <= st0_index;
                            result_write_raw <= x87_to_m80(x87_indefinite());
                            result_write_pending <= 1'b1;
                            command_complete_pulse <= 1'b0;
                        end
                    end else begin
                        command_complete_pulse <= 1'b0;
                        arith_compare <= 1'b0;
                        arith_write_result <= 1'b1;
                        arith_pop_count <= 2'd0;
                        arith_dest_index <= st0_index;
                        v2_exec_op <= X87_CONVERT_FRNDINT;
                        v2_exec_owner <= EXEC_MATH;
                        v2_exec_size <= 2'd0;
                        arith_operand_a <= stack_read_data_a;
                        v2_exec_transfer <= 64'h0;
                        v2_exec_pending <= 1'b1;
                    end
                end
                X87_CMD_FDECSTP: top <= top - 3'd1;
                X87_CMD_FINCSTP: top <= top + 3'd1;
                X87_CMD_TX_ENV: begin                 // FNSTENV/FSTENV
                    tx_kind <= TX_ENV;
                    tx_generation_done <= 1'b0;
                    command_complete_pulse <= 1'b0;
                end
                X87_CMD_TX_STATE: begin               // FNSAVE/FSAVE
                    tx_kind <= TX_STATE;
                    tx_generation_done <= 1'b0;
                    command_complete_pulse <= 1'b0;
                    tx_state_shift <= pack_state_pair(
                        stack_read_raw_a, stack_read_raw_b, top);
                end
                X87_CMD_RX_ENV: rx_kind <= RX_ENV;     // FLDENV
                X87_CMD_RX_STATE: rx_kind <= RX_STATE; // FRSTOR
                X87_CMD_ARITH: begin
                    // Register arithmetic and comparisons use the synchronous
                    // stack outputs captured with this command.
                    if (stack_empty(st0_index) ||
                        (command_decode.needs_sti &&
                         stack_empty(cmd_st_index))) begin
                        raise_stack_fault(1'b0);
                        if (command_decode.compare) begin
                            status_flags[14] <= 1'b1;
                            status_flags[10] <= 1'b1;
                            status_flags[8] <= 1'b1;
                        end
                        if (control_word[0]) begin
                            if (command_decode.write_result)
                                write_stack(
                                    command_decode.dest_sti
                                        ? cmd_st_index : st0_index,
                                    x87_indefinite());
                            if (command_decode.pop_count != 0) begin
                                pop_tags(command_decode.pop_count);
                                top <= top + command_decode.pop_count;
                            end
                        end
                    end else begin
                        command_complete_pulse <= 1'b0;
                        v2_exec_op <= command_decode.exec_op;
                        v2_exec_owner <= EXEC_MATH;
                        v2_exec_size <= 2'd0;
                        v2_exec_transfer <= 64'h0;
                        v2_exec_pending <= 1'b1;
                        arith_compare <= command_decode.compare;
                        arith_quiet_compare <= command_decode.quiet_compare;
                        arith_write_result <= command_decode.write_result;
                        arith_pop_count <= command_decode.pop_count;
                        arith_dest_index <= command_decode.dest_sti
                                          ? cmd_st_index : st0_index;

                        if (!command_decode.needs_sti) begin // FTST uses +0.
                            arith_operand_a <= stack_read_data_a;
                            arith_operand_b <= x87_zero(1'b0);
                        end else if (command_decode.reverse_operands) begin
                            arith_operand_a <= stack_read_data_b;
                            arith_operand_b <= stack_read_data_a;
                        end else begin
                            arith_operand_a <= stack_read_data_a;
                            arith_operand_b <= stack_read_data_b;
                        end
                    end
                end

                // Register stack operations.
                X87_CMD_FLD_ST: begin
                    if (stack_empty(cmd_st_index)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0])
                            push_value(x87_indefinite());
                    end else begin
                        push_raw_tagged(
                            stack_read_raw_b,
                            tag_word[cmd_st_index*2 +: 2]);
                    end
                end
                X87_CMD_FXCH: begin
                    if (stack_empty(st0_index) || stack_empty(cmd_st_index)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0]) begin
                            stack_addr_a <= st0_index;
                            stack_write_data_a <= x87_to_m80(x87_indefinite());
                            stack_write_a <= 1'b1;
                            if (cmd_st_index != st0_index) begin
                                stack_addr_b <= cmd_st_index;
                                stack_write_data_b <= x87_to_m80(x87_indefinite());
                                stack_write_b <= 1'b1;
                            end
                            set_tag_a(st0_index, 2'b10);
                            set_tag_b(cmd_st_index, 2'b10);
                        end
                    end else begin
                        stack_addr_a <= st0_index;
                        stack_write_data_a <= stack_read_raw_b;
                        stack_write_a <= 1'b1;
                        if (cmd_st_index != st0_index) begin
                            stack_addr_b <= cmd_st_index;
                            stack_write_data_b <= stack_read_raw_a;
                            stack_write_b <= 1'b1;
                        end
                        set_tag_a(st0_index, tag_word[cmd_st_index*2 +: 2]);
                        set_tag_b(cmd_st_index, tag_word[st0_index*2 +: 2]);
                    end
                end
                X87_CMD_FFREE:
                    set_tag_a(cmd_st_index, 2'b11);
                X87_CMD_FSTP_ST: begin
                    if (stack_empty(st0_index)) begin
                        raise_stack_fault(1'b0);
                        if (control_word[0]) begin
                            write_stack(cmd_st_index, x87_indefinite());
                            pop_value();
                        end
                    end else begin
                        write_stack_raw(cmd_st_index, stack_read_raw_a);
                        pop_value();
                    end
                end

                X87_CMD_MEMORY_MATH: begin
                    memory_math_pending <= 1'b1;
                    memory_math_mul <= command_decode.exec_op == X87_ARITH_MUL;
                    memory_math_div <= command_decode.exec_op == X87_ARITH_DIV;
                    memory_math_compare <= command_decode.compare;
                    memory_math_subtract <= command_decode.exec_op == X87_ARITH_SUB;
                    memory_math_reverse <= command_decode.reverse_operands;
                    memory_math_pop <= command_decode.pop_count != 0;
                    rx_kind <= rx_kind_t'(command_decode.argument);
                end
                X87_CMD_LOAD:
                    rx_kind <= rx_kind_t'(command_decode.argument);
                X87_CMD_STORE:
                    start_store(
                        command_decode.argument[0],
                        command_decode.argument[2:1],
                        command_decode.argument[3]);
                X87_CMD_STORE_BCD:
                    start_bcd_store();
                default: ;
            endcase
        end

        if ((rx_kind != RX_NONE) && transfer_pop_valid) begin
            rx_payload <= rx_payload_next;
            rx_byte_count <= rx_byte_count_next;
            case (rx_kind)
                RX_CONTROL: begin
                    if (rx_byte_count_next >= 4'd2) begin
                        control_word <= rx_payload_next[15:0];
                        rx_kind <= RX_NONE;
                    end
                end
                RX_M32: begin
                    if (rx_byte_count_next >= 4'd4) begin
                        if (m32_is_normal(rx_payload_next[31:0])) begin
                            push_pending_raw <= normal_m32_to_m80(
                                rx_payload_next[31:0]);
                            push_pending_tag <= 2'b00;
                            push_pending <= 1'b1;
                        end else begin
                            v2_exec_op <= X87_CONVERT_FLD_M32;
                            v2_exec_owner <= EXEC_LOAD;
                            v2_exec_size <= 2'd0;
                            v2_exec_transfer <= {32'h0,
                                                 rx_payload_next[31:0]};
                            v2_exec_pending <= 1'b1;
                        end
                        rx_kind <= RX_NONE;
                    end
                end
                RX_M64: begin
                    if (rx_byte_count_next >= 4'd8) begin
                        v2_exec_op <= X87_CONVERT_FLD_M64;
                        v2_exec_owner <= EXEC_LOAD;
                        v2_exec_size <= 2'd0;
                        v2_exec_transfer <= rx_payload_next[63:0];
                        v2_exec_pending <= 1'b1;
                        rx_kind <= RX_NONE;
                    end
                end
                RX_M80: begin
                    if (rx_byte_count_next >= 4'd10) begin
                        push_pending_raw <= rx_payload_next;
                        push_pending_tag <= stack_tag_from_m80(rx_payload_next);
                        push_pending <= 1'b1;
                        rx_kind <= RX_NONE;
                    end
                end
                RX_I16: begin
                    if (rx_byte_count_next >= 4'd2) begin
                        v2_exec_op <= X87_CONVERT_FILD;
                        v2_exec_owner <= EXEC_LOAD;
                        v2_exec_size <= 2'd0;
                        v2_exec_transfer <= {48'h0, rx_payload_next[15:0]};
                        v2_exec_pending <= 1'b1;
                        rx_kind <= RX_NONE;
                    end
                end
                RX_I32: begin
                    if (rx_byte_count_next >= 4'd4) begin
                        v2_exec_op <= X87_CONVERT_FILD;
                        v2_exec_owner <= EXEC_LOAD;
                        v2_exec_size <= 2'd1;
                        v2_exec_transfer <= {32'h0, rx_payload_next[31:0]};
                        v2_exec_pending <= 1'b1;
                        rx_kind <= RX_NONE;
                    end
                end
                RX_I64: begin
                    if (rx_byte_count_next >= 4'd8) begin
                        v2_exec_op <= X87_CONVERT_FILD;
                        v2_exec_owner <= EXEC_LOAD;
                        v2_exec_size <= 2'd2;
                        v2_exec_transfer <= rx_payload_next[63:0];
                        v2_exec_pending <= 1'b1;
                        rx_kind <= RX_NONE;
                    end
                end
                RX_ENV, RX_STATE: begin
                    if (rx_index < 5'd7) begin
                        accept_environment_word(
                            rx_index[2:0], transfer_pop_data[15:0]);
                        if ((rx_kind == RX_ENV) && (rx_index == 5'd6))
                            rx_kind <= RX_NONE;
                        else
                            rx_index <= rx_index + 5'd1;
                    end else begin
                        case (rx_index)
                            5'd7, 5'd12, 5'd17, 5'd22:
                                rx_state_shift[31:0] <=
                                    transfer_pop_data[31:0];
                            5'd8, 5'd13, 5'd18, 5'd23:
                                rx_state_shift[63:32] <=
                                    transfer_pop_data[31:0];
                            5'd9, 5'd14, 5'd19, 5'd24:
                                rx_state_shift[95:64] <=
                                    transfer_pop_data[31:0];
                            5'd10, 5'd15, 5'd20, 5'd25:
                                rx_state_shift[127:96] <=
                                    transfer_pop_data[31:0];
                            5'd11: commit_state_pair(
                                2'd0, transfer_pop_data[31:0]);
                            5'd16: commit_state_pair(
                                2'd1, transfer_pop_data[31:0]);
                            5'd21: commit_state_pair(
                                2'd2, transfer_pop_data[31:0]);
                            5'd26: begin
                                commit_state_pair(
                                    2'd3, transfer_pop_data[31:0]);
                                rx_kind <= RX_NONE;
                            end
                            default: ;
                        endcase
                        if (rx_index != 5'd26)
                            rx_index <= rx_index + 5'd1;
                    end
                end
                default: ;
            endcase
        end

        // Output generation runs ahead until the shared queue fills. State
        // stream sequencing advances when a word enters the queue, not when
        // the CPU eventually reads it.
        if (tx_produce_fire) begin
            if (tx_kind == TX_STATE) begin
                // Register pairs are packed at indices 6, 11, 16 and 21 from
                // rows read two entries ahead (TOP+0/1, +2/3, +4/5, +6/7).
                case (tx_index)
                    5'd6, 5'd11, 5'd16, 5'd21:
                        tx_state_shift <= pack_state_pair(
                            stack_read_raw_a, stack_read_raw_b, fsave_pair_row);
                    default:
                        if (tx_index >= 5'd7)
                            tx_state_shift <= tx_state_shift >> 32;
                endcase
                case (tx_index)
                    5'd9: begin
                        stack_addr_a <= top + 3'd2;
                        stack_addr_b <= top + 3'd3;
                    end
                    5'd14: begin
                        stack_addr_a <= top + 3'd4;
                        stack_addr_b <= top + 3'd5;
                    end
                    5'd19: begin
                        stack_addr_a <= top + 3'd6;
                        stack_addr_b <= top + 3'd7;
                    end
                    default: ;
                endcase
            end else if (tx_kind == TX_VALUE) begin
                tx_state_shift <= tx_state_shift >> 32;
            end

            if (((tx_kind == TX_VALUE) &&
                 (tx_index + 5'd1 == {3'h0, tx_count})) ||
                ((tx_kind == TX_ENV) && (tx_index == 5'd6)) ||
                ((tx_kind == TX_STATE) && (tx_index == 5'd26))) begin
                tx_generation_done <= 1'b1;
            end else begin
                tx_index <= tx_index + 5'd1;
            end
        end

        if (read_req_valid && read_req_ready) begin
            pereq_release_hold <= 2'b11;
            if (!read_req_data_port) begin
                // FNSTSW has register and memory forms. Other f8
                // miscellaneous reads return the control word; environment
                // streams use fc instead.
                read_resp_data <= fop_reads_status(last_fop)
                                ? {16'h0, status_word}
                                : {16'h0, control_word};
                status_read_pending <= 1'b0;
            end else begin
                read_resp_data <= select_transfer_bytes(
                    transfer_pop_data[31:0], tx_byte_offset, read_req_be);
                if (tx_entry_consumed)
                    tx_byte_offset <= 3'd0;
                else
                    tx_byte_offset <= tx_byte_offset + tx_request_bytes;
            end
            read_resp_valid <= 1'b1;
        end

        // Architectural save side effects occur only after the CPU consumes
        // the final queued word, preserving the previous visible ordering.
        if (tx_consume_fire && tx_generation_done &&
            (transfer_count == 2'd1)) begin
            if (tx_kind == TX_ENV)
                control_word[5:0] <= 6'h3f;
            else if (tx_kind == TX_STATE) begin
                control_word <= 16'h037f;
                status_flags <= 16'h0000;
                top <= 3'd0;
                clear_stack();
            end
            tx_kind <= TX_NONE;
            tx_index <= 5'd0;
            tx_generation_done <= 1'b0;
            tx_byte_offset <= 3'd0;
        end
    end

    // Apply this cycle's tag requests in architectural order.
    begin
        logic [15:0] tag_next;
        tag_next = tag_full_we ? tag_full_value : tag_word;
        if (tag_a_we)
            tag_next[tag_a_index*2 +: 2] = tag_a_value;
        if (tag_b_we)
            tag_next[tag_b_index*2 +: 2] = tag_b_value;
        if (tag_pop_count != 0)
            tag_next[top*2 +: 2] = 2'b11;
        if (tag_pop_count == 2)
            tag_next[(top + 3'd1)*2 +: 2] = 2'b11;
        tag_word <= tag_next;
    end
end

endmodule
