// Seed: 1362036518
module module_0 (
    input id_0,
    output logic id_1,
    inout id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6
    , id_13,
    input id_7,
    output id_8,
    output id_9,
    input logic id_10,
    input logic id_11,
    input id_12
);
  assign id_3[1] = 1'h0;
  logic id_14 = 1;
  always @(1 or(id_4)) begin
    id_2 = 1;
  end
  logic id_15;
  logic id_16 = 1'b0;
  type_26(
      1'b0, id_8
  );
  type_0 id_17 (
      .id_0({1, id_10}),
      .id_1(id_15),
      .id_2(1),
      .id_3(1)
  );
  logic id_18;
  always @(posedge 1) begin
    id_17 = id_13;
  end
endmodule
