Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Tue Jan 26 19:03:09 2016
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xillydemo_control_sets_placed.rpt
| Design       : xillydemo
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   451 |
| Minimum Number of register sites lost to control set restrictions |  1533 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             732 |          244 |
| No           | No                    | Yes                    |              95 |           27 |
| No           | Yes                   | No                     |             590 |          273 |
| Yes          | No                    | No                     |            2794 |          847 |
| Yes          | No                    | Yes                    |              45 |           11 |
| Yes          | Yes                   | No                     |            1411 |          420 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                    |                                                                                              Enable Signal                                                                                              |                                                                                        Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_rden_inv                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o                                                                                                                       |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0378_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o                                                                                                                       |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0422_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0408_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o                                                                                                                       |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | controllor/TEXT_INPUT/RUN                                                                                                                                                                      |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0374_inv                                                                                                                                         |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0422_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0408_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0408_inv                                                                                                                                         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/Reset_OR_DriverANDClockEnable                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0450                                                                                                                                   |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0634_inv3                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0083_inv_0                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0528_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0634_inv                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/M_AXI_AWVALID_w_0                                                                                                                                               |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_valid_0                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0441                                                                                                                                   |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o                                                                                                                   |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0654_inv                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/GND_9_o_GND_9_o_equal_16_o_0                                                                                                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o_0                                                                                               |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0856                                                                                                                                        |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0189                                                                                                                       |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0931_inv                                                                                                                                             |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1036_inv                                                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/misc_ins/n0021                                                                                                                                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/misc_ins/n0023                                                                                                                                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/misc_ins/n0025                                                                                                                                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1055_inv                                                                                                                                             |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1158_inv                                                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_7_ins/quiesce_unitw_7_eof_ack_OR_305_o                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1173_inv                                                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0089                                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0096                                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0147_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0155_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_0                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_0                                                                                                                             |                1 |              1 |
| ~xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_0                                                                                                                               |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/messages_ins/_n0706_inv                                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_6_ins/user_w_audio_wren_d_0                                                                                                                               |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_slave_ins/endian_reg_strobe_endian_reg[31]                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_smb_wren_d_0                                                                                                                                 |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03402                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_1_ins/quiesce_unitw_1_eof_ack_OR_213_o                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1110_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1056_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03581                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_3_ins/quiesce_unitw_3_eof_ack_OR_244_o                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1002_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_rden_inv                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0304                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n03271                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_5_ins/quiesce_unitw_5_eof_ack_OR_264_o                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0948_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_rden_inv                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0333                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n03584                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_6_ins/quiesce_unitw_6_eof_ack_OR_285_o                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0898_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_rden_inv                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0304                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n03112                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0827_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0774_inv                                                                                                                                                |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_rden_inv                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0389_inv1_0                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o                                                                                                                       |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0378_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_9_o                                                                                                                                       |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/messages_ins/_n0731_inv                                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_390_o                                                                                                                       |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0422_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0408_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0399_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_6_ins/Reset_OR_DriverANDClockEnable                                                                                                                       |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                       |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0365_inv                                                                                                                                                   |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_324_o                                                                                                                       | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                     |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_submit_buffer                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0395_inv                                                                                                                                                   |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0422_inv3                                                                                                                                                  |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_396_o                                                                                                                       | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                     |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0365_inv                                                                                                                                                   |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_461_o                                                                                                                       | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_quiesce                                                                                                                                     |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_submit_buffer                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0882_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0928_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0982_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/do_packet_w_inv                                                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1036_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1090_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_55_o_inv1_0                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_57_o_inv1_0                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_61_o_inv1_0                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_63_o_inv1_0                                                                                                                |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                                               |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                                               | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                                                 |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                                                 | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o                                                                                                              |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]                                                                                                                  |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]                                                                                                                  | xillybus_ins/xillybus_core_ins/unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]                                                                                                                   |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o                                                                                                              |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                         |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/ignore_ram                                                                                             |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/m_axi_aresetn_INV_85_o                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0840_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_59_o_inv1_0                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/messages_ins/_n0693_inv                                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0664_inv                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/Mmux_extra_req_needs_extra_MUX_956_o11                                                                                                   |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0395_inv                                                                                                                                                   |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o                                                                                                                       | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                     |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_8_open_GND_18_o_AND_245_o                                                                                                                        |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0819_inv                                                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_submit_buffer                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_390_o                                                                                                              |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/_n0206_inv                                                                                                             | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_ctrl_reg[0]_vga_ctrl_reg[2]                                                                               |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_142_o2                                                                                                                              | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/messages_ins/_n0678_inv                                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/messages_ins/_n0629                                                                                                                                             |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0811_inv                                                                                                                                                |                                                                                                                                                                                                |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_submit_buffer                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o                                                                                                              |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0425                                                                                                                                   |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/messages_ins/_n0656_inv                                                                                                                                                  |                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                      | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]             |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_inv                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/messages_ins/_n0690_inv                                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                      |                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/rd_state_FSM_FFd2-In                                                                                              |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1033_inv                                                                                                                                             |                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/messages_ins/_n0670_inv                                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                 |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0192                                                                                                                       |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                      |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                      | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]             |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | smbus_ins/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                               | xillybus_ins/xillybus_core_ins/messages_ins/quiesce                                                                                                                                            |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/messages_ins/_n0675_inv                                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101                                                                                                              |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0116_inv                                                                                                        |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                     |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                         |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/m_axi_aresetn_INV_85_o                                                                            |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o                                                                                                            |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | audio_ins/fifo_wr_en1                                                                                                                                                                                   | audio_ins/record_count[4]_i_1_n_0                                                                                                                                                              |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_7_ins/unitr_7_quiesce                                                                                                                                     |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_6_ins/unitr_6_quiesce                                                                                                                                     |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_quiesce                                                                                                                                     |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_quiesce                                                                                                                                     |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                                                                                                     |                4 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/_n0158_inv                                                                                                                                     |                                                                                                                                                                                                |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/messages_ins/_n0685_inv                                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_0                                                                                                                                    |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0121_inv                                                                                                                                                |                                                                                                                                                                                                |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                   |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_slave_ins/rd_state_FSM_FFd2-In                                                                                                                                      |                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/text_input_stream[6]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/this_reset                                                                                            |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/cmd_read_no[6]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                |                7 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[9]_22                                                                                                                                                                  |                                                                                                                                                                                                |                1 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[8]_23                                                                                                                                                                  |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[7]_24                                                                                                                                                                  |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[6]_25                                                                                                                                                                  |                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[5]_26                                                                                                                                                                  |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[4]_27                                                                                                                                                                  |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[3]_28                                                                                                                                                                  |                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[30]_14                                                                                                                                                                 |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[2]_29                                                                                                                                                                  |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[29]_15                                                                                                                                                                 |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[28]_16                                                                                                                                                                 |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[27]_17                                                                                                                                                                 |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[26]_13                                                                                                                                                                 |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[25]_12                                                                                                                                                                 |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[24]_11                                                                                                                                                                 |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[23]_10                                                                                                                                                                 |                                                                                                                                                                                                |                4 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[22]_9                                                                                                                                                                  |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[21]_8                                                                                                                                                                  |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[20]_7                                                                                                                                                                  |                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[1][6]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[19]_3                                                                                                                                                                  |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[18]_6                                                                                                                                                                  |                                                                                                                                                                                                |                1 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[17]_5                                                                                                                                                                  |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[16]_4                                                                                                                                                                  |                                                                                                                                                                                                |                4 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[15]_2                                                                                                                                                                  |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[14]_1                                                                                                                                                                  |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[13]_18                                                                                                                                                                 |                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[12]_19                                                                                                                                                                 |                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[18]_49                                                                                                                                                                  | controllor/STR/alt_stack_reg[18][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[1][6]_i_2_n_0                                                                                                                                                           | controllor/STR/SR[0]                                                                                                                                                                           |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[20]_62                                                                                                                                                                  | controllor/STR/alt_stack_reg[20][6]_0[0]                                                                                                                                                       |                1 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[21]_69                                                                                                                                                                  | controllor/STR/alt_stack_reg[21][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[23]_59                                                                                                                                                                  | controllor/STR/alt_stack_reg[23][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[24]_63                                                                                                                                                                  | controllor/FILE_INPUT/alt_stack[24][6]_i_1_n_0                                                                                                                                                 |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[25]_67                                                                                                                                                                  | controllor/FILE_INPUT/alt_stack[25][6]_i_1_n_0                                                                                                                                                 |                1 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[26]_66                                                                                                                                                                  | controllor/STR/alt_stack_reg[26][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[27]_60                                                                                                                                                                  | controllor/FILE_INPUT/alt_stack[27][6]_i_1_n_0                                                                                                                                                 |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[28]_64                                                                                                                                                                  | controllor/FILE_INPUT/alt_stack[28][6]_i_1_n_0                                                                                                                                                 |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[29]_51                                                                                                                                                                  | controllor/STR/alt_stack_reg[29][6]_0[0]                                                                                                                                                       |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[17]_55                                                                                                                                                                  | controllor/FILE_INPUT/alt_stack[17][6]_i_1_n_0                                                                                                                                                 |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[2][6]_i_2_n_0                                                                                                                                                           | controllor/FILE_INPUT/alt_stack[2][6]_i_1_n_0                                                                                                                                                  |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[9]_54                                                                                                                                                                   | controllor/STR/alt_stack_reg[9][6]_0[0]                                                                                                                                                        |                1 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[30]_57                                                                                                                                                                  | controllor/STR/alt_stack_reg[30][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[31]_45                                                                                                                                                                  | controllor/STR/alt_stack_reg[31][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[32]_41                                                                                                                                                                  | controllor/STR/alt_stack_reg[32][0][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[33]_72                                                                                                                                                                  | controllor/STR/alt_stack_reg[33][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[34]_40                                                                                                                                                                  | controllor/STR/alt_stack_reg[34][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[36]_73                                                                                                                                                                  | controllor/FILE_INPUT/alt_stack[36][6]_i_1_n_0                                                                                                                                                 |                1 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[35]_31                                                                                                                                                                  | controllor/STR/alt_stack_reg[35][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[37]_75                                                                                                                                                                  | controllor/FILE_INPUT/alt_stack[37][6]_i_1_n_0                                                                                                                                                 |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[16]_61                                                                                                                                                                  | controllor/STR/alt_stack_reg[16][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[38]_39                                                                                                                                                                  | controllor/STR/alt_stack_reg[38][6]_0[0]                                                                                                                                                       |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[39]_32                                                                                                                                                                  | controllor/STR/alt_stack_reg[39][6][0]                                                                                                                                                         |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[3]_47                                                                                                                                                                   | controllor/FILE_INPUT/alt_stack[3][6]_i_1_n_0                                                                                                                                                  |                1 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[15]_56                                                                                                                                                                  | controllor/FILE_INPUT/alt_stack[15][6]_i_1_n_0                                                                                                                                                 |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[14]_43                                                                                                                                                                  | controllor/STR/alt_stack_reg[14][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[13]_65                                                                                                                                                                  | controllor/FILE_INPUT/alt_stack[13][6]_i_1_n_0                                                                                                                                                 |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[40]_71                                                                                                                                                                  | controllor/STR/alt_stack_reg[40][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[41]_30                                                                                                                                                                  | controllor/STR/alt_stack_reg[41][6][0]                                                                                                                                                         |                1 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[12]_52                                                                                                                                                                  | controllor/STR/alt_stack_reg[12][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[11]_68                                                                                                                                                                  | controllor/FILE_INPUT/alt_stack[11][6]_i_1_n_0                                                                                                                                                 |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[10]_48                                                                                                                                                                  | controllor/STR/alt_stack_reg[10][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[42]_37                                                                                                                                                                  | controllor/STR/alt_stack_reg[42][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[43]_33                                                                                                                                                                  | controllor/STR/alt_stack_reg[43][6]_0[0]                                                                                                                                                       |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[44]_74                                                                                                                                                                  | controllor/FILE_INPUT/alt_stack[44][6]_i_1_n_0                                                                                                                                                 |                1 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[19]_58                                                                                                                                                                  | controllor/FILE_INPUT/alt_stack[19][6]_i_1_n_0                                                                                                                                                 |                1 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[45]_76                                                                                                                                                                  | controllor/STR/alt_stack_reg[45][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/BYTE_TEXT[6]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[46]_38                                                                                                                                                                  | controllor/FILE_INPUT/alt_stack[46][6]_i_1_n_0                                                                                                                                                 |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[47]_34                                                                                                                                                                  | controllor/STR/alt_stack_reg[47][6][0]                                                                                                                                                         |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[48]_70                                                                                                                                                                  | controllor/STR/alt_stack_reg[48][6][0]                                                                                                                                                         |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[49]_35                                                                                                                                                                  | controllor/STR/alt_stack_reg[49][6][0]                                                                                                                                                         |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[7]_44                                                                                                                                                                   | controllor/FILE_INPUT/alt_stack[7][6]_i_1_n_0                                                                                                                                                  |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[4]_77                                                                                                                                                                   | controllor/STR/alt_stack_reg[4][6][0]                                                                                                                                                          |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[50]_36                                                                                                                                                                  | controllor/STR/alt_stack_reg[50][6][0]                                                                                                                                                         |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[5]_53                                                                                                                                                                   | controllor/STR/alt_stack_reg[5][6][0]                                                                                                                                                          |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[6]_46                                                                                                                                                                   | controllor/STR/alt_stack_reg[6][6][0]                                                                                                                                                          |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/idt_rden                                                                                                                                                  | xillybus_ins/xillybus_core_ins/idt_ins/idt_req_idt_busy_AND_2_o                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[8]_50                                                                                                                                                                   | controllor/STR/alt_stack_reg[8][6][0]                                                                                                                                                          |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/alt_stack[22]_42                                                                                                                                                                  | controllor/STR/alt_stack_reg[22][6][0]                                                                                                                                                         |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[10]_21                                                                                                                                                                 |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_stack[11]_20                                                                                                                                                                 |                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/_n0118_inv                                                                                                      | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                  |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0638_inv                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0437                                                                                                                                   |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                           |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/user_r_mem_8_rden_w                                                                                                                                                      |                                                                                                                                                                                                |                1 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/user_w_mem_8_wren_w                                                                                                                                                      |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/user_w_smb_wren_w                                                                                                                                                        |                                                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o                                                                                                                       | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                     |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                 |                                                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/user_wstrb[2]                                                                                                                                  |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0519_inv                                                                                                                                                |                                                                                                                                                                                                |                1 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0516_inv                                                                                                                                                |                                                                                                                                                                                                |                1 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/user_wstrb[0]                                                                                                                                  |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o                                                                                                                       |                                                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n01361                                                                                                                                                      |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                       |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]        |                                                                                                                                                                                                |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/v_strobe                                                                                                               | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                  |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                    |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/user_wstrb[1]                                                                                                                                  |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0395_inv                                                                                                                                                   |                                                                                                                                                                                                |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/user_wstrb[3]                                                                                                                                  |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                                              |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                                              | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o                                                                                                              |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0525_inv                                                                                                                                                |                                                                                                                                                                                                |                1 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                                                                |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                 |                                                                                                                                                                                                |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_quiesce                                                                                                                                     |                4 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                     |                8 |              9 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/locked_d_dvi_inv                                                                                           |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/locked_d_inv                                                                                               |                3 |              9 |
| ~xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/rden                                                                                                                                                                                         |                                                                                                                                                                                                |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/_n0122_inv                                                                                                      | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                  |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0403_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_6_ins/Reset_OR_DriverANDClockEnable1                                                                                                                      |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                     |                8 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0377_inv                                                                                                                                         |                                                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0428_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0340                                                                                                                                              |                4 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                     |                5 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv                                                                                                               |                                                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                     |                6 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_6_ins/user_w_audio_wren_d                                                                                                                                          | xillybus_ins/xillybus_core_ins/unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o                                                                                                              |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/_n0115_inv                                                                                                      | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                  |                5 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0333                                                                                                                                                       |                                                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1002_inv2                                                                                                                                            |                                                                                                                                                                                                |                3 |             11 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   |                                                                                                                                                                                                         |                                                                                                                                                                                                |                7 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0548_inv                                                                                                                                        |                                                                                                                                                                                                |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/S_AXI_ARESETN_inv                                                                                                                     |                3 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0373_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_7_ins/Reset_OR_DriverANDClockEnable1                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o                                                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0384_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0311                                                                                                                                              |                6 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv                                                                                                               |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0304                                                                                                                                                       |                                                                                                                                                                                                |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d                                                                                                                                          | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o                                                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0373_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_5_ins/Reset_OR_DriverANDClockEnable1                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv                                                                                                                 |                                                                                                                                                                                                |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0384_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0311                                                                                                                                              |                5 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_smb_wren_d                                                                                                                                            | xillybus_ins/xillybus_core_ins/unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o                                                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | smbus_ins/clear                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6                                                                                                                           |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0557_inv                                                                                                                                        |                                                                                                                                                                                                |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/de_d[2]                                                                                         |                                                                                                                                                                                                |               10 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl                                                                                                                            |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1                                                                                                                           |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2                                                                                                                           |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                                                                                                       |                                                                                                                                                                                                |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3                                                                                                                           |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0403_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_3_ins/Reset_OR_DriverANDClockEnable1                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4                                                                                                                           |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5                                                                                                                           |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos[11]_INV_76_o_inv_inv                                                                                              | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                  |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0428_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0340                                                                                                                                              |                5 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7                                                                                                                           |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0304                                                                                                                                                       |                                                                                                                                                                                                |                6 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv                                                                                                             |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                                                                |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | controllor/FILE_INPUT/trg_array_reg[19]                                                                                                                                                        |                3 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                               |                5 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                                                                |                2 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | controllor/FILE_INPUT/rdy_array[1]_i_1_n_0                                                                                                                                                     |                6 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/rdy_array[19]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                                                |                2 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1036_inv                                                                                                                                             |                                                                                                                                                                                                |                2 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d                                                                                                                                       | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o                                                                                                              |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv                                                                                                            |                                                                                                                                                                                                |                5 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0887_inv                                                                                                                                             |                                                                                                                                                                                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                                                                                                       |                                                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0909_inv                                                                                                                                             |                                                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0403_inv                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_1_ins/Reset_OR_DriverANDClockEnable1                                                                                                                      |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0381_inv                                                                                                                                         |                                                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_submit_buffer                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o                                                                                                              |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                                             | xillybus_ins/xillybus_core_ins/messages_ins/_n0630                                                                                                                                             |                7 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0898_inv                                                                                                                                             |                                                                                                                                                                                                |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11                                                                                                                    |                                                                                                                                                                                                |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0870_inv                                                                                                                                             |                                                                                                                                                                                                |                5 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/SET_OPTION[1]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                |                7 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | audio_ins/bclk_rising                                                                                                                                                                                   |                                                                                                                                                                                                |                6 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                    | xillybus_ins/srst                                                                                                                                                                              |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                    | xillybus_ins/srst                                                                                                                                                                              |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o                                                                                                                       |                                                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                      | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                         |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | audio_ins/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                    | xillybus_ins/playback_fifo0                                                                                                                                                                    |                6 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o                                                                                                                       |                                                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | audio_ins/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                    | xillybus_ins/playback_fifo0                                                                                                                                                                    |                5 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_487_o                                                                                                                       |                                                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                      | xillybus_ins/record_fifo0                                                                                                                                                                      |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                      | xillybus_ins/record_fifo0                                                                                                                                                                      |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o                                                                                                                       |                                                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl2                                                                                                                                                  |                                                                                                                                                                                                |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl1                                                                                                                                                  |                                                                                                                                                                                                |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/misc_ins/n0021_inv                                                                                                                                                       | xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv                                                                                                                                  |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl                                                                                                                                                   |                                                                                                                                                                                                |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                                                                |                4 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/misc_ins/n0025_inv                                                                                                                                                       | xillybus_ins/xillybus_core_ins/do_packet_w                                                                                                                                                     |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/misc_ins/n0023_inv                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2                                                                                                     |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl3                                                                                                                                                  |                                                                                                                                                                                                |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0942_inv                                                                                                                                             |                                                                                                                                                                                                |                6 |             21 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                     | xillybus_ins/FSM_sequential_state_reg[3]_0                                                                                                                                                     |                4 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                     | xillybus_ins/FSM_sequential_state_reg[3]_0                                                                                                                                                     |                4 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | smbus_ins/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                             | xillybus_ins/fifo0                                                                                                                                                                             |                6 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | smbus_ins/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                             | xillybus_ins/fifo0                                                                                                                                                                             |                5 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0172_inv                                                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                5 |             23 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/cmd_read_no[6]_i_1_n_0                                                                                                                                                            | controllor/FILE_INPUT/cmd_read_no[30]_i_1_n_0                                                                                                                                                  |                7 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/_n0104_inv                                                                                                     | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/this_reset                                                                                            |                8 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                               |                8 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_148_o1                                                                                                                              | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                6 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/_n0104_inv                                                                                                     |                                                                                                                                                                                                |                7 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_6_o                                                                                                                              |                7 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                     |                8 |             27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1072_inv                                                                                                                                             |                                                                                                                                                                                                |                8 |             30 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/FILE_INPUT/call_top                                                                                                                                                                          |                                                                                                                                                                                                |                8 |             31 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/TEXT_INPUT/out_num[0]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                |                8 |             31 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/STATE_CONTROLLOR/alt_top_reg[0]                                                                                                                                                              |                                                                                                                                                                                                |                8 |             31 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_valid                                                                                                                                           |                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3                                                                                                              |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0174_inv                                                                                                        |                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0168_inv                                                                                                        |                                                                                                                                                                                                |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0162_inv                                                                                                        |                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0198_inv                                                                                                        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                            |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0150_inv                                                                                                        |                                                                                                                                                                                                |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0144_inv                                                                                                        |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o                                                                                                                          |                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/user_rden                                                                                                                                      |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0156_inv                                                                                                        |                                                                                                                                                                                                |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/_n0143                                                                                                                                         |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1002_inv                                                                                                                                             |                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv                                                                                                                            |                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_144_o2                                                                                                                              | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_146_o1                                                                                                                              | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_150_o1                                                                                                                              | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0176_inv                                                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0180_inv                                                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0112_inv                                                                                                        |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/messages_ins/_n0659_inv                                                                                                                                                  |                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | audio_ins/fifo_wr_en1                                                                                                                                                                                   |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0194_inv                                                                                                        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                            |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0186_inv                                                                                                        |                                                                                                                                                                                                |               16 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv                                                                                                                            |                                                                                                                                                                                                |               16 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0190_inv                                                                                                        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                            |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0759_inv                                                                                                                                                |                                                                                                                                                                                                |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0513_inv                                                                                                                                                |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0522_inv                                                                                                                                                |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o                                                                                                                             |                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o                                                                                                         |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o                                                                                                                     |                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0180_inv                                                                                                        |                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                                                                |               10 |             34 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                                                                |                7 |             35 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                                                                                |                8 |             35 |
| ~xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | controllor/count_text_stream_reg_rep[3]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                |               10 |             36 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                7 |             36 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                     |                8 |             36 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0917_inv                                                                                                                                             |                                                                                                                                                                                                |               11 |             37 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                            |               18 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0360_inv                                                                                                                                         |                                                                                                                                                                                                |               11 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0460_inv                                                                                                                                        |                                                                                                                                                                                                |               14 |             39 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/_n01501_cepot                                                                                                                                  |                                                                                                                                                                                                |               11 |             41 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0973_inv                                                                                                                                             |                                                                                                                                                                                                |               14 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0362_inv                                                                                                                                                |                                                                                                                                                                                                |               17 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/do_packet_w                                                                                                                                                              |                                                                                                                                                                                                |               11 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_wen                                                                                                                                            |                                                                                                                                                                                                |                6 |             44 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                                                                |                7 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                                                |                9 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                                                                |                9 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                                                |               11 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                                                |               12 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                                                                |               10 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                                             |                                                                                                                                                                                                |               13 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0446_inv                                                                                                                                                |                                                                                                                                                                                                |               22 |             53 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk   |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                  |               18 |             58 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o                                                                                                                            |                                                                                                                                                                                                |               18 |             68 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1100_inv                                                                                                                                             |                                                                                                                                                                                                |               28 |             69 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                 |               20 |             73 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_from_wr                                                                                                                                          |                                                                                                                                                                                                |               32 |             97 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |               76 |            153 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w |                                                                                                                                                                                                         |                                                                                                                                                                                                |               66 |            164 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1         |                                                                                                                                                                                                         |                                                                                                                                                                                                |              175 |            563 |
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


