###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       523977   # Number of WRITE/WRITEP commands
num_reads_done                 =      1187182   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       878390   # Number of read row buffer hits
num_read_cmds                  =      1187171   # Number of READ/READP commands
num_writes_done                =       523981   # Number of read requests issued
num_write_row_hits             =       407885   # Number of write row buffer hits
num_act_cmds                   =       428498   # Number of ACT commands
num_pre_cmds                   =       428468   # Number of PRE commands
num_ondemand_pres              =       401491   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9570949   # Cyles of rank active rank.0
rank_active_cycles.1           =      9443054   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       429051   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       556946   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1639370   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        23999   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9372   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6087   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3217   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2243   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          970   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          937   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          818   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          938   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23212   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          125   # Write cmd latency (cycles)
write_latency[20-39]           =         1072   # Write cmd latency (cycles)
write_latency[40-59]           =         1646   # Write cmd latency (cycles)
write_latency[60-79]           =         2761   # Write cmd latency (cycles)
write_latency[80-99]           =         3918   # Write cmd latency (cycles)
write_latency[100-119]         =         5311   # Write cmd latency (cycles)
write_latency[120-139]         =         6954   # Write cmd latency (cycles)
write_latency[140-159]         =         8793   # Write cmd latency (cycles)
write_latency[160-179]         =        10747   # Write cmd latency (cycles)
write_latency[180-199]         =        12688   # Write cmd latency (cycles)
write_latency[200-]            =       469962   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       257052   # Read request latency (cycles)
read_latency[40-59]            =       109526   # Read request latency (cycles)
read_latency[60-79]            =       123071   # Read request latency (cycles)
read_latency[80-99]            =        74217   # Read request latency (cycles)
read_latency[100-119]          =        61137   # Read request latency (cycles)
read_latency[120-139]          =        52793   # Read request latency (cycles)
read_latency[140-159]          =        41981   # Read request latency (cycles)
read_latency[160-179]          =        35388   # Read request latency (cycles)
read_latency[180-199]          =        30251   # Read request latency (cycles)
read_latency[200-]             =       401755   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.61569e+09   # Write energy
read_energy                    =  4.78667e+09   # Read energy
act_energy                     =  1.17237e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.05944e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.67334e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97227e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.89247e+09   # Active standby energy rank.1
average_read_latency           =      236.021   # Average read request latency (cycles)
average_interarrival           =      5.84392   # Average request interarrival latency (cycles)
total_energy                   =  2.16174e+10   # Total energy (pJ)
average_power                  =      2161.74   # Average power (mW)
average_bandwidth              =      14.6019   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       562731   # Number of WRITE/WRITEP commands
num_reads_done                 =      1237079   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       915145   # Number of read row buffer hits
num_read_cmds                  =      1237073   # Number of READ/READP commands
num_writes_done                =       562760   # Number of read requests issued
num_write_row_hits             =       440702   # Number of write row buffer hits
num_act_cmds                   =       448438   # Number of ACT commands
num_pre_cmds                   =       448406   # Number of PRE commands
num_ondemand_pres              =       421849   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9500155   # Cyles of rank active rank.0
rank_active_cycles.1           =      9500846   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       499845   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       499154   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1731024   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        21653   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8998   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6252   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3120   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2210   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          908   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          896   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          851   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          883   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23064   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          141   # Write cmd latency (cycles)
write_latency[20-39]           =         1137   # Write cmd latency (cycles)
write_latency[40-59]           =         1790   # Write cmd latency (cycles)
write_latency[60-79]           =         2901   # Write cmd latency (cycles)
write_latency[80-99]           =         4121   # Write cmd latency (cycles)
write_latency[100-119]         =         5232   # Write cmd latency (cycles)
write_latency[120-139]         =         6668   # Write cmd latency (cycles)
write_latency[140-159]         =         8456   # Write cmd latency (cycles)
write_latency[160-179]         =        10120   # Write cmd latency (cycles)
write_latency[180-199]         =        12078   # Write cmd latency (cycles)
write_latency[200-]            =       510087   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       224380   # Read request latency (cycles)
read_latency[40-59]            =       100277   # Read request latency (cycles)
read_latency[60-79]            =       114013   # Read request latency (cycles)
read_latency[80-99]            =        71509   # Read request latency (cycles)
read_latency[100-119]          =        59856   # Read request latency (cycles)
read_latency[120-139]          =        53356   # Read request latency (cycles)
read_latency[140-159]          =        42850   # Read request latency (cycles)
read_latency[160-179]          =        37273   # Read request latency (cycles)
read_latency[180-199]          =        32421   # Read request latency (cycles)
read_latency[200-]             =       501134   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.80915e+09   # Write energy
read_energy                    =  4.98788e+09   # Read energy
act_energy                     =  1.22693e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.39926e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.39594e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9281e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92853e+09   # Active standby energy rank.1
average_read_latency           =      301.328   # Average read request latency (cycles)
average_interarrival           =      5.55594   # Average request interarrival latency (cycles)
total_energy                   =  2.20648e+10   # Total energy (pJ)
average_power                  =      2206.48   # Average power (mW)
average_bandwidth              =      15.3586   # Average bandwidth
