<interfaceDefinition version='1.2' language='vhdl' kind='component' name='myflipflop'>
	<useClause path='ieee.std_logic_1164.all' />
	<portList>
		<port name='i_clock' direction='in' type='STD_LOGIC' kind='' />
		<port name='i_d' direction='in' type='STD_LOGIC' kind='' />
		<port name='i_ce' direction='in' type='STD_LOGIC' kind='' />
		<port name='i_reset' direction='in' type='STD_LOGIC' kind='' />
		<port name='i_sel' direction='in' type='STD_LOGIC' kind='' />
		<port name='i_d2' direction='in' type='STD_LOGIC' kind='' />
		<port name='o_q' direction='out' type='STD_LOGIC' kind='' />
		<port name='o_q_a' direction='out' type='STD_LOGIC' kind='' />
		<port name='o_q_b' direction='out' type='STD_LOGIC' kind='' />
		<port name='o_q_c' direction='out' type='STD_LOGIC' kind='' />
		<port name='o_q_d' direction='out' type='STD_LOGIC' kind='' />
	</portList>
</interfaceDefinition>
