-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "06/06/2019 05:22:48"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Maquina_Fase_III IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(1 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(9 DOWNTO 0)
	);
END Maquina_Fase_III;

-- Design Ports Information
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Maquina_Fase_III IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \debsw4|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debsw4|s_dirtyIn~q\ : std_logic;
SIGNAL \debsw4|s_previousIn~q\ : std_logic;
SIGNAL \debsw4|Add0~0_combout\ : std_logic;
SIGNAL \debsw4|Add0~1\ : std_logic;
SIGNAL \debsw4|Add0~2_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \debsw4|Add0~3\ : std_logic;
SIGNAL \debsw4|Add0~4_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \debsw4|Add0~5\ : std_logic;
SIGNAL \debsw4|Add0~6_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \debsw4|Add0~7\ : std_logic;
SIGNAL \debsw4|Add0~8_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \debsw4|Add0~9\ : std_logic;
SIGNAL \debsw4|Add0~10_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \debsw4|Add0~11\ : std_logic;
SIGNAL \debsw4|Add0~12_combout\ : std_logic;
SIGNAL \debsw4|Add0~19\ : std_logic;
SIGNAL \debsw4|Add0~20_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \debsw4|Add0~21\ : std_logic;
SIGNAL \debsw4|Add0~22_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \debsw4|Add0~23\ : std_logic;
SIGNAL \debsw4|Add0~24_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \debsw4|Add0~25\ : std_logic;
SIGNAL \debsw4|Add0~26_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \debsw4|Add0~27\ : std_logic;
SIGNAL \debsw4|Add0~28_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \debsw4|Add0~29\ : std_logic;
SIGNAL \debsw4|Add0~30_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \debsw4|Add0~31\ : std_logic;
SIGNAL \debsw4|Add0~32_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \debsw4|Add0~33\ : std_logic;
SIGNAL \debsw4|Add0~34_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \debsw4|Add0~35\ : std_logic;
SIGNAL \debsw4|Add0~36_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \debsw4|Add0~37\ : std_logic;
SIGNAL \debsw4|Add0~38_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \debsw4|Add0~39\ : std_logic;
SIGNAL \debsw4|Add0~40_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \debsw4|LessThan0~3_combout\ : std_logic;
SIGNAL \debsw4|LessThan0~1_combout\ : std_logic;
SIGNAL \debsw4|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \debsw4|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \debsw4|LessThan0~0_combout\ : std_logic;
SIGNAL \debsw4|LessThan0~5_combout\ : std_logic;
SIGNAL \debsw4|LessThan0~6_combout\ : std_logic;
SIGNAL \debsw4|LessThan0~2_combout\ : std_logic;
SIGNAL \debsw4|LessThan0~4_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt[12]~2_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \debsw4|Add0~13\ : std_logic;
SIGNAL \debsw4|Add0~14_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \debsw4|Add0~15\ : std_logic;
SIGNAL \debsw4|Add0~16_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \debsw4|Add0~17\ : std_logic;
SIGNAL \debsw4|Add0~18_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \debsw4|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \debsw4|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \debsw4|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \debsw4|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \debsw4|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt[12]~29_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt[12]~4_combout\ : std_logic;
SIGNAL \debsw4|Add0~41\ : std_logic;
SIGNAL \debsw4|Add0~42_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \debsw4|Add0~43\ : std_logic;
SIGNAL \debsw4|Add0~44_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt[12]~5_combout\ : std_logic;
SIGNAL \debsw4|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \debsw4|s_pulsedOut~9_combout\ : std_logic;
SIGNAL \debsw4|s_pulsedOut~10_combout\ : std_logic;
SIGNAL \debsw4|s_pulsedOut~q\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \fsm|Equal1~0_combout\ : std_logic;
SIGNAL \fsm|centimo[10]~5_combout\ : std_logic;
SIGNAL \fsm|Equal2~0_combout\ : std_logic;
SIGNAL \fsm|s_led~0_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \debkey0|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debkey0|s_dirtyIn~q\ : std_logic;
SIGNAL \debkey0|s_previousIn~q\ : std_logic;
SIGNAL \debkey0|Add0~0_combout\ : std_logic;
SIGNAL \debkey0|LessThan0~4_combout\ : std_logic;
SIGNAL \debkey0|LessThan0~0_combout\ : std_logic;
SIGNAL \debkey0|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \debkey0|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \debkey0|LessThan0~2_combout\ : std_logic;
SIGNAL \debkey0|LessThan0~1_combout\ : std_logic;
SIGNAL \debkey0|LessThan0~3_combout\ : std_logic;
SIGNAL \debkey0|LessThan0~5_combout\ : std_logic;
SIGNAL \debkey0|LessThan0~6_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt[22]~5_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \debkey0|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \debkey0|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \debkey0|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \debkey0|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \debkey0|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt[22]~29_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt[22]~4_combout\ : std_logic;
SIGNAL \debkey0|Add0~1\ : std_logic;
SIGNAL \debkey0|Add0~2_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \debkey0|Add0~3\ : std_logic;
SIGNAL \debkey0|Add0~4_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \debkey0|Add0~5\ : std_logic;
SIGNAL \debkey0|Add0~6_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \debkey0|Add0~7\ : std_logic;
SIGNAL \debkey0|Add0~8_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \debkey0|Add0~9\ : std_logic;
SIGNAL \debkey0|Add0~10_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \debkey0|Add0~11\ : std_logic;
SIGNAL \debkey0|Add0~12_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt[22]~2_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \debkey0|Add0~13\ : std_logic;
SIGNAL \debkey0|Add0~14_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \debkey0|Add0~15\ : std_logic;
SIGNAL \debkey0|Add0~16_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \debkey0|Add0~17\ : std_logic;
SIGNAL \debkey0|Add0~18_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \debkey0|Add0~19\ : std_logic;
SIGNAL \debkey0|Add0~20_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \debkey0|Add0~21\ : std_logic;
SIGNAL \debkey0|Add0~22_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \debkey0|Add0~23\ : std_logic;
SIGNAL \debkey0|Add0~24_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \debkey0|Add0~25\ : std_logic;
SIGNAL \debkey0|Add0~26_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \debkey0|Add0~27\ : std_logic;
SIGNAL \debkey0|Add0~28_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \debkey0|Add0~29\ : std_logic;
SIGNAL \debkey0|Add0~30_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \debkey0|Add0~31\ : std_logic;
SIGNAL \debkey0|Add0~32_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \debkey0|Add0~33\ : std_logic;
SIGNAL \debkey0|Add0~34_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \debkey0|Add0~35\ : std_logic;
SIGNAL \debkey0|Add0~36_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \debkey0|Add0~37\ : std_logic;
SIGNAL \debkey0|Add0~38_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \debkey0|Add0~39\ : std_logic;
SIGNAL \debkey0|Add0~40_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \debkey0|Add0~41\ : std_logic;
SIGNAL \debkey0|Add0~42_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \debkey0|Add0~43\ : std_logic;
SIGNAL \debkey0|Add0~44_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \debkey0|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \debkey0|s_pulsedOut~9_combout\ : std_logic;
SIGNAL \debkey0|s_pulsedOut~10_combout\ : std_logic;
SIGNAL \debkey0|s_pulsedOut~q\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \debkey1|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debkey1|s_dirtyIn~q\ : std_logic;
SIGNAL \debkey1|s_previousIn~q\ : std_logic;
SIGNAL \debkey1|Add0~0_combout\ : std_logic;
SIGNAL \debkey1|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \debkey1|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt[0]~2_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt[0]~3_combout\ : std_logic;
SIGNAL \debkey1|Add0~23\ : std_logic;
SIGNAL \debkey1|Add0~24_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~10_combout\ : std_logic;
SIGNAL \debkey1|Add0~25\ : std_logic;
SIGNAL \debkey1|Add0~26_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \debkey1|Add0~27\ : std_logic;
SIGNAL \debkey1|Add0~28_combout\ : std_logic;
SIGNAL \debkey1|LessThan0~2_combout\ : std_logic;
SIGNAL \debkey1|LessThan0~0_combout\ : std_logic;
SIGNAL \debkey1|LessThan0~1_combout\ : std_logic;
SIGNAL \debkey1|LessThan0~3_combout\ : std_logic;
SIGNAL \debkey1|LessThan0~4_combout\ : std_logic;
SIGNAL \debkey1|LessThan0~5_combout\ : std_logic;
SIGNAL \debkey1|LessThan0~6_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt[0]~0_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \debkey1|Add0~29\ : std_logic;
SIGNAL \debkey1|Add0~30_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \debkey1|Add0~31\ : std_logic;
SIGNAL \debkey1|Add0~32_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \debkey1|Add0~33\ : std_logic;
SIGNAL \debkey1|Add0~34_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \debkey1|Add0~35\ : std_logic;
SIGNAL \debkey1|Add0~36_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt[18]~18_combout\ : std_logic;
SIGNAL \debkey1|Add0~37\ : std_logic;
SIGNAL \debkey1|Add0~38_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt[19]~19_combout\ : std_logic;
SIGNAL \debkey1|Add0~39\ : std_logic;
SIGNAL \debkey1|Add0~40_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt[20]~8_combout\ : std_logic;
SIGNAL \debkey1|Add0~41\ : std_logic;
SIGNAL \debkey1|Add0~42_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt[21]~9_combout\ : std_logic;
SIGNAL \debkey1|Add0~43\ : std_logic;
SIGNAL \debkey1|Add0~44_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt[22]~26_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt[0]~4_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \debkey1|Add0~1\ : std_logic;
SIGNAL \debkey1|Add0~2_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \debkey1|Add0~3\ : std_logic;
SIGNAL \debkey1|Add0~4_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \debkey1|Add0~5\ : std_logic;
SIGNAL \debkey1|Add0~6_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \debkey1|Add0~7\ : std_logic;
SIGNAL \debkey1|Add0~8_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \debkey1|Add0~9\ : std_logic;
SIGNAL \debkey1|Add0~10_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~20_combout\ : std_logic;
SIGNAL \debkey1|Add0~11\ : std_logic;
SIGNAL \debkey1|Add0~12_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~1_combout\ : std_logic;
SIGNAL \debkey1|Add0~13\ : std_logic;
SIGNAL \debkey1|Add0~14_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \debkey1|Add0~15\ : std_logic;
SIGNAL \debkey1|Add0~16_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \debkey1|Add0~17\ : std_logic;
SIGNAL \debkey1|Add0~18_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \debkey1|Add0~19\ : std_logic;
SIGNAL \debkey1|Add0~20_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \debkey1|Add0~21\ : std_logic;
SIGNAL \debkey1|Add0~22_combout\ : std_logic;
SIGNAL \debkey1|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \debkey1|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \debkey1|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \debkey1|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \debkey1|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \debkey1|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \debkey1|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \debkey1|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \debkey1|s_pulsedOut~q\ : std_logic;
SIGNAL \debkey3|Add0~0_combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \debkey3|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debkey3|s_dirtyIn~q\ : std_logic;
SIGNAL \debkey3|s_previousIn~q\ : std_logic;
SIGNAL \debkey3|Add0~3\ : std_logic;
SIGNAL \debkey3|Add0~4_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \debkey3|Add0~5\ : std_logic;
SIGNAL \debkey3|Add0~6_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \debkey3|Add0~7\ : std_logic;
SIGNAL \debkey3|Add0~8_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \debkey3|Add0~9\ : std_logic;
SIGNAL \debkey3|Add0~10_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \debkey3|Add0~11\ : std_logic;
SIGNAL \debkey3|Add0~12_combout\ : std_logic;
SIGNAL \debkey3|Add0~31\ : std_logic;
SIGNAL \debkey3|Add0~32_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \debkey3|Add0~33\ : std_logic;
SIGNAL \debkey3|Add0~34_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \debkey3|Add0~35\ : std_logic;
SIGNAL \debkey3|Add0~36_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \debkey3|Add0~37\ : std_logic;
SIGNAL \debkey3|Add0~38_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \debkey3|Add0~39\ : std_logic;
SIGNAL \debkey3|Add0~40_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \debkey3|LessThan0~5_combout\ : std_logic;
SIGNAL \debkey3|LessThan0~2_combout\ : std_logic;
SIGNAL \debkey3|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \debkey3|LessThan0~0_combout\ : std_logic;
SIGNAL \debkey3|LessThan0~1_combout\ : std_logic;
SIGNAL \debkey3|LessThan0~3_combout\ : std_logic;
SIGNAL \debkey3|LessThan0~4_combout\ : std_logic;
SIGNAL \debkey3|LessThan0~6_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt[5]~2_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \debkey3|Add0~13\ : std_logic;
SIGNAL \debkey3|Add0~14_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \debkey3|Add0~15\ : std_logic;
SIGNAL \debkey3|Add0~16_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \debkey3|Add0~17\ : std_logic;
SIGNAL \debkey3|Add0~18_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \debkey3|Add0~19\ : std_logic;
SIGNAL \debkey3|Add0~20_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \debkey3|Add0~21\ : std_logic;
SIGNAL \debkey3|Add0~22_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \debkey3|Add0~23\ : std_logic;
SIGNAL \debkey3|Add0~24_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \debkey3|Add0~25\ : std_logic;
SIGNAL \debkey3|Add0~26_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \debkey3|Add0~27\ : std_logic;
SIGNAL \debkey3|Add0~28_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \debkey3|Add0~29\ : std_logic;
SIGNAL \debkey3|Add0~30_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \debkey3|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \debkey3|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \debkey3|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \debkey3|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \debkey3|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt[5]~29_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt[5]~4_combout\ : std_logic;
SIGNAL \debkey3|Add0~41\ : std_logic;
SIGNAL \debkey3|Add0~42_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \debkey3|Add0~43\ : std_logic;
SIGNAL \debkey3|Add0~44_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt[5]~5_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \debkey3|Add0~1\ : std_logic;
SIGNAL \debkey3|Add0~2_combout\ : std_logic;
SIGNAL \debkey3|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \debkey3|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \debkey3|s_pulsedOut~9_combout\ : std_logic;
SIGNAL \debkey3|s_pulsedOut~10_combout\ : std_logic;
SIGNAL \debkey3|s_pulsedOut~q\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \debkey2|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debkey2|s_dirtyIn~q\ : std_logic;
SIGNAL \debkey2|Add0~0_combout\ : std_logic;
SIGNAL \debkey2|s_previousIn~q\ : std_logic;
SIGNAL \debkey2|Add0~1\ : std_logic;
SIGNAL \debkey2|Add0~2_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \debkey2|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \debkey2|Add0~37\ : std_logic;
SIGNAL \debkey2|Add0~38_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \debkey2|Add0~39\ : std_logic;
SIGNAL \debkey2|Add0~40_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \debkey2|Add0~41\ : std_logic;
SIGNAL \debkey2|Add0~42_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \debkey2|Add0~43\ : std_logic;
SIGNAL \debkey2|Add0~44_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt[22]~2_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \debkey2|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \debkey2|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \debkey2|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \debkey2|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \debkey2|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt[22]~29_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt[22]~4_combout\ : std_logic;
SIGNAL \debkey2|Add0~3\ : std_logic;
SIGNAL \debkey2|Add0~4_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \debkey2|Add0~5\ : std_logic;
SIGNAL \debkey2|Add0~6_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \debkey2|Add0~7\ : std_logic;
SIGNAL \debkey2|Add0~8_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \debkey2|Add0~9\ : std_logic;
SIGNAL \debkey2|Add0~10_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \debkey2|Add0~11\ : std_logic;
SIGNAL \debkey2|Add0~12_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \debkey2|Add0~13\ : std_logic;
SIGNAL \debkey2|Add0~14_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \debkey2|Add0~15\ : std_logic;
SIGNAL \debkey2|Add0~16_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \debkey2|Add0~17\ : std_logic;
SIGNAL \debkey2|Add0~18_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \debkey2|Add0~19\ : std_logic;
SIGNAL \debkey2|Add0~20_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \debkey2|Add0~21\ : std_logic;
SIGNAL \debkey2|Add0~22_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \debkey2|Add0~23\ : std_logic;
SIGNAL \debkey2|Add0~24_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \debkey2|Add0~25\ : std_logic;
SIGNAL \debkey2|Add0~26_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \debkey2|Add0~27\ : std_logic;
SIGNAL \debkey2|Add0~28_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \debkey2|Add0~29\ : std_logic;
SIGNAL \debkey2|Add0~30_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \debkey2|Add0~31\ : std_logic;
SIGNAL \debkey2|Add0~32_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \debkey2|Add0~33\ : std_logic;
SIGNAL \debkey2|Add0~34_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \debkey2|Add0~35\ : std_logic;
SIGNAL \debkey2|Add0~36_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \debkey2|LessThan0~5_combout\ : std_logic;
SIGNAL \debkey2|LessThan0~0_combout\ : std_logic;
SIGNAL \debkey2|LessThan0~1_combout\ : std_logic;
SIGNAL \debkey2|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \debkey2|LessThan0~2_combout\ : std_logic;
SIGNAL \debkey2|LessThan0~3_combout\ : std_logic;
SIGNAL \debkey2|LessThan0~4_combout\ : std_logic;
SIGNAL \debkey2|LessThan0~6_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt[22]~5_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \debkey2|s_pulsedOut~9_combout\ : std_logic;
SIGNAL \debkey2|s_pulsedOut~10_combout\ : std_logic;
SIGNAL \debkey2|s_pulsedOut~q\ : std_logic;
SIGNAL \Troco|process_0~2_combout\ : std_logic;
SIGNAL \Troco|s_leds~0_combout\ : std_logic;
SIGNAL \Troco|process_0~0_combout\ : std_logic;
SIGNAL \valorAcc|s_valor[3]~feeder_combout\ : std_logic;
SIGNAL \valorAcc|s_valor~0_combout\ : std_logic;
SIGNAL \valorAcc|s_valor~1_combout\ : std_logic;
SIGNAL \Troco|process_0~1_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[0]~14_combout\ : std_logic;
SIGNAL \fsm|centimo[10]~0_combout\ : std_logic;
SIGNAL \fsm|s_nextState.INIT~0_combout\ : std_logic;
SIGNAL \fsm|Equal5~0_combout\ : std_logic;
SIGNAL \fsm|s_nextState.INIT~1_combout\ : std_logic;
SIGNAL \fsm|s_nextState.INIT~2_combout\ : std_logic;
SIGNAL \fsm|s_currentState.INIT~q\ : std_logic;
SIGNAL \fsm|Selector36~0_combout\ : std_logic;
SIGNAL \fsm|Selector36~1_combout\ : std_logic;
SIGNAL \fsm|s_currentState.FREEZE~q\ : std_logic;
SIGNAL \fsm|reset_acc~0_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[0]~15\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[1]~16_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[1]~17\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[2]~18_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[2]~19\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[3]~20_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[3]~21\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[4]~22_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[4]~23\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[5]~24_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[5]~25\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[6]~26_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[6]~27\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[7]~28_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[7]~29\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[8]~30_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[8]~31\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[9]~32_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[9]~33\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[10]~34_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[10]~35\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[11]~36_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[11]~37\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[12]~38_combout\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[12]~39\ : std_logic;
SIGNAL \valorAcc|Registo_N|dataOut[13]~40_combout\ : std_logic;
SIGNAL \fsm|Equal0~4_combout\ : std_logic;
SIGNAL \fsm|Equal0~0_combout\ : std_logic;
SIGNAL \fsm|Equal0~3_combout\ : std_logic;
SIGNAL \fsm|Equal0~2_combout\ : std_logic;
SIGNAL \fsm|Equal0~5_combout\ : std_logic;
SIGNAL \fsm|s_nextState.CURTO~0_combout\ : std_logic;
SIGNAL \fsm|Equal4~0_combout\ : std_logic;
SIGNAL \fsm|s_nextState.CAPPU~0_combout\ : std_logic;
SIGNAL \fsm|s_currentState.CAPPU~q\ : std_logic;
SIGNAL \fsm|s_nextState.CURTO~1_combout\ : std_logic;
SIGNAL \fsm|s_currentState.CURTO~q\ : std_logic;
SIGNAL \fsm|s_nextState.LONGO~0_combout\ : std_logic;
SIGNAL \fsm|s_currentState.LONGO~q\ : std_logic;
SIGNAL \fsm|Equal3~0_combout\ : std_logic;
SIGNAL \fsm|s_nextState.CHOC~0_combout\ : std_logic;
SIGNAL \fsm|s_currentState.CHOC~q\ : std_logic;
SIGNAL \fsm|euro[5]~6_combout\ : std_logic;
SIGNAL \fsm|comb_proc~7_combout\ : std_logic;
SIGNAL \fsm|Equal0~6_combout\ : std_logic;
SIGNAL \fsm|Equal0~1_combout\ : std_logic;
SIGNAL \fsm|comb_proc~8_combout\ : std_logic;
SIGNAL \fsm|comb_proc~9_combout\ : std_logic;
SIGNAL \fsm|Add0~1_cout\ : std_logic;
SIGNAL \fsm|Add0~3\ : std_logic;
SIGNAL \fsm|Add0~5\ : std_logic;
SIGNAL \fsm|Add0~6_combout\ : std_logic;
SIGNAL \fsm|Add0~7\ : std_logic;
SIGNAL \fsm|Add0~8_combout\ : std_logic;
SIGNAL \fsm|Add0~4_combout\ : std_logic;
SIGNAL \fsm|Add0~2_combout\ : std_logic;
SIGNAL \fsm|LessThan0~0_combout\ : std_logic;
SIGNAL \fsm|Add0~9\ : std_logic;
SIGNAL \fsm|Add0~10_combout\ : std_logic;
SIGNAL \fsm|Add0~11\ : std_logic;
SIGNAL \fsm|Add0~12_combout\ : std_logic;
SIGNAL \fsm|LessThan0~1_combout\ : std_logic;
SIGNAL \fsm|Add0~13\ : std_logic;
SIGNAL \fsm|Add0~15\ : std_logic;
SIGNAL \fsm|Add0~17\ : std_logic;
SIGNAL \fsm|Add0~18_combout\ : std_logic;
SIGNAL \fsm|Add0~16_combout\ : std_logic;
SIGNAL \fsm|Add0~14_combout\ : std_logic;
SIGNAL \fsm|LessThan0~2_combout\ : std_logic;
SIGNAL \fsm|Add0~19\ : std_logic;
SIGNAL \fsm|Add0~21\ : std_logic;
SIGNAL \fsm|Add0~23\ : std_logic;
SIGNAL \fsm|Add0~24_combout\ : std_logic;
SIGNAL \fsm|Add0~22_combout\ : std_logic;
SIGNAL \fsm|Add0~20_combout\ : std_logic;
SIGNAL \fsm|LessThan0~3_combout\ : std_logic;
SIGNAL \fsm|Add0~25\ : std_logic;
SIGNAL \fsm|Add0~26_combout\ : std_logic;
SIGNAL \fsm|LessThan0~4_combout\ : std_logic;
SIGNAL \fsm|comb_proc~5_combout\ : std_logic;
SIGNAL \fsm|comb_proc~4_combout\ : std_logic;
SIGNAL \fsm|comb_proc~6_combout\ : std_logic;
SIGNAL \fsm|comb_proc~13_combout\ : std_logic;
SIGNAL \fsm|comb_proc~14_combout\ : std_logic;
SIGNAL \fsm|comb_proc~15_combout\ : std_logic;
SIGNAL \fsm|Add1~1_cout\ : std_logic;
SIGNAL \fsm|Add1~3\ : std_logic;
SIGNAL \fsm|Add1~5\ : std_logic;
SIGNAL \fsm|Add1~7\ : std_logic;
SIGNAL \fsm|Add1~9\ : std_logic;
SIGNAL \fsm|Add1~11\ : std_logic;
SIGNAL \fsm|Add1~13\ : std_logic;
SIGNAL \fsm|Add1~15\ : std_logic;
SIGNAL \fsm|Add1~17\ : std_logic;
SIGNAL \fsm|Add1~19\ : std_logic;
SIGNAL \fsm|Add1~21\ : std_logic;
SIGNAL \fsm|Add1~23\ : std_logic;
SIGNAL \fsm|Add1~24_combout\ : std_logic;
SIGNAL \fsm|Add1~22_combout\ : std_logic;
SIGNAL \fsm|Add1~20_combout\ : std_logic;
SIGNAL \fsm|Add1~18_combout\ : std_logic;
SIGNAL \fsm|Add1~16_combout\ : std_logic;
SIGNAL \fsm|Add1~14_combout\ : std_logic;
SIGNAL \fsm|Add1~12_combout\ : std_logic;
SIGNAL \fsm|Add1~4_combout\ : std_logic;
SIGNAL \fsm|Add1~6_combout\ : std_logic;
SIGNAL \fsm|Add1~2_combout\ : std_logic;
SIGNAL \fsm|Add1~8_combout\ : std_logic;
SIGNAL \fsm|LessThan1~0_combout\ : std_logic;
SIGNAL \fsm|Add1~10_combout\ : std_logic;
SIGNAL \fsm|LessThan1~1_combout\ : std_logic;
SIGNAL \fsm|LessThan1~2_combout\ : std_logic;
SIGNAL \fsm|LessThan1~3_combout\ : std_logic;
SIGNAL \fsm|Add1~25\ : std_logic;
SIGNAL \fsm|Add1~26_combout\ : std_logic;
SIGNAL \fsm|LessThan1~4_combout\ : std_logic;
SIGNAL \fsm|comb_proc~10_combout\ : std_logic;
SIGNAL \fsm|comb_proc~11_combout\ : std_logic;
SIGNAL \fsm|comb_proc~12_combout\ : std_logic;
SIGNAL \fsm|Add2~1_cout\ : std_logic;
SIGNAL \fsm|Add2~3\ : std_logic;
SIGNAL \fsm|Add2~5\ : std_logic;
SIGNAL \fsm|Add2~7\ : std_logic;
SIGNAL \fsm|Add2~9\ : std_logic;
SIGNAL \fsm|Add2~11\ : std_logic;
SIGNAL \fsm|Add2~13\ : std_logic;
SIGNAL \fsm|Add2~15\ : std_logic;
SIGNAL \fsm|Add2~17\ : std_logic;
SIGNAL \fsm|Add2~19\ : std_logic;
SIGNAL \fsm|Add2~20_combout\ : std_logic;
SIGNAL \fsm|Add2~21\ : std_logic;
SIGNAL \fsm|Add2~23\ : std_logic;
SIGNAL \fsm|Add2~24_combout\ : std_logic;
SIGNAL \fsm|Add2~22_combout\ : std_logic;
SIGNAL \fsm|Add2~18_combout\ : std_logic;
SIGNAL \fsm|Add2~12_combout\ : std_logic;
SIGNAL \fsm|Add2~10_combout\ : std_logic;
SIGNAL \fsm|Add2~6_combout\ : std_logic;
SIGNAL \fsm|Add2~8_combout\ : std_logic;
SIGNAL \fsm|Add2~2_combout\ : std_logic;
SIGNAL \fsm|Add2~4_combout\ : std_logic;
SIGNAL \fsm|LessThan2~0_combout\ : std_logic;
SIGNAL \fsm|LessThan2~1_combout\ : std_logic;
SIGNAL \fsm|Add2~16_combout\ : std_logic;
SIGNAL \fsm|Add2~14_combout\ : std_logic;
SIGNAL \fsm|LessThan2~2_combout\ : std_logic;
SIGNAL \fsm|LessThan2~3_combout\ : std_logic;
SIGNAL \fsm|LessThan2~4_combout\ : std_logic;
SIGNAL \fsm|centimo[9]~71_combout\ : std_logic;
SIGNAL \fsm|Selector42~3_combout\ : std_logic;
SIGNAL \fsm|Selector41~2_combout\ : std_logic;
SIGNAL \fsm|s_currentState.PAY~q\ : std_logic;
SIGNAL \fsm|Selector42~2_combout\ : std_logic;
SIGNAL \fsm|s_currentState.LEVANTAMENTO~q\ : std_logic;
SIGNAL \fsm|s_produto~2_combout\ : std_logic;
SIGNAL \fsm|led~2_combout\ : std_logic;
SIGNAL \fsm|reset_timer~0_combout\ : std_logic;
SIGNAL \fsm|reset_timer~1_combout\ : std_logic;
SIGNAL \timerled|s_count[0]~32_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \freqDiv|s_counter[6]~32_combout\ : std_logic;
SIGNAL \timerled|s_count[8]~49\ : std_logic;
SIGNAL \timerled|s_count[9]~50_combout\ : std_logic;
SIGNAL \timerled|s_count[9]~51\ : std_logic;
SIGNAL \timerled|s_count[10]~52_combout\ : std_logic;
SIGNAL \timerled|s_count[10]~53\ : std_logic;
SIGNAL \timerled|s_count[11]~54_combout\ : std_logic;
SIGNAL \timerled|s_count[11]~55\ : std_logic;
SIGNAL \timerled|s_count[12]~56_combout\ : std_logic;
SIGNAL \timerled|s_count[12]~57\ : std_logic;
SIGNAL \timerled|s_count[13]~58_combout\ : std_logic;
SIGNAL \timerled|s_count[13]~59\ : std_logic;
SIGNAL \timerled|s_count[14]~60_combout\ : std_logic;
SIGNAL \timerled|s_count[14]~61\ : std_logic;
SIGNAL \timerled|s_count[15]~62_combout\ : std_logic;
SIGNAL \timerled|s_count[15]~63\ : std_logic;
SIGNAL \timerled|s_count[16]~64_combout\ : std_logic;
SIGNAL \timerled|s_count[16]~65\ : std_logic;
SIGNAL \timerled|s_count[17]~66_combout\ : std_logic;
SIGNAL \timerled|s_count[17]~67\ : std_logic;
SIGNAL \timerled|s_count[18]~68_combout\ : std_logic;
SIGNAL \timerled|s_count[18]~69\ : std_logic;
SIGNAL \timerled|s_count[19]~70_combout\ : std_logic;
SIGNAL \timerled|s_count[19]~71\ : std_logic;
SIGNAL \timerled|s_count[20]~72_combout\ : std_logic;
SIGNAL \timerled|s_count[20]~73\ : std_logic;
SIGNAL \timerled|s_count[21]~74_combout\ : std_logic;
SIGNAL \timerled|Equal1~1_combout\ : std_logic;
SIGNAL \timerled|s_count[21]~75\ : std_logic;
SIGNAL \timerled|s_count[22]~76_combout\ : std_logic;
SIGNAL \timerled|s_count[22]~77\ : std_logic;
SIGNAL \timerled|s_count[23]~78_combout\ : std_logic;
SIGNAL \timerled|s_count[23]~79\ : std_logic;
SIGNAL \timerled|s_count[24]~80_combout\ : std_logic;
SIGNAL \timerled|s_count[24]~81\ : std_logic;
SIGNAL \timerled|s_count[25]~82_combout\ : std_logic;
SIGNAL \timerled|s_count[25]~83\ : std_logic;
SIGNAL \timerled|s_count[26]~84_combout\ : std_logic;
SIGNAL \timerled|Equal1~2_combout\ : std_logic;
SIGNAL \timerled|Equal0~2_combout\ : std_logic;
SIGNAL \timerled|s_count[26]~85\ : std_logic;
SIGNAL \timerled|s_count[27]~86_combout\ : std_logic;
SIGNAL \timerled|s_count[27]~87\ : std_logic;
SIGNAL \timerled|s_count[28]~88_combout\ : std_logic;
SIGNAL \timerled|s_count[28]~89\ : std_logic;
SIGNAL \timerled|s_count[29]~91_combout\ : std_logic;
SIGNAL \timerled|s_count[29]~92\ : std_logic;
SIGNAL \timerled|s_count[30]~93_combout\ : std_logic;
SIGNAL \timerled|s_count[30]~94\ : std_logic;
SIGNAL \timerled|s_count[31]~95_combout\ : std_logic;
SIGNAL \timerled|Equal0~0_combout\ : std_logic;
SIGNAL \timerled|Equal0~1_combout\ : std_logic;
SIGNAL \timerled|Equal0~4_combout\ : std_logic;
SIGNAL \timerled|Equal0~3_combout\ : std_logic;
SIGNAL \timerled|Equal0~5_combout\ : std_logic;
SIGNAL \timerled|Equal0~6_combout\ : std_logic;
SIGNAL \timerled|Equal1~0_combout\ : std_logic;
SIGNAL \timerled|Equal1~3_combout\ : std_logic;
SIGNAL \timerled|s_count~90_combout\ : std_logic;
SIGNAL \timerled|s_count[0]~33\ : std_logic;
SIGNAL \timerled|s_count[1]~34_combout\ : std_logic;
SIGNAL \timerled|s_count[1]~35\ : std_logic;
SIGNAL \timerled|s_count[2]~36_combout\ : std_logic;
SIGNAL \timerled|s_count[2]~37\ : std_logic;
SIGNAL \timerled|s_count[3]~38_combout\ : std_logic;
SIGNAL \timerled|s_count[3]~39\ : std_logic;
SIGNAL \timerled|s_count[4]~40_combout\ : std_logic;
SIGNAL \timerled|s_count[4]~41\ : std_logic;
SIGNAL \timerled|s_count[5]~42_combout\ : std_logic;
SIGNAL \timerled|s_count[5]~43\ : std_logic;
SIGNAL \timerled|s_count[6]~44_combout\ : std_logic;
SIGNAL \timerled|s_count[6]~45\ : std_logic;
SIGNAL \timerled|s_count[7]~46_combout\ : std_logic;
SIGNAL \timerled|s_count[7]~47\ : std_logic;
SIGNAL \timerled|s_count[8]~48_combout\ : std_logic;
SIGNAL \timerled|Equal0~7_combout\ : std_logic;
SIGNAL \timerled|Equal0~8_combout\ : std_logic;
SIGNAL \timerled|Equal0~9_combout\ : std_logic;
SIGNAL \timerled|Equal0~10_combout\ : std_logic;
SIGNAL \timerled|timerOut~0_combout\ : std_logic;
SIGNAL \timerled|timerOut~1_combout\ : std_logic;
SIGNAL \timerled|timerOut~q\ : std_logic;
SIGNAL \freqDiv|s_counter[0]~34_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[17]~69\ : std_logic;
SIGNAL \freqDiv|s_counter[18]~70_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[18]~71\ : std_logic;
SIGNAL \freqDiv|s_counter[19]~72_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[19]~73\ : std_logic;
SIGNAL \freqDiv|s_counter[20]~74_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[20]~75\ : std_logic;
SIGNAL \freqDiv|s_counter[21]~76_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[21]~77\ : std_logic;
SIGNAL \freqDiv|s_counter[22]~78_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[22]~79\ : std_logic;
SIGNAL \freqDiv|s_counter[23]~80_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[23]~81\ : std_logic;
SIGNAL \freqDiv|s_counter[24]~82_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[24]~83\ : std_logic;
SIGNAL \freqDiv|s_counter[25]~84_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[25]~85\ : std_logic;
SIGNAL \freqDiv|s_counter[26]~86_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[26]~87\ : std_logic;
SIGNAL \freqDiv|s_counter[27]~88_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[27]~89\ : std_logic;
SIGNAL \freqDiv|s_counter[28]~90_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[28]~91\ : std_logic;
SIGNAL \freqDiv|s_counter[29]~92_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[29]~93\ : std_logic;
SIGNAL \freqDiv|s_counter[30]~94_combout\ : std_logic;
SIGNAL \freqDiv|clockOut~5_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[30]~95\ : std_logic;
SIGNAL \freqDiv|s_counter[31]~96_combout\ : std_logic;
SIGNAL \freqDiv|clockOut~0_combout\ : std_logic;
SIGNAL \freqDiv|clockOut~3_combout\ : std_logic;
SIGNAL \freqDiv|clockOut~1_combout\ : std_logic;
SIGNAL \freqDiv|clockOut~2_combout\ : std_logic;
SIGNAL \freqDiv|clockOut~4_combout\ : std_logic;
SIGNAL \freqDiv|clockOut~6_combout\ : std_logic;
SIGNAL \freqDiv|Equal0~0_combout\ : std_logic;
SIGNAL \freqDiv|Equal0~1_combout\ : std_logic;
SIGNAL \freqDiv|Equal0~2_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[6]~33_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[0]~35\ : std_logic;
SIGNAL \freqDiv|s_counter[1]~36_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[1]~37\ : std_logic;
SIGNAL \freqDiv|s_counter[2]~38_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[2]~39\ : std_logic;
SIGNAL \freqDiv|s_counter[3]~40_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[3]~41\ : std_logic;
SIGNAL \freqDiv|s_counter[4]~42_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[4]~43\ : std_logic;
SIGNAL \freqDiv|s_counter[5]~44_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[5]~45\ : std_logic;
SIGNAL \freqDiv|s_counter[6]~46_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[6]~47\ : std_logic;
SIGNAL \freqDiv|s_counter[7]~48_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[7]~49\ : std_logic;
SIGNAL \freqDiv|s_counter[8]~50_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[8]~51\ : std_logic;
SIGNAL \freqDiv|s_counter[9]~52_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[9]~53\ : std_logic;
SIGNAL \freqDiv|s_counter[10]~54_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[10]~55\ : std_logic;
SIGNAL \freqDiv|s_counter[11]~56_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[11]~57\ : std_logic;
SIGNAL \freqDiv|s_counter[12]~58_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[12]~59\ : std_logic;
SIGNAL \freqDiv|s_counter[13]~60_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[13]~61\ : std_logic;
SIGNAL \freqDiv|s_counter[14]~62_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[14]~63\ : std_logic;
SIGNAL \freqDiv|s_counter[15]~64_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[15]~65\ : std_logic;
SIGNAL \freqDiv|s_counter[16]~66_combout\ : std_logic;
SIGNAL \freqDiv|s_counter[16]~67\ : std_logic;
SIGNAL \freqDiv|s_counter[17]~68_combout\ : std_logic;
SIGNAL \freqDiv|clockOut~8_combout\ : std_logic;
SIGNAL \freqDiv|clockOut~9_combout\ : std_logic;
SIGNAL \freqDiv|clockOut~7_combout\ : std_logic;
SIGNAL \freqDiv|clockOut~10_combout\ : std_logic;
SIGNAL \freqDiv|clockOut~11_combout\ : std_logic;
SIGNAL \freqDiv|clockOut~q\ : std_logic;
SIGNAL \fsm|LessThan3~0_combout\ : std_logic;
SIGNAL \fsm|LessThan3~1_combout\ : std_logic;
SIGNAL \fsm|s_display_centimos~7_combout\ : std_logic;
SIGNAL \fsm|Selector13~18_combout\ : std_logic;
SIGNAL \fsm|comb_proc~2_combout\ : std_logic;
SIGNAL \fsm|Add5~1\ : std_logic;
SIGNAL \fsm|Add5~3\ : std_logic;
SIGNAL \fsm|Add5~5\ : std_logic;
SIGNAL \fsm|Add5~7\ : std_logic;
SIGNAL \fsm|Add5~9\ : std_logic;
SIGNAL \fsm|Add5~11\ : std_logic;
SIGNAL \fsm|Add5~13\ : std_logic;
SIGNAL \fsm|Add5~15\ : std_logic;
SIGNAL \fsm|Add5~17\ : std_logic;
SIGNAL \fsm|Add5~19\ : std_logic;
SIGNAL \fsm|Add5~21\ : std_logic;
SIGNAL \fsm|Add5~23\ : std_logic;
SIGNAL \fsm|Add5~24_combout\ : std_logic;
SIGNAL \fsm|s_display_centimos~1_combout\ : std_logic;
SIGNAL \fsm|Add3~0_combout\ : std_logic;
SIGNAL \fsm|s_display_centimos~2_combout\ : std_logic;
SIGNAL \fsm|Add4~0_combout\ : std_logic;
SIGNAL \fsm|Add8~1\ : std_logic;
SIGNAL \fsm|Add8~3\ : std_logic;
SIGNAL \fsm|Add8~5\ : std_logic;
SIGNAL \fsm|Add8~7\ : std_logic;
SIGNAL \fsm|Add8~9\ : std_logic;
SIGNAL \fsm|Add8~11\ : std_logic;
SIGNAL \fsm|Add8~13\ : std_logic;
SIGNAL \fsm|Add8~15\ : std_logic;
SIGNAL \fsm|Add8~17\ : std_logic;
SIGNAL \fsm|Add8~19\ : std_logic;
SIGNAL \fsm|Add8~21\ : std_logic;
SIGNAL \fsm|Add8~23\ : std_logic;
SIGNAL \fsm|Add8~24_combout\ : std_logic;
SIGNAL \fsm|s_display_centimos~3_combout\ : std_logic;
SIGNAL \fsm|Add6~0_combout\ : std_logic;
SIGNAL \fsm|s_display_centimos~4_combout\ : std_logic;
SIGNAL \fsm|Add7~0_combout\ : std_logic;
SIGNAL \fsm|Selector13~11_combout\ : std_logic;
SIGNAL \fsm|Add11~0_combout\ : std_logic;
SIGNAL \fsm|Add11~1\ : std_logic;
SIGNAL \fsm|Add11~3\ : std_logic;
SIGNAL \fsm|Add11~5\ : std_logic;
SIGNAL \fsm|Add11~7\ : std_logic;
SIGNAL \fsm|Add11~9\ : std_logic;
SIGNAL \fsm|Add11~11\ : std_logic;
SIGNAL \fsm|Add11~13\ : std_logic;
SIGNAL \fsm|Add11~15\ : std_logic;
SIGNAL \fsm|Add11~17\ : std_logic;
SIGNAL \fsm|Add11~19\ : std_logic;
SIGNAL \fsm|Add11~21\ : std_logic;
SIGNAL \fsm|Add11~23\ : std_logic;
SIGNAL \fsm|Add11~25\ : std_logic;
SIGNAL \fsm|Add11~26_combout\ : std_logic;
SIGNAL \fsm|s_display_centimos~5_combout\ : std_logic;
SIGNAL \fsm|Add9~0_combout\ : std_logic;
SIGNAL \fsm|s_display_centimos~6_combout\ : std_logic;
SIGNAL \fsm|Add10~0_combout\ : std_logic;
SIGNAL \fsm|Selector13~17_combout\ : std_logic;
SIGNAL \fsm|Selector13~10_combout\ : std_logic;
SIGNAL \fsm|Selector13~12_combout\ : std_logic;
SIGNAL \fsm|Selector13~13_combout\ : std_logic;
SIGNAL \fsm|Selector13~14_combout\ : std_logic;
SIGNAL \fsm|Selector13~19_combout\ : std_logic;
SIGNAL \fsm|s_display_centimos~9_combout\ : std_logic;
SIGNAL \fsm|Selector13~15_combout\ : std_logic;
SIGNAL \fsm|Selector27~0_combout\ : std_logic;
SIGNAL \fsm|Add8~12_combout\ : std_logic;
SIGNAL \fsm|Add8~8_combout\ : std_logic;
SIGNAL \fsm|Add8~10_combout\ : std_logic;
SIGNAL \fsm|Add8~4_combout\ : std_logic;
SIGNAL \fsm|Add8~6_combout\ : std_logic;
SIGNAL \fsm|Add8~2_combout\ : std_logic;
SIGNAL \fsm|Add8~0_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ : std_logic;
SIGNAL \fsm|Add8~14_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ : std_logic;
SIGNAL \fsm|Add8~16_combout\ : std_logic;
SIGNAL \fsm|Add8~18_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ : std_logic;
SIGNAL \fsm|Add8~20_combout\ : std_logic;
SIGNAL \fsm|Add8~22_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[60]~111_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[60]~110_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[59]~113_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[59]~112_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[58]~181_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[58]~114_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[57]~115_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[57]~116_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[56]~117_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[56]~182_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[55]~119_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[55]~118_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[70]~212_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[70]~120_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[69]~213_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[69]~121_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[68]~183_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[68]~122_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[67]~214_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[67]~123_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[66]~184_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[66]~124_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[65]~125_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[65]~126_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[64]~127_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[54]~129_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[54]~128_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[64]~130_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[79]~131_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[79]~185_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[77]~133_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[76]~188_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[76]~134_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[75]~215_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[75]~135_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[74]~136_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[63]~139_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[63]~138_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[73]~140_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[73]~137_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[88]~141_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[87]~191_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[87]~142_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[86]~143_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[85]~144_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[84]~145_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[83]~216_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[83]~146_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[72]~149_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[72]~148_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[82]~150_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[82]~147_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[97]~151_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[97]~195_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[96]~152_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[96]~196_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[95]~153_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[95]~197_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[94]~198_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[94]~154_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[93]~199_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[93]~155_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[92]~156_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[92]~200_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[91]~157_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[81]~158_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[81]~159_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[106]~161_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[106]~201_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[105]~162_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[105]~202_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[104]~163_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[104]~203_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[103]~164_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[103]~204_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[102]~205_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[102]~165_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[101]~217_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[101]~166_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[100]~167_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[90]~169_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[90]~168_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[100]~170_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[115]~206_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[115]~171_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[114]~172_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[114]~207_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[113]~208_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[113]~173_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[112]~209_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[112]~174_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[111]~210_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[111]~175_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[110]~176_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[110]~211_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[99]~179_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[99]~178_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[109]~180_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|StageOut[109]~177_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~7\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~9\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~11\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~13\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~15\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~17\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~18_combout\ : std_logic;
SIGNAL \fsm|Selector16~5_combout\ : std_logic;
SIGNAL \fsm|Add11~24_combout\ : std_logic;
SIGNAL \fsm|Add11~22_combout\ : std_logic;
SIGNAL \fsm|Add11~18_combout\ : std_logic;
SIGNAL \fsm|Add11~16_combout\ : std_logic;
SIGNAL \fsm|Add11~14_combout\ : std_logic;
SIGNAL \fsm|Add11~10_combout\ : std_logic;
SIGNAL \fsm|Add11~12_combout\ : std_logic;
SIGNAL \fsm|Add11~8_combout\ : std_logic;
SIGNAL \fsm|Add11~2_combout\ : std_logic;
SIGNAL \fsm|Add11~4_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ : std_logic;
SIGNAL \fsm|Add11~6_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ : std_logic;
SIGNAL \fsm|Add11~20_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[60]~110_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[60]~111_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[59]~112_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[59]~113_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[58]~181_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[58]~114_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[57]~116_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[57]~115_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[56]~182_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[56]~117_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[55]~118_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[55]~119_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[70]~212_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[70]~120_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[69]~121_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[69]~213_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[68]~183_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[68]~122_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[67]~123_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[67]~214_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[66]~184_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[66]~124_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[65]~126_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[65]~125_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[54]~129_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[54]~128_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[64]~130_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[64]~127_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[79]~185_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[79]~131_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[78]~186_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[78]~132_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[77]~133_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[77]~187_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[76]~134_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[76]~188_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[75]~215_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[75]~135_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[74]~189_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[74]~136_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[73]~137_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[63]~139_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[63]~138_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[73]~140_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[88]~190_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[88]~141_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[87]~191_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[87]~142_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[86]~143_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[86]~192_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[85]~144_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[85]~193_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[84]~194_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[84]~145_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[83]~216_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[83]~146_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[72]~148_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[72]~149_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[82]~150_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[82]~147_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[97]~195_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[97]~151_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[96]~196_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[96]~152_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[95]~153_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[95]~197_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[94]~198_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[94]~154_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[93]~155_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[93]~199_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[92]~200_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[92]~156_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[81]~158_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[81]~159_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[91]~160_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[91]~157_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[106]~161_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[106]~201_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[105]~162_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[105]~202_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[104]~203_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[104]~163_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[103]~164_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[103]~204_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[102]~205_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[102]~165_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[101]~166_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[101]~217_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[90]~169_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[90]~168_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[100]~170_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[100]~167_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[115]~206_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[115]~171_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[114]~172_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[114]~207_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[113]~208_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[113]~173_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[112]~174_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[112]~209_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[111]~210_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[111]~175_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[110]~211_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[110]~176_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[99]~178_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[99]~179_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[109]~180_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|StageOut[109]~177_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~7\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~9\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~11\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~13\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~15\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~17\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~18_combout\ : std_logic;
SIGNAL \fsm|Selector16~2_combout\ : std_logic;
SIGNAL \fsm|Add5~22_combout\ : std_logic;
SIGNAL \fsm|Add5~20_combout\ : std_logic;
SIGNAL \fsm|Add5~18_combout\ : std_logic;
SIGNAL \fsm|Add5~12_combout\ : std_logic;
SIGNAL \fsm|Add5~14_combout\ : std_logic;
SIGNAL \fsm|Add5~8_combout\ : std_logic;
SIGNAL \fsm|Add5~10_combout\ : std_logic;
SIGNAL \fsm|Add5~6_combout\ : std_logic;
SIGNAL \fsm|Add5~0_combout\ : std_logic;
SIGNAL \fsm|Add5~2_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ : std_logic;
SIGNAL \fsm|Add5~4_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ : std_logic;
SIGNAL \fsm|Add5~16_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[60]~111_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[60]~110_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[59]~113_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[59]~112_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[58]~181_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[58]~114_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[57]~116_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[57]~115_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[56]~182_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[56]~117_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[55]~118_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[55]~119_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[70]~212_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[70]~120_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[69]~213_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[69]~121_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[68]~183_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[68]~122_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[67]~123_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[67]~214_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[66]~184_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[66]~124_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[65]~126_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[65]~125_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[64]~127_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[54]~129_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[54]~128_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[64]~130_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[79]~185_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[79]~131_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[78]~186_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[78]~132_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[77]~187_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[77]~133_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[76]~134_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[76]~188_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[75]~215_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[75]~135_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[74]~136_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[74]~189_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[73]~137_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[63]~139_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[63]~138_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[73]~140_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[88]~190_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[88]~141_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[87]~142_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[87]~191_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[86]~143_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[86]~192_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[85]~144_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[85]~193_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[84]~194_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[84]~145_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[83]~216_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[83]~146_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[72]~149_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[72]~148_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[82]~150_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[82]~147_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[97]~195_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[97]~151_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[96]~196_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[96]~152_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[95]~153_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[95]~197_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[94]~154_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[94]~198_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[93]~155_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[81]~158_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[81]~159_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[91]~160_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[91]~157_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[106]~201_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[106]~161_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[105]~162_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[105]~202_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[104]~203_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[104]~163_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[103]~164_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[103]~204_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[102]~165_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[102]~205_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[101]~217_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[101]~166_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[90]~169_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[90]~168_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[100]~170_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[100]~167_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[115]~206_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[115]~171_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[114]~207_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[114]~172_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[113]~208_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[113]~173_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[112]~209_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[112]~174_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[111]~175_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[111]~210_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[110]~211_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[110]~176_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[99]~179_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[99]~178_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[109]~180_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|StageOut[109]~177_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~7\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~9\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~11\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~13\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~15\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~17\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~18_combout\ : std_logic;
SIGNAL \fsm|Selector16~3_combout\ : std_logic;
SIGNAL \fsm|Selector16~4_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~16_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~16_combout\ : std_logic;
SIGNAL \fsm|Selector19~5_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~16_combout\ : std_logic;
SIGNAL \fsm|Selector19~2_combout\ : std_logic;
SIGNAL \fsm|Selector19~3_combout\ : std_logic;
SIGNAL \fsm|Selector19~4_combout\ : std_logic;
SIGNAL \toBCD|process_0~5_combout\ : std_logic;
SIGNAL \fsm|centimo[8]~70_combout\ : std_logic;
SIGNAL \fsm|comb_proc~3_combout\ : std_logic;
SIGNAL \fsm|Add3~1\ : std_logic;
SIGNAL \fsm|Add3~3\ : std_logic;
SIGNAL \fsm|Add3~5\ : std_logic;
SIGNAL \fsm|Add3~7\ : std_logic;
SIGNAL \fsm|Add3~9\ : std_logic;
SIGNAL \fsm|Add3~11\ : std_logic;
SIGNAL \fsm|Add3~13\ : std_logic;
SIGNAL \fsm|Add3~15\ : std_logic;
SIGNAL \fsm|Add3~17\ : std_logic;
SIGNAL \fsm|Add3~19\ : std_logic;
SIGNAL \fsm|Add3~21\ : std_logic;
SIGNAL \fsm|Add3~23\ : std_logic;
SIGNAL \fsm|Add3~25\ : std_logic;
SIGNAL \fsm|Add3~26_combout\ : std_logic;
SIGNAL \fsm|Add3~24_combout\ : std_logic;
SIGNAL \fsm|Add3~22_combout\ : std_logic;
SIGNAL \fsm|Add3~20_combout\ : std_logic;
SIGNAL \fsm|Add3~18_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[112]~178_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[111]~179_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[110]~182_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[109]~184_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[108]~186_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[107]~187_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout\ : std_logic;
SIGNAL \fsm|Add3~16_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[106]~190_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[106]~189_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[128]~191_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[127]~192_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[127]~333_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[126]~193_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[126]~334_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[125]~194_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[125]~335_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[124]~336_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[124]~195_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[123]~337_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[123]~196_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[122]~198_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[122]~197_combout\ : std_logic;
SIGNAL \fsm|Add3~14_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[105]~201_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[105]~200_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[121]~202_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[121]~199_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[144]~203_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[144]~289_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[143]~290_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[142]~205_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[142]~291_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[141]~292_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[141]~206_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[140]~207_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[138]~209_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[138]~338_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[137]~339_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[137]~210_combout\ : std_logic;
SIGNAL \fsm|Add3~12_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[120]~212_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[120]~213_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[136]~214_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[136]~211_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[160]~295_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[160]~215_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[159]~216_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[158]~297_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[158]~217_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[157]~218_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[157]~298_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[156]~219_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[156]~299_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[155]~300_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[155]~220_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[154]~221_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[153]~222_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[152]~223_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[152]~340_combout\ : std_logic;
SIGNAL \fsm|Add3~10_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[151]~224_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[135]~225_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[135]~226_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[151]~227_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[176]~303_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[176]~228_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[175]~304_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[175]~229_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[174]~305_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[174]~230_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[173]~231_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[173]~306_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[172]~232_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[172]~307_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[171]~308_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[171]~233_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[170]~309_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[170]~234_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[169]~235_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[169]~310_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[168]~311_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[168]~236_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[167]~237_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[167]~341_combout\ : std_logic;
SIGNAL \fsm|Add3~8_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[150]~240_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[150]~239_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[166]~241_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[166]~238_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[186]~318_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[192]~312_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[192]~242_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[191]~313_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[191]~243_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[190]~314_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[190]~244_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[189]~245_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[189]~315_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[188]~316_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[188]~246_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[187]~317_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[187]~247_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[186]~248_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[185]~319_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[185]~249_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[184]~320_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[184]~250_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[183]~251_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[183]~321_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[182]~252_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[182]~342_combout\ : std_logic;
SIGNAL \fsm|Add3~6_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[181]~253_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[165]~254_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[165]~255_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[181]~256_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[202]~329_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[202]~269_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[201]~330_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[201]~270_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[200]~271_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[200]~331_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[199]~332_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[199]~272_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[198]~322_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[198]~257_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[197]~258_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[197]~343_combout\ : std_logic;
SIGNAL \fsm|Add3~4_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[180]~260_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[180]~261_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[196]~262_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[196]~259_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[208]~263_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[208]~323_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[207]~264_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[207]~324_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[206]~265_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[206]~325_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[205]~266_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[205]~326_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[204]~267_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[204]~327_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[203]~328_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[203]~268_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[218]~285_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[217]~286_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[216]~279_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[215]~280_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[214]~273_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[213]~274_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[212]~275_combout\ : std_logic;
SIGNAL \fsm|Add3~2_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[195]~277_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[195]~276_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[211]~278_combout\ : std_logic;
SIGNAL \fsm|Add4~1\ : std_logic;
SIGNAL \fsm|Add4~3\ : std_logic;
SIGNAL \fsm|Add4~5\ : std_logic;
SIGNAL \fsm|Add4~7\ : std_logic;
SIGNAL \fsm|Add4~9\ : std_logic;
SIGNAL \fsm|Add4~11\ : std_logic;
SIGNAL \fsm|Add4~13\ : std_logic;
SIGNAL \fsm|Add4~15\ : std_logic;
SIGNAL \fsm|Add4~16_combout\ : std_logic;
SIGNAL \fsm|centimo[8]~67_combout\ : std_logic;
SIGNAL \fsm|Add6~1\ : std_logic;
SIGNAL \fsm|Add6~3\ : std_logic;
SIGNAL \fsm|Add6~5\ : std_logic;
SIGNAL \fsm|Add6~7\ : std_logic;
SIGNAL \fsm|Add6~9\ : std_logic;
SIGNAL \fsm|Add6~11\ : std_logic;
SIGNAL \fsm|Add6~13\ : std_logic;
SIGNAL \fsm|Add6~15\ : std_logic;
SIGNAL \fsm|Add6~17\ : std_logic;
SIGNAL \fsm|Add6~19\ : std_logic;
SIGNAL \fsm|Add6~21\ : std_logic;
SIGNAL \fsm|Add6~23\ : std_logic;
SIGNAL \fsm|Add6~25\ : std_logic;
SIGNAL \fsm|Add6~26_combout\ : std_logic;
SIGNAL \fsm|Add6~24_combout\ : std_logic;
SIGNAL \fsm|Add6~22_combout\ : std_logic;
SIGNAL \fsm|Add6~20_combout\ : std_logic;
SIGNAL \fsm|Add6~18_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[112]~178_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[111]~179_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[111]~180_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[110]~181_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[110]~182_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[109]~184_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[109]~183_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[108]~185_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[108]~186_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[107]~188_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[107]~187_combout\ : std_logic;
SIGNAL \fsm|Add6~16_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[106]~190_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[106]~189_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[128]~288_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[128]~191_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[127]~192_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[127]~333_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[126]~334_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[126]~193_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[125]~194_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[125]~335_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[124]~195_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[124]~336_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[123]~196_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[123]~337_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[122]~198_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[122]~197_combout\ : std_logic;
SIGNAL \fsm|Add6~14_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[105]~201_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[105]~200_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[121]~202_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[121]~199_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[144]~289_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[144]~203_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[143]~204_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[143]~290_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[142]~291_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[142]~205_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[141]~206_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[141]~292_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[140]~293_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[140]~207_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[139]~208_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[139]~294_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[138]~209_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[138]~338_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[137]~210_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[137]~339_combout\ : std_logic;
SIGNAL \fsm|Add6~12_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[120]~213_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[120]~212_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[136]~214_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[136]~211_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[160]~295_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[159]~296_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[158]~297_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[157]~298_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[156]~299_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[155]~300_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[155]~220_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[154]~221_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[154]~301_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[153]~222_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[153]~302_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[152]~223_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[152]~340_combout\ : std_logic;
SIGNAL \fsm|Add6~10_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[151]~224_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[135]~225_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[135]~226_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[151]~227_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[176]~228_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[175]~229_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[174]~230_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[173]~231_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[172]~232_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[171]~233_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[170]~234_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[169]~310_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[169]~235_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[168]~311_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[167]~341_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[167]~237_combout\ : std_logic;
SIGNAL \fsm|Add6~8_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[166]~238_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[150]~240_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[192]~242_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[192]~312_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[191]~243_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[191]~313_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[190]~244_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[190]~314_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[189]~245_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[189]~315_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[188]~246_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[188]~316_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[187]~317_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[187]~247_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[186]~318_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[186]~248_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[185]~249_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[185]~319_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[184]~320_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[184]~250_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[183]~321_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[183]~251_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[182]~342_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[182]~252_combout\ : std_logic;
SIGNAL \fsm|Add6~6_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[165]~254_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[165]~255_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[181]~256_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[181]~253_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[202]~269_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[202]~329_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[201]~270_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[201]~330_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[200]~271_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[200]~331_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[199]~332_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[199]~272_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[198]~257_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[198]~322_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[197]~258_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[197]~343_combout\ : std_logic;
SIGNAL \fsm|Add6~4_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[196]~259_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[180]~261_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[180]~260_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[196]~262_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[208]~323_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[208]~263_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[207]~324_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[207]~264_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[206]~325_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[206]~265_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[205]~326_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[205]~266_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[204]~267_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[204]~327_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[203]~268_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[203]~328_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[218]~285_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[217]~286_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[216]~279_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[215]~280_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[214]~273_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[213]~274_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[212]~275_combout\ : std_logic;
SIGNAL \fsm|Add6~2_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[195]~277_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[195]~276_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[211]~278_combout\ : std_logic;
SIGNAL \fsm|Add7~1\ : std_logic;
SIGNAL \fsm|Add7~3\ : std_logic;
SIGNAL \fsm|Add7~5\ : std_logic;
SIGNAL \fsm|Add7~7\ : std_logic;
SIGNAL \fsm|Add7~9\ : std_logic;
SIGNAL \fsm|Add7~11\ : std_logic;
SIGNAL \fsm|Add7~13\ : std_logic;
SIGNAL \fsm|Add7~15\ : std_logic;
SIGNAL \fsm|Add7~16_combout\ : std_logic;
SIGNAL \fsm|Add9~1\ : std_logic;
SIGNAL \fsm|Add9~3\ : std_logic;
SIGNAL \fsm|Add9~5\ : std_logic;
SIGNAL \fsm|Add9~7\ : std_logic;
SIGNAL \fsm|Add9~9\ : std_logic;
SIGNAL \fsm|Add9~11\ : std_logic;
SIGNAL \fsm|Add9~13\ : std_logic;
SIGNAL \fsm|Add9~15\ : std_logic;
SIGNAL \fsm|Add9~17\ : std_logic;
SIGNAL \fsm|Add9~19\ : std_logic;
SIGNAL \fsm|Add9~21\ : std_logic;
SIGNAL \fsm|Add9~23\ : std_logic;
SIGNAL \fsm|Add9~25\ : std_logic;
SIGNAL \fsm|Add9~26_combout\ : std_logic;
SIGNAL \fsm|Add9~24_combout\ : std_logic;
SIGNAL \fsm|Add9~22_combout\ : std_logic;
SIGNAL \fsm|Add9~20_combout\ : std_logic;
SIGNAL \fsm|Add9~18_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[112]~178_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[111]~180_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[111]~179_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[110]~181_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[110]~182_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[109]~184_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[109]~183_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[108]~186_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[108]~185_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[107]~188_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[107]~187_combout\ : std_logic;
SIGNAL \fsm|Add9~16_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[106]~190_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[106]~189_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[128]~191_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[127]~192_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[127]~333_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[126]~334_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[126]~193_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[125]~335_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[125]~194_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[124]~195_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[124]~336_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[123]~196_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[123]~337_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[122]~197_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[122]~198_combout\ : std_logic;
SIGNAL \fsm|Add9~14_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[105]~201_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[105]~200_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[121]~202_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[121]~199_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[144]~289_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[144]~203_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[143]~204_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[143]~290_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[142]~205_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[142]~291_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[141]~206_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[141]~292_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[140]~293_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[140]~207_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[139]~208_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[139]~294_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[138]~209_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[138]~338_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[137]~339_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[137]~210_combout\ : std_logic;
SIGNAL \fsm|Add9~12_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[136]~211_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[120]~213_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[120]~212_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[136]~214_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[160]~295_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[160]~215_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[159]~296_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[159]~216_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[158]~217_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[158]~297_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[157]~298_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[157]~218_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[156]~219_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[156]~299_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[155]~300_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[155]~220_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[154]~221_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[154]~301_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[153]~222_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[153]~302_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[152]~340_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[152]~223_combout\ : std_logic;
SIGNAL \fsm|Add9~10_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[151]~224_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[135]~226_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[135]~225_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[151]~227_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[176]~228_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[176]~303_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[175]~304_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[175]~229_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[174]~305_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[174]~230_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[173]~306_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[173]~231_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[172]~232_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[172]~307_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[171]~233_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[171]~308_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[170]~309_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[170]~234_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[169]~310_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[169]~235_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[168]~311_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[168]~236_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[167]~237_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[167]~341_combout\ : std_logic;
SIGNAL \fsm|Add9~8_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[166]~238_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[150]~239_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[150]~240_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[166]~241_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[192]~242_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[192]~312_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[191]~313_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[191]~243_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[190]~244_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[190]~314_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[189]~245_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[189]~315_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[188]~316_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[188]~246_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[187]~317_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[187]~247_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[186]~318_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[186]~248_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[185]~319_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[185]~249_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[184]~250_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[184]~320_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[183]~251_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[183]~321_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[182]~252_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[182]~342_combout\ : std_logic;
SIGNAL \fsm|Add9~6_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[181]~253_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[165]~254_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[165]~255_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[181]~256_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[208]~323_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[208]~263_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[207]~324_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[207]~264_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[206]~325_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[206]~265_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[205]~326_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[205]~266_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[204]~327_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[204]~267_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[203]~268_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[203]~328_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[202]~269_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[202]~329_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[201]~330_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[201]~270_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[200]~331_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[200]~271_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[199]~272_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[199]~332_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[198]~257_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[198]~322_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[197]~258_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[197]~343_combout\ : std_logic;
SIGNAL \fsm|Add9~4_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[196]~259_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[180]~260_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[180]~261_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[196]~262_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[218]~285_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[217]~286_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[216]~279_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[215]~280_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[214]~273_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[213]~274_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[212]~275_combout\ : std_logic;
SIGNAL \fsm|Add9~2_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[195]~277_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[195]~276_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[211]~278_combout\ : std_logic;
SIGNAL \fsm|Add10~1\ : std_logic;
SIGNAL \fsm|Add10~3\ : std_logic;
SIGNAL \fsm|Add10~5\ : std_logic;
SIGNAL \fsm|Add10~7\ : std_logic;
SIGNAL \fsm|Add10~9\ : std_logic;
SIGNAL \fsm|Add10~11\ : std_logic;
SIGNAL \fsm|Add10~13\ : std_logic;
SIGNAL \fsm|Add10~15\ : std_logic;
SIGNAL \fsm|Add10~16_combout\ : std_logic;
SIGNAL \fsm|centimo[8]~65_combout\ : std_logic;
SIGNAL \fsm|centimo[8]~66_combout\ : std_logic;
SIGNAL \fsm|centimo[10]~1_combout\ : std_logic;
SIGNAL \fsm|centimo[10]~6_combout\ : std_logic;
SIGNAL \fsm|centimo[10]~7_combout\ : std_logic;
SIGNAL \fsm|centimo[8]~68_combout\ : std_logic;
SIGNAL \fsm|centimo[8]~69_combout\ : std_logic;
SIGNAL \fsm|centimo[8]~72_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[219]~284_combout\ : std_logic;
SIGNAL \fsm|Add10~17\ : std_logic;
SIGNAL \fsm|Add10~18_combout\ : std_logic;
SIGNAL \fsm|centimo[9]~73_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[219]~284_combout\ : std_logic;
SIGNAL \fsm|Add7~17\ : std_logic;
SIGNAL \fsm|Add7~18_combout\ : std_logic;
SIGNAL \fsm|centimo[9]~74_combout\ : std_logic;
SIGNAL \fsm|centimo[9]~75_combout\ : std_logic;
SIGNAL \fsm|centimo[9]~76_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[219]~284_combout\ : std_logic;
SIGNAL \fsm|Add4~17\ : std_logic;
SIGNAL \fsm|Add4~18_combout\ : std_logic;
SIGNAL \fsm|centimo[9]~77_combout\ : std_logic;
SIGNAL \fsm|centimo[9]~78_combout\ : std_logic;
SIGNAL \fsm|centimo[9]~79_combout\ : std_logic;
SIGNAL \fsm|centimo[12]~38_combout\ : std_logic;
SIGNAL \fsm|centimo[12]~57_combout\ : std_logic;
SIGNAL \fsm|centimo[12]~58_combout\ : std_logic;
SIGNAL \fsm|centimo[12]~61_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[222]~281_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[221]~282_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[220]~283_combout\ : std_logic;
SIGNAL \fsm|Add7~19\ : std_logic;
SIGNAL \fsm|Add7~21\ : std_logic;
SIGNAL \fsm|Add7~23\ : std_logic;
SIGNAL \fsm|Add7~24_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[222]~281_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[221]~282_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[220]~283_combout\ : std_logic;
SIGNAL \fsm|Add10~19\ : std_logic;
SIGNAL \fsm|Add10~21\ : std_logic;
SIGNAL \fsm|Add10~23\ : std_logic;
SIGNAL \fsm|Add10~24_combout\ : std_logic;
SIGNAL \fsm|centimo[12]~59_combout\ : std_logic;
SIGNAL \fsm|centimo[12]~60_combout\ : std_logic;
SIGNAL \fsm|centimo[12]~62_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[222]~281_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[221]~282_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[220]~283_combout\ : std_logic;
SIGNAL \fsm|Add4~19\ : std_logic;
SIGNAL \fsm|Add4~21\ : std_logic;
SIGNAL \fsm|Add4~23\ : std_logic;
SIGNAL \fsm|Add4~24_combout\ : std_logic;
SIGNAL \fsm|centimo[12]~63_combout\ : std_logic;
SIGNAL \fsm|centimo[12]~64_combout\ : std_logic;
SIGNAL \fsm|centimo[10]~87_combout\ : std_logic;
SIGNAL \fsm|Add7~20_combout\ : std_logic;
SIGNAL \fsm|Add10~20_combout\ : std_logic;
SIGNAL \fsm|centimo[10]~88_combout\ : std_logic;
SIGNAL \fsm|centimo[10]~89_combout\ : std_logic;
SIGNAL \fsm|centimo[10]~90_combout\ : std_logic;
SIGNAL \fsm|centimo[10]~91_combout\ : std_logic;
SIGNAL \fsm|Add4~20_combout\ : std_logic;
SIGNAL \fsm|centimo[10]~92_combout\ : std_logic;
SIGNAL \fsm|centimo[10]~93_combout\ : std_logic;
SIGNAL \fsm|Add7~14_combout\ : std_logic;
SIGNAL \fsm|Add10~14_combout\ : std_logic;
SIGNAL \fsm|centimo[7]~94_combout\ : std_logic;
SIGNAL \fsm|centimo[7]~95_combout\ : std_logic;
SIGNAL \fsm|centimo[7]~96_combout\ : std_logic;
SIGNAL \fsm|centimo[7]~97_combout\ : std_logic;
SIGNAL \fsm|Add4~14_combout\ : std_logic;
SIGNAL \fsm|centimo[7]~98_combout\ : std_logic;
SIGNAL \fsm|centimo[7]~99_combout\ : std_logic;
SIGNAL \fsm|centimo[7]~100_combout\ : std_logic;
SIGNAL \fsm|Add4~22_combout\ : std_logic;
SIGNAL \fsm|Add7~22_combout\ : std_logic;
SIGNAL \fsm|Add10~22_combout\ : std_logic;
SIGNAL \fsm|centimo[11]~81_combout\ : std_logic;
SIGNAL \fsm|centimo[11]~82_combout\ : std_logic;
SIGNAL \fsm|centimo[11]~83_combout\ : std_logic;
SIGNAL \fsm|centimo[11]~84_combout\ : std_logic;
SIGNAL \fsm|centimo[11]~85_combout\ : std_logic;
SIGNAL \fsm|centimo[11]~80_combout\ : std_logic;
SIGNAL \fsm|centimo[11]~86_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~14_combout\ : std_logic;
SIGNAL \fsm|s_display_euro~5_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~14_combout\ : std_logic;
SIGNAL \fsm|s_display_euro~7_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~14_combout\ : std_logic;
SIGNAL \fsm|s_display_euro~6_combout\ : std_logic;
SIGNAL \fsm|s_display_euro~8_combout\ : std_logic;
SIGNAL \fsm|Selector20~0_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \fsm|s_display_euro~2_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \fsm|s_display_euro~3_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \fsm|s_display_euro~1_combout\ : std_logic;
SIGNAL \fsm|s_display_euro~4_combout\ : std_logic;
SIGNAL \fsm|euro[0]~30_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\ : std_logic;
SIGNAL \fsm|Mod0|auto_generated|divider|divider|StageOut[223]~287_combout\ : std_logic;
SIGNAL \fsm|Add4~25\ : std_logic;
SIGNAL \fsm|Add4~27_cout\ : std_logic;
SIGNAL \fsm|Add4~29_cout\ : std_logic;
SIGNAL \fsm|Add4~30_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\ : std_logic;
SIGNAL \fsm|Mod1|auto_generated|divider|divider|StageOut[223]~287_combout\ : std_logic;
SIGNAL \fsm|Add7~25\ : std_logic;
SIGNAL \fsm|Add7~27_cout\ : std_logic;
SIGNAL \fsm|Add7~29_cout\ : std_logic;
SIGNAL \fsm|Add7~30_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\ : std_logic;
SIGNAL \fsm|Mod2|auto_generated|divider|divider|StageOut[223]~287_combout\ : std_logic;
SIGNAL \fsm|Add10~25\ : std_logic;
SIGNAL \fsm|Add10~27_cout\ : std_logic;
SIGNAL \fsm|Add10~29_cout\ : std_logic;
SIGNAL \fsm|Add10~30_combout\ : std_logic;
SIGNAL \fsm|centimo[13]~101_combout\ : std_logic;
SIGNAL \fsm|centimo[13]~102_combout\ : std_logic;
SIGNAL \fsm|centimo[13]~103_combout\ : std_logic;
SIGNAL \fsm|centimo[13]~104_combout\ : std_logic;
SIGNAL \fsm|centimo[13]~105_combout\ : std_logic;
SIGNAL \toBCD|process_0~6_combout\ : std_logic;
SIGNAL \toBCD|process_0~7_combout\ : std_logic;
SIGNAL \toBCD|process_0~8_combout\ : std_logic;
SIGNAL \fsm|centimo[1]~35_combout\ : std_logic;
SIGNAL \fsm|Add4~2_combout\ : std_logic;
SIGNAL \fsm|Add7~2_combout\ : std_logic;
SIGNAL \fsm|Add10~2_combout\ : std_logic;
SIGNAL \fsm|centimo[1]~29_combout\ : std_logic;
SIGNAL \fsm|centimo[1]~30_combout\ : std_logic;
SIGNAL \fsm|centimo[1]~31_combout\ : std_logic;
SIGNAL \fsm|centimo[1]~32_combout\ : std_logic;
SIGNAL \fsm|centimo[1]~33_combout\ : std_logic;
SIGNAL \fsm|centimo[1]~34_combout\ : std_logic;
SIGNAL \fsm|centimo[1]~36_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|quotient[1]~2_combout\ : std_logic;
SIGNAL \fsm|s_display_euro~0_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \fsm|euro[1]~14_combout\ : std_logic;
SIGNAL \fsm|euro[5]~31_combout\ : std_logic;
SIGNAL \fsm|euro[5]~3_combout\ : std_logic;
SIGNAL \fsm|euro[5]~4_combout\ : std_logic;
SIGNAL \fsm|Selector33~0_combout\ : std_logic;
SIGNAL \fsm|euro[5]~7_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \fsm|euro[1]~15_combout\ : std_logic;
SIGNAL \fsm|euro[1]~16_combout\ : std_logic;
SIGNAL \fsm|euro[1]~17_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~8_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|quotient[4]~1_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~8_combout\ : std_logic;
SIGNAL \fsm|euro[4]~11_combout\ : std_logic;
SIGNAL \fsm|euro[4]~12_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~8_combout\ : std_logic;
SIGNAL \fsm|euro[4]~10_combout\ : std_logic;
SIGNAL \fsm|euro[4]~13_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~10_combout\ : std_logic;
SIGNAL \fsm|euro[5]~2_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~10_combout\ : std_logic;
SIGNAL \fsm|euro[5]~5_combout\ : std_logic;
SIGNAL \fsm|euro[5]~8_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~10_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|quotient[5]~0_combout\ : std_logic;
SIGNAL \fsm|euro[5]~9_combout\ : std_logic;
SIGNAL \toBCD|process_0~1_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~12_combout\ : std_logic;
SIGNAL \fsm|euro[6]~18_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~12_combout\ : std_logic;
SIGNAL \fsm|euro[6]~19_combout\ : std_logic;
SIGNAL \fsm|euro[6]~20_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~12_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|quotient[6]~3_combout\ : std_logic;
SIGNAL \fsm|euro[6]~21_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \fsm|euro[2]~26_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|quotient[2]~5_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \fsm|euro[2]~27_combout\ : std_logic;
SIGNAL \fsm|euro[2]~28_combout\ : std_logic;
SIGNAL \fsm|euro[2]~29_combout\ : std_logic;
SIGNAL \fsm|Div0|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \fsm|euro[3]~23_combout\ : std_logic;
SIGNAL \fsm|euro[3]~24_combout\ : std_logic;
SIGNAL \fsm|Div2|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \fsm|euro[3]~22_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \fsm|Div1|auto_generated|divider|quotient[3]~4_combout\ : std_logic;
SIGNAL \fsm|euro[3]~25_combout\ : std_logic;
SIGNAL \toBCD|process_0~2_combout\ : std_logic;
SIGNAL \toBCD|process_0~3_combout\ : std_logic;
SIGNAL \fsm|Add4~12_combout\ : std_logic;
SIGNAL \fsm|centimo[6]~41_combout\ : std_logic;
SIGNAL \fsm|centimo[6]~42_combout\ : std_logic;
SIGNAL \fsm|Add10~12_combout\ : std_logic;
SIGNAL \fsm|centimo[6]~43_combout\ : std_logic;
SIGNAL \fsm|Add7~12_combout\ : std_logic;
SIGNAL \fsm|centimo[6]~44_combout\ : std_logic;
SIGNAL \fsm|centimo[6]~45_combout\ : std_logic;
SIGNAL \fsm|s_display_centimos~8_combout\ : std_logic;
SIGNAL \fsm|centimo[6]~37_combout\ : std_logic;
SIGNAL \fsm|centimo[6]~39_combout\ : std_logic;
SIGNAL \fsm|Selector13~16_combout\ : std_logic;
SIGNAL \fsm|centimo[6]~40_combout\ : std_logic;
SIGNAL \fsm|centimo[5]~46_combout\ : std_logic;
SIGNAL \fsm|centimo[6]~47_combout\ : std_logic;
SIGNAL \fsm|centimo[5]~48_combout\ : std_logic;
SIGNAL \fsm|centimo[5]~49_combout\ : std_logic;
SIGNAL \fsm|centimo[5]~50_combout\ : std_logic;
SIGNAL \fsm|Add10~10_combout\ : std_logic;
SIGNAL \fsm|centimo[5]~53_combout\ : std_logic;
SIGNAL \fsm|Add7~10_combout\ : std_logic;
SIGNAL \fsm|centimo[5]~54_combout\ : std_logic;
SIGNAL \fsm|Add4~10_combout\ : std_logic;
SIGNAL \fsm|centimo[5]~52_combout\ : std_logic;
SIGNAL \fsm|centimo[5]~55_combout\ : std_logic;
SIGNAL \fsm|centimo[5]~51_combout\ : std_logic;
SIGNAL \fsm|centimo[5]~56_combout\ : std_logic;
SIGNAL \fsm|centimo[2]~26_combout\ : std_logic;
SIGNAL \fsm|Add4~4_combout\ : std_logic;
SIGNAL \fsm|centimo[2]~23_combout\ : std_logic;
SIGNAL \fsm|Add10~4_combout\ : std_logic;
SIGNAL \fsm|centimo[2]~21_combout\ : std_logic;
SIGNAL \fsm|Add7~4_combout\ : std_logic;
SIGNAL \fsm|centimo[2]~22_combout\ : std_logic;
SIGNAL \fsm|centimo[2]~24_combout\ : std_logic;
SIGNAL \fsm|centimo[2]~25_combout\ : std_logic;
SIGNAL \fsm|centimo[2]~27_combout\ : std_logic;
SIGNAL \fsm|centimo[2]~28_combout\ : std_logic;
SIGNAL \fsm|centimo[4]~4_combout\ : std_logic;
SIGNAL \fsm|Add7~8_combout\ : std_logic;
SIGNAL \fsm|Add10~8_combout\ : std_logic;
SIGNAL \fsm|centimo[4]~2_combout\ : std_logic;
SIGNAL \fsm|centimo[4]~3_combout\ : std_logic;
SIGNAL \fsm|centimo[4]~8_combout\ : std_logic;
SIGNAL \fsm|Add4~8_combout\ : std_logic;
SIGNAL \fsm|centimo[4]~9_combout\ : std_logic;
SIGNAL \fsm|centimo[4]~11_combout\ : std_logic;
SIGNAL \fsm|centimo[4]~10_combout\ : std_logic;
SIGNAL \fsm|centimo[4]~12_combout\ : std_logic;
SIGNAL \fsm|Add4~6_combout\ : std_logic;
SIGNAL \fsm|centimo[3]~15_combout\ : std_logic;
SIGNAL \fsm|Add7~6_combout\ : std_logic;
SIGNAL \fsm|Add10~6_combout\ : std_logic;
SIGNAL \fsm|centimo[3]~13_combout\ : std_logic;
SIGNAL \fsm|centimo[3]~14_combout\ : std_logic;
SIGNAL \fsm|centimo[3]~16_combout\ : std_logic;
SIGNAL \fsm|centimo[3]~17_combout\ : std_logic;
SIGNAL \fsm|centimo[3]~18_combout\ : std_logic;
SIGNAL \fsm|centimo[3]~19_combout\ : std_logic;
SIGNAL \fsm|centimo[3]~20_combout\ : std_logic;
SIGNAL \toBCD|process_0~0_combout\ : std_logic;
SIGNAL \toBCD|process_0~4_combout\ : std_logic;
SIGNAL \toBCD|process_0~9_combout\ : std_logic;
SIGNAL \toBCD|process_0~11_combout\ : std_logic;
SIGNAL \toBCD|process_0~12_combout\ : std_logic;
SIGNAL \toBCD|process_0~13_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~154_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~253_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~156_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~155_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~158_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~157_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~160_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~159_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~161_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~254_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~162_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~255_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~163_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~256_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~257_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~164_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~166_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~165_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~167_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~258_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~259_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~168_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~260_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~169_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~170_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~261_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~262_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~171_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~172_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~173_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~174_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~263_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~264_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~175_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~176_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~265_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~266_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~177_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~178_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~267_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~268_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~179_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~181_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~180_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~182_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~183_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~184_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~271_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~185_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~272_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~273_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~186_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~187_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~274_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~275_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~188_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~190_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~189_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~276_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~191_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~192_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~277_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~278_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~193_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~194_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~279_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~195_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~280_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~196_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~281_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~282_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~197_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~198_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~199_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~200_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~201_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~283_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~202_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~203_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~284_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~204_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~205_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~206_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~207_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~208_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~209_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~322_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~210_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~211_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~212_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~213_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~290_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~214_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~291_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~215_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~216_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~292_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~293_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~217_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~294_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~218_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~295_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~219_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~296_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~220_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~221_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~297_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~222_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~323_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~298_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~223_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~225_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~224_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~226_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~299_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~300_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~227_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~228_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~301_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~302_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~229_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~230_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~303_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~304_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~231_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~305_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~232_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~306_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~233_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~234_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~307_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~235_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~308_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~236_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~309_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~237_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~238_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~239_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~310_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~240_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~311_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~312_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~241_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~242_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~313_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~243_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~314_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~244_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~315_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~316_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~245_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~246_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~317_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~318_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~247_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~319_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~248_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~249_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~320_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~321_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~250_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~251_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~252_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \toBCD|process_0~10_combout\ : std_logic;
SIGNAL \toBCD|centimoU[12]~32_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \toBCD|process_0~14_combout\ : std_logic;
SIGNAL \toBCD|centimoU[2]~7_combout\ : std_logic;
SIGNAL \toBCD|centimoU[2]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \toBCD|centimoU[1]~29_combout\ : std_logic;
SIGNAL \toBCD|centimoU[1]~30_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \toBCD|euroU[7]~2_combout\ : std_logic;
SIGNAL \toBCD|centimoU[3]~27_combout\ : std_logic;
SIGNAL \toBCD|centimoU[3]~28_combout\ : std_logic;
SIGNAL \toBCD|centimoU[6]~21_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \toBCD|centimoU[6]~22_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \toBCD|centimoU[4]~24_combout\ : std_logic;
SIGNAL \toBCD|centimoU[5]~33_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \toBCD|centimoU[5]~23_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal4~2_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ : std_logic;
SIGNAL \toBCD|centimoU[11]~17_combout\ : std_logic;
SIGNAL \toBCD|centimoU[11]~18_combout\ : std_logic;
SIGNAL \toBCD|centimoU[10]~19_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ : std_logic;
SIGNAL \toBCD|centimoU[10]~20_combout\ : std_logic;
SIGNAL \toBCD|centimoU[13]~15_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ : std_logic;
SIGNAL \toBCD|centimoU[13]~16_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ : std_logic;
SIGNAL \toBCD|centimoU[12]~13_combout\ : std_logic;
SIGNAL \toBCD|centimoU[12]~14_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal4~1_combout\ : std_logic;
SIGNAL \toBCD|centimoU[9]~25_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \toBCD|centimoU[9]~26_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \toBCD|centimoU[7]~11_combout\ : std_logic;
SIGNAL \toBCD|centimoU[7]~12_combout\ : std_logic;
SIGNAL \toBCD|centimoU[8]~9_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ : std_logic;
SIGNAL \toBCD|centimoU[8]~10_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal4~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal4~3_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal12~0_combout\ : std_logic;
SIGNAL \fsm|centimo[0]~106_combout\ : std_logic;
SIGNAL \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \toBCD|centimoU[0]~6_combout\ : std_logic;
SIGNAL \toBCD|centimoU[0]~31_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal14~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal18~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[1]~6_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[6]~7_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal17~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal7~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal15~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal4~5_combout\ : std_logic;
SIGNAL \HEXcentimoU|s_decOut[6]~1_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal6~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[0]~8_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal14~1_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal13~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal5~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal9~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[0]~9_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[0]~10_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal3~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal3~1_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal0~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal3~2_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal3~3_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal4~4_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal0~1_combout\ : std_logic;
SIGNAL \HEXcentimoU|s_decOut~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[0]~36_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[0]~11_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[0]~12_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal5~1_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[1]~14_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[1]~15_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal7~1_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[1]~37_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[0]~17_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[1]~18_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal4~6_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[6]~13_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[1]~16_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[1]~19_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal6~1_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[2]~24_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[2]~25_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[2]~20_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[2]~21_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[2]~22_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[4]~23_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[2]~26_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[4]~27_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[3]~28_combout\ : std_logic;
SIGNAL \HEXcentimoU|Equal8~0_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[4]~29_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[4]~30_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[5]~31_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[5]~32_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[6]~34_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[6]~33_combout\ : std_logic;
SIGNAL \HEXcentimoU|decOut_n[6]~35_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[17]~62_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[16]~63_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[16]~64_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[15]~65_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[15]~66_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[18]~114_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[23]~67_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[23]~115_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[22]~116_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[22]~68_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[21]~117_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[21]~69_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[20]~70_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[20]~71_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[28]~72_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[28]~118_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[27]~73_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[27]~119_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[26]~74_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[25]~75_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[25]~76_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[31]~123_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[33]~121_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[33]~77_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[32]~122_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[32]~78_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[31]~79_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[30]~80_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[37]~125_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[38]~82_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[38]~124_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[37]~83_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[36]~84_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[36]~126_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[35]~85_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[35]~86_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[43]~127_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[43]~87_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[42]~88_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[42]~128_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[41]~90_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[41]~89_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[40]~92_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[40]~91_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[48]~129_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[47]~94_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[47]~136_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[46]~95_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[46]~96_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[45]~98_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[45]~97_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|centimoD[3]~2_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[53]~130_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[53]~99_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[52]~100_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[52]~137_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[51]~101_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[51]~131_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[50]~103_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[50]~102_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[57]~133_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[57]~105_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[56]~134_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[56]~106_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[55]~107_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[55]~108_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[58]~132_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[58]~104_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[63]~109_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[62]~135_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[62]~110_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[61]~111_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[60]~112_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|StageOut[60]~113_combout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|op_4~1_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ : std_logic;
SIGNAL \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \toBCD|centimoD[0]~5_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal4~0_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal4~1_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal4~2_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal4~3_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal6~8_combout\ : std_logic;
SIGNAL \toBCD|centimoD[2]~3_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal6~9_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal4~4_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal12~9_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal12~8_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal8~0_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[4]~4_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal11~0_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal9~0_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[0]~5_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal14~8_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[0]~6_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal17~0_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[0]~7_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal8~1_combout\ : std_logic;
SIGNAL \HEXcentimoD|s_decOut[6]~4_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[1]~8_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[5]~29_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal0~0_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal0~1_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal0~2_combout\ : std_logic;
SIGNAL \HEXcentimoD|s_decOut~6_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[0]~10_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal4~5_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal15~0_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[1]~11_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[1]~12_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal5~0_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[3]~13_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[6]~9_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal6~10_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[3]~14_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[1]~15_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[2]~19_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[2]~20_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[2]~16_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[2]~17_combout\ : std_logic;
SIGNAL \toBCD|centimoD[1]~4_combout\ : std_logic;
SIGNAL \HEXcentimoD|s_decOut~7_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[2]~18_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[2]~21_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[3]~22_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[3]~23_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[4]~30_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[4]~24_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal16~0_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[5]~25_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[5]~26_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[6]~27_combout\ : std_logic;
SIGNAL \HEXcentimoD|Equal1~2_combout\ : std_logic;
SIGNAL \HEXcentimoD|s_decOut[6]~5_combout\ : std_logic;
SIGNAL \HEXcentimoD|decOut_n[6]~28_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[45]~145_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[44]~146_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[43]~147_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~148_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~239_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~149_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~240_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~150_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~241_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~151_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~152_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~242_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~153_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~154_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~155_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~156_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~244_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~157_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~245_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~246_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~158_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~247_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~159_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~160_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~161_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~248_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~249_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~250_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~164_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~165_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~251_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~252_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~166_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~167_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~253_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~168_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~169_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~254_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~255_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~256_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~257_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~258_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~259_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~176_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~260_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~178_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~177_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~261_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~179_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~180_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~262_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~263_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~181_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~182_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~264_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~183_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~265_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~266_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~184_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~185_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~267_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~268_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~186_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~188_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~187_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~189_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~269_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~270_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~190_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~271_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~191_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~272_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~192_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~193_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~273_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~194_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~274_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~275_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~195_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~196_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~276_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~197_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~277_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~198_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~199_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~200_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~278_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~201_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~279_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~280_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~202_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~203_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~281_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~282_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~204_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~205_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~283_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~284_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~206_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~207_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~285_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~208_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~286_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~209_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~287_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~211_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~210_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~214_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~288_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~289_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~215_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~216_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~290_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~291_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~217_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~292_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~218_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~293_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~219_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~220_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~294_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~221_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~295_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~222_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~296_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~297_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~223_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~298_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~224_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~212_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~213_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~230_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~302_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~228_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~300_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~301_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~229_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~303_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~231_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~304_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~232_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~305_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~233_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~306_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~234_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~307_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~235_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~236_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~308_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~309_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~237_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~238_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~310_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~225_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~299_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~226_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~227_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ : std_logic;
SIGNAL \toBCD|euroU[11]~8_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ : std_logic;
SIGNAL \toBCD|euroU[12]~9_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ : std_logic;
SIGNAL \toBCD|euroU[8]~13_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ : std_logic;
SIGNAL \toBCD|euroU[13]~12_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ : std_logic;
SIGNAL \toBCD|euroU[10]~11_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal4~4_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ : std_logic;
SIGNAL \toBCD|euroU[7]~10_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal4~5_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ : std_logic;
SIGNAL \toBCD|euroU[9]~7_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal4~9_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \toBCD|euroU[6]~14_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|euroU[4]~15_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|euroU[5]~16_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal4~6_combout\ : std_logic;
SIGNAL \toBCD|euroU[3]~17_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|euroU[3]~18_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|euroU[1]~5_combout\ : std_logic;
SIGNAL \toBCD|euroU[1]~6_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal6~0_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|euroU[2]~3_combout\ : std_logic;
SIGNAL \toBCD|euroU[2]~4_combout\ : std_logic;
SIGNAL \fsm|Selector27~1_combout\ : std_logic;
SIGNAL \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ : std_logic;
SIGNAL \toBCD|euroU[0]~19_combout\ : std_logic;
SIGNAL \toBCD|euroU[0]~20_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal6~1_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal16~0_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal17~2_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal14~0_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal14~1_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal4~10_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal8~0_combout\ : std_logic;
SIGNAL \HEXeuroU|s_decOut[6]~4_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal9~0_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal11~0_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[4]~2_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[0]~3_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal4~7_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[0]~4_combout\ : std_logic;
SIGNAL \HEXeuroU|s_decOut[6]~5_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal12~0_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal18~0_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[6]~7_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[5]~8_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal3~4_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal3~0_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal3~1_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal0~0_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal3~2_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal3~3_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal3~5_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal0~1_combout\ : std_logic;
SIGNAL \HEXeuroU|s_decOut~6_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[0]~5_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[0]~6_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[0]~9_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[1]~10_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[1]~11_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[1]~12_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[3]~13_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[3]~14_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[3]~15_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal7~0_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[3]~16_combout\ : std_logic;
SIGNAL \HEXeuroU|Equal4~8_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[1]~17_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[2]~21_combout\ : std_logic;
SIGNAL \HEXeuroU|s_decOut~7_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[6]~18_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[2]~19_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[2]~20_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[2]~22_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[3]~23_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[3]~24_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[4]~31_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[4]~25_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[5]~26_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[5]~27_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[6]~28_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[6]~29_combout\ : std_logic;
SIGNAL \HEXeuroU|decOut_n[6]~30_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[18]~51_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[17]~52_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[16]~53_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~54_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[23]~55_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[23]~100_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[22]~56_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[22]~101_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[21]~102_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[20]~59_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[28]~60_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[28]~103_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[27]~104_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[26]~105_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[25]~64_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[33]~65_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[33]~106_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[32]~66_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[31]~67_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[30]~68_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[30]~69_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[37]~110_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[38]~109_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[38]~70_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[37]~71_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[36]~72_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[36]~111_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[35]~74_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[35]~73_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[43]~112_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[43]~75_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[42]~76_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[42]~113_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[41]~114_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[41]~77_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[40]~79_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[40]~78_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[48]~80_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[48]~115_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[47]~81_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[47]~116_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[46]~82_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[46]~117_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[45]~84_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[45]~83_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|euroD[3]~2_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[52]~119_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[53]~85_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[53]~118_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[52]~86_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[51]~120_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[51]~87_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[50]~88_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[50]~89_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[58]~121_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[58]~90_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[57]~122_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[57]~91_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[56]~92_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[56]~123_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[55]~93_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[55]~94_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[63]~95_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[62]~96_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[62]~124_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[61]~97_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[60]~99_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|StageOut[60]~98_combout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|op_4~1_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ : std_logic;
SIGNAL \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \toBCD|euroD[0]~5_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal4~4_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal4~2_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal4~3_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal4~5_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal6~0_combout\ : std_logic;
SIGNAL \toBCD|euroD[2]~3_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal6~1_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal4~6_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal12~3_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal17~0_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal8~0_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal12~2_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[1]~8_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal7~0_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[4]~4_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal9~0_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[0]~5_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal13~0_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal14~2_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[0]~6_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal15~0_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal4~8_combout\ : std_logic;
SIGNAL \HEXeuroD|s_decOut[6]~2_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[0]~29_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[0]~7_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal0~0_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal0~1_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal0~2_combout\ : std_logic;
SIGNAL \HEXeuroD|s_decOut~5_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[0]~10_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[6]~9_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal5~0_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[3]~13_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[3]~14_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[1]~11_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[1]~12_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal4~7_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[1]~15_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[2]~19_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[2]~20_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[4]~16_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[4]~17_combout\ : std_logic;
SIGNAL \toBCD|euroD[1]~4_combout\ : std_logic;
SIGNAL \HEXeuroD|s_decOut~3_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[2]~18_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[2]~21_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[3]~22_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[3]~23_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[4]~30_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[4]~24_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[5]~25_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[5]~26_combout\ : std_logic;
SIGNAL \HEXeuroD|Equal1~0_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[6]~27_combout\ : std_logic;
SIGNAL \HEXeuroD|s_decOut[6]~4_combout\ : std_logic;
SIGNAL \HEXeuroD|decOut_n[6]~28_combout\ : std_logic;
SIGNAL \Troco|s_leds[9]~16_combout\ : std_logic;
SIGNAL \fsm|enable_troco~0_combout\ : std_logic;
SIGNAL \Troco|s_leds[9]~17_combout\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \debsw17|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debsw17|s_dirtyIn~q\ : std_logic;
SIGNAL \debsw17|s_previousIn~q\ : std_logic;
SIGNAL \debsw17|s_debounceCnt[1]~0_combout\ : std_logic;
SIGNAL \debsw17|Add0~0_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \debsw17|Add0~1\ : std_logic;
SIGNAL \debsw17|Add0~3\ : std_logic;
SIGNAL \debsw17|Add0~4_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \debsw17|Add0~5\ : std_logic;
SIGNAL \debsw17|Add0~6_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \debsw17|Add0~7\ : std_logic;
SIGNAL \debsw17|Add0~8_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \debsw17|Add0~9\ : std_logic;
SIGNAL \debsw17|Add0~10_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~27_combout\ : std_logic;
SIGNAL \debsw17|Add0~11\ : std_logic;
SIGNAL \debsw17|Add0~12_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~1_combout\ : std_logic;
SIGNAL \debsw17|Add0~13\ : std_logic;
SIGNAL \debsw17|Add0~14_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \debsw17|Add0~15\ : std_logic;
SIGNAL \debsw17|Add0~16_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \debsw17|Add0~17\ : std_logic;
SIGNAL \debsw17|Add0~18_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \debsw17|Add0~19\ : std_logic;
SIGNAL \debsw17|Add0~20_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \debsw17|Add0~21\ : std_logic;
SIGNAL \debsw17|Add0~22_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \debsw17|Add0~23\ : std_logic;
SIGNAL \debsw17|Add0~24_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~10_combout\ : std_logic;
SIGNAL \debsw17|Add0~25\ : std_logic;
SIGNAL \debsw17|Add0~26_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \debsw17|Add0~27\ : std_logic;
SIGNAL \debsw17|Add0~28_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \debsw17|Add0~29\ : std_logic;
SIGNAL \debsw17|Add0~30_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \debsw17|Add0~31\ : std_logic;
SIGNAL \debsw17|Add0~32_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \debsw17|Add0~33\ : std_logic;
SIGNAL \debsw17|Add0~34_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \debsw17|Add0~35\ : std_logic;
SIGNAL \debsw17|Add0~36_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt[18]~18_combout\ : std_logic;
SIGNAL \debsw17|Add0~37\ : std_logic;
SIGNAL \debsw17|Add0~38_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt[19]~19_combout\ : std_logic;
SIGNAL \debsw17|Add0~39\ : std_logic;
SIGNAL \debsw17|Add0~40_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt[20]~8_combout\ : std_logic;
SIGNAL \debsw17|Add0~41\ : std_logic;
SIGNAL \debsw17|Add0~43\ : std_logic;
SIGNAL \debsw17|Add0~44_combout\ : std_logic;
SIGNAL \debsw17|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \debsw17|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \debsw17|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \debsw17|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \debsw17|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt[1]~2_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt[22]~25_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt[22]~26_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt[1]~3_combout\ : std_logic;
SIGNAL \debsw17|Add0~42_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt[21]~9_combout\ : std_logic;
SIGNAL \debsw17|LessThan0~0_combout\ : std_logic;
SIGNAL \debsw17|LessThan0~1_combout\ : std_logic;
SIGNAL \debsw17|LessThan0~4_combout\ : std_logic;
SIGNAL \debsw17|LessThan0~2_combout\ : std_logic;
SIGNAL \debsw17|LessThan0~3_combout\ : std_logic;
SIGNAL \debsw17|LessThan0~5_combout\ : std_logic;
SIGNAL \debsw17|LessThan0~6_combout\ : std_logic;
SIGNAL \debsw17|LessThan0~7_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt[1]~4_combout\ : std_logic;
SIGNAL \debsw17|Add0~2_combout\ : std_logic;
SIGNAL \debsw17|s_debounceCnt~20_combout\ : std_logic;
SIGNAL \debsw17|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \debsw17|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \debsw17|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \debsw17|s_pulsedOut~q\ : std_logic;
SIGNAL \Troco|s_leds~15_combout\ : std_logic;
SIGNAL \Troco|s_leds[0]~3_combout\ : std_logic;
SIGNAL \Troco|s_leds[0]~4_combout\ : std_logic;
SIGNAL \Troco|s_leds[0]~5_combout\ : std_logic;
SIGNAL \Troco|s_leds~2_combout\ : std_logic;
SIGNAL \Troco|s_leds[0]~6_combout\ : std_logic;
SIGNAL \Troco|s_leds[0]~7_combout\ : std_logic;
SIGNAL \Troco|s_leds~14_combout\ : std_logic;
SIGNAL \Troco|s_leds~13_combout\ : std_logic;
SIGNAL \Troco|s_leds~12_combout\ : std_logic;
SIGNAL \Troco|s_leds~11_combout\ : std_logic;
SIGNAL \Troco|s_leds~10_combout\ : std_logic;
SIGNAL \Troco|s_leds~9_combout\ : std_logic;
SIGNAL \Troco|s_leds~8_combout\ : std_logic;
SIGNAL \Troco|s_leds~1_combout\ : std_logic;
SIGNAL \debkey2|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \Troco|s_leds\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \valorAcc|Registo_N|dataOut\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \timerled|s_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \debkey1|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \freqDiv|s_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL s_sw : std_logic_vector(3 DOWNTO 0);
SIGNAL \debsw4|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \valorAcc|s_valor\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \debkey3|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \debkey0|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \debsw17|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \Troco|ALT_INV_s_leds\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \debsw17|ALT_INV_s_pulsedOut~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDG <= ww_LEDG;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);
\Troco|ALT_INV_s_leds\(9) <= NOT \Troco|s_leds\(9);
\Troco|ALT_INV_s_leds\(8) <= NOT \Troco|s_leds\(8);
\Troco|ALT_INV_s_leds\(7) <= NOT \Troco|s_leds\(7);
\Troco|ALT_INV_s_leds\(6) <= NOT \Troco|s_leds\(6);
\Troco|ALT_INV_s_leds\(5) <= NOT \Troco|s_leds\(5);
\Troco|ALT_INV_s_leds\(4) <= NOT \Troco|s_leds\(4);
\Troco|ALT_INV_s_leds\(3) <= NOT \Troco|s_leds\(3);
\Troco|ALT_INV_s_leds\(2) <= NOT \Troco|s_leds\(2);
\Troco|ALT_INV_s_leds\(1) <= NOT \Troco|s_leds\(1);
\Troco|ALT_INV_s_leds\(0) <= NOT \Troco|s_leds\(0);
\debsw17|ALT_INV_s_pulsedOut~q\ <= NOT \debsw17|s_pulsedOut~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fsm|led~2_combout\,
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \timerled|timerOut~q\,
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoU|decOut_n[0]~12_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoU|decOut_n[1]~19_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoU|decOut_n[2]~26_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoU|decOut_n[3]~28_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoU|decOut_n[4]~30_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoU|decOut_n[5]~32_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoU|decOut_n[6]~35_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoD|decOut_n[0]~10_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoD|decOut_n[1]~15_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoD|decOut_n[2]~21_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoD|decOut_n[3]~23_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoD|decOut_n[4]~24_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoD|decOut_n[5]~26_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXcentimoD|decOut_n[6]~28_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroU|decOut_n[0]~9_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroU|decOut_n[1]~17_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroU|decOut_n[2]~22_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroU|decOut_n[3]~24_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroU|decOut_n[4]~25_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroU|decOut_n[5]~27_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroU|decOut_n[6]~30_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroD|decOut_n[0]~10_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroD|decOut_n[1]~15_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroD|decOut_n[2]~21_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroD|decOut_n[3]~23_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroD|decOut_n[4]~24_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroD|decOut_n[5]~26_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXeuroD|decOut_n[6]~28_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Troco|ALT_INV_s_leds\(0),
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Troco|ALT_INV_s_leds\(1),
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Troco|ALT_INV_s_leds\(2),
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Troco|ALT_INV_s_leds\(3),
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Troco|ALT_INV_s_leds\(4),
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Troco|ALT_INV_s_leds\(5),
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Troco|ALT_INV_s_leds\(6),
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Troco|ALT_INV_s_leds\(7),
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Troco|ALT_INV_s_leds\(8),
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Troco|ALT_INV_s_leds\(9),
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X84_Y46_N0
\debsw4|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_dirtyIn~0_combout\ = !\SW[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[4]~input_o\,
	combout => \debsw4|s_dirtyIn~0_combout\);

-- Location: FF_X84_Y46_N1
\debsw4|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_dirtyIn~q\);

-- Location: FF_X60_Y46_N27
\debsw4|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \debsw4|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_previousIn~q\);

-- Location: LCCOMB_X59_Y47_N10
\debsw4|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~0_combout\ = \debsw4|s_debounceCnt\(0) $ (VCC)
-- \debsw4|Add0~1\ = CARRY(\debsw4|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_debounceCnt\(0),
	datad => VCC,
	combout => \debsw4|Add0~0_combout\,
	cout => \debsw4|Add0~1\);

-- Location: LCCOMB_X59_Y47_N12
\debsw4|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~2_combout\ = (\debsw4|s_debounceCnt\(1) & (\debsw4|Add0~1\ & VCC)) # (!\debsw4|s_debounceCnt\(1) & (!\debsw4|Add0~1\))
-- \debsw4|Add0~3\ = CARRY((!\debsw4|s_debounceCnt\(1) & !\debsw4|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_debounceCnt\(1),
	datad => VCC,
	cin => \debsw4|Add0~1\,
	combout => \debsw4|Add0~2_combout\,
	cout => \debsw4|Add0~3\);

-- Location: LCCOMB_X59_Y47_N0
\debsw4|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~21_combout\ = (\debsw4|Add0~2_combout\ & \debsw4|s_debounceCnt[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|Add0~2_combout\,
	datac => \debsw4|s_debounceCnt[12]~5_combout\,
	combout => \debsw4|s_debounceCnt~21_combout\);

-- Location: FF_X59_Y47_N1
\debsw4|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~21_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(1));

-- Location: LCCOMB_X59_Y47_N14
\debsw4|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~4_combout\ = (\debsw4|s_debounceCnt\(2) & ((GND) # (!\debsw4|Add0~3\))) # (!\debsw4|s_debounceCnt\(2) & (\debsw4|Add0~3\ $ (GND)))
-- \debsw4|Add0~5\ = CARRY((\debsw4|s_debounceCnt\(2)) # (!\debsw4|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_debounceCnt\(2),
	datad => VCC,
	cin => \debsw4|Add0~3\,
	combout => \debsw4|Add0~4_combout\,
	cout => \debsw4|Add0~5\);

-- Location: LCCOMB_X58_Y47_N24
\debsw4|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~22_combout\ = (\debsw4|Add0~4_combout\ & \debsw4|s_debounceCnt[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|Add0~4_combout\,
	datad => \debsw4|s_debounceCnt[12]~5_combout\,
	combout => \debsw4|s_debounceCnt~22_combout\);

-- Location: FF_X58_Y47_N25
\debsw4|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~22_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(2));

-- Location: LCCOMB_X59_Y47_N16
\debsw4|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~6_combout\ = (\debsw4|s_debounceCnt\(3) & (\debsw4|Add0~5\ & VCC)) # (!\debsw4|s_debounceCnt\(3) & (!\debsw4|Add0~5\))
-- \debsw4|Add0~7\ = CARRY((!\debsw4|s_debounceCnt\(3) & !\debsw4|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_debounceCnt\(3),
	datad => VCC,
	cin => \debsw4|Add0~5\,
	combout => \debsw4|Add0~6_combout\,
	cout => \debsw4|Add0~7\);

-- Location: LCCOMB_X58_Y47_N6
\debsw4|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~23_combout\ = (\debsw4|Add0~6_combout\ & \debsw4|s_debounceCnt[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|Add0~6_combout\,
	datad => \debsw4|s_debounceCnt[12]~5_combout\,
	combout => \debsw4|s_debounceCnt~23_combout\);

-- Location: FF_X58_Y47_N7
\debsw4|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~23_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(3));

-- Location: LCCOMB_X59_Y47_N18
\debsw4|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~8_combout\ = (\debsw4|s_debounceCnt\(4) & ((GND) # (!\debsw4|Add0~7\))) # (!\debsw4|s_debounceCnt\(4) & (\debsw4|Add0~7\ $ (GND)))
-- \debsw4|Add0~9\ = CARRY((\debsw4|s_debounceCnt\(4)) # (!\debsw4|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(4),
	datad => VCC,
	cin => \debsw4|Add0~7\,
	combout => \debsw4|Add0~8_combout\,
	cout => \debsw4|Add0~9\);

-- Location: LCCOMB_X59_Y47_N6
\debsw4|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~24_combout\ = (\debsw4|Add0~8_combout\ & \debsw4|s_debounceCnt[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|Add0~8_combout\,
	datac => \debsw4|s_debounceCnt[12]~5_combout\,
	combout => \debsw4|s_debounceCnt~24_combout\);

-- Location: FF_X59_Y47_N7
\debsw4|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~24_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(4));

-- Location: LCCOMB_X59_Y47_N20
\debsw4|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~10_combout\ = (\debsw4|s_debounceCnt\(5) & (\debsw4|Add0~9\ & VCC)) # (!\debsw4|s_debounceCnt\(5) & (!\debsw4|Add0~9\))
-- \debsw4|Add0~11\ = CARRY((!\debsw4|s_debounceCnt\(5) & !\debsw4|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_debounceCnt\(5),
	datad => VCC,
	cin => \debsw4|Add0~9\,
	combout => \debsw4|Add0~10_combout\,
	cout => \debsw4|Add0~11\);

-- Location: LCCOMB_X59_Y47_N2
\debsw4|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~25_combout\ = (\debsw4|Add0~10_combout\ & \debsw4|s_debounceCnt[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|Add0~10_combout\,
	datac => \debsw4|s_debounceCnt[12]~5_combout\,
	combout => \debsw4|s_debounceCnt~25_combout\);

-- Location: FF_X59_Y47_N3
\debsw4|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~25_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(5));

-- Location: LCCOMB_X59_Y47_N22
\debsw4|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~12_combout\ = (\debsw4|s_debounceCnt\(6) & ((GND) # (!\debsw4|Add0~11\))) # (!\debsw4|s_debounceCnt\(6) & (\debsw4|Add0~11\ $ (GND)))
-- \debsw4|Add0~13\ = CARRY((\debsw4|s_debounceCnt\(6)) # (!\debsw4|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_debounceCnt\(6),
	datad => VCC,
	cin => \debsw4|Add0~11\,
	combout => \debsw4|Add0~12_combout\,
	cout => \debsw4|Add0~13\);

-- Location: LCCOMB_X59_Y47_N28
\debsw4|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~18_combout\ = (\debsw4|s_debounceCnt\(9) & (\debsw4|Add0~17\ & VCC)) # (!\debsw4|s_debounceCnt\(9) & (!\debsw4|Add0~17\))
-- \debsw4|Add0~19\ = CARRY((!\debsw4|s_debounceCnt\(9) & !\debsw4|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(9),
	datad => VCC,
	cin => \debsw4|Add0~17\,
	combout => \debsw4|Add0~18_combout\,
	cout => \debsw4|Add0~19\);

-- Location: LCCOMB_X59_Y47_N30
\debsw4|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~20_combout\ = (\debsw4|s_debounceCnt\(10) & ((GND) # (!\debsw4|Add0~19\))) # (!\debsw4|s_debounceCnt\(10) & (\debsw4|Add0~19\ $ (GND)))
-- \debsw4|Add0~21\ = CARRY((\debsw4|s_debounceCnt\(10)) # (!\debsw4|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(10),
	datad => VCC,
	cin => \debsw4|Add0~19\,
	combout => \debsw4|Add0~20_combout\,
	cout => \debsw4|Add0~21\);

-- Location: LCCOMB_X58_Y46_N0
\debsw4|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~16_combout\ = (\debsw4|Add0~20_combout\ & \debsw4|s_debounceCnt[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|Add0~20_combout\,
	datad => \debsw4|s_debounceCnt[12]~5_combout\,
	combout => \debsw4|s_debounceCnt~16_combout\);

-- Location: FF_X58_Y46_N1
\debsw4|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~16_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(10));

-- Location: LCCOMB_X59_Y46_N0
\debsw4|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~22_combout\ = (\debsw4|s_debounceCnt\(11) & (\debsw4|Add0~21\ & VCC)) # (!\debsw4|s_debounceCnt\(11) & (!\debsw4|Add0~21\))
-- \debsw4|Add0~23\ = CARRY((!\debsw4|s_debounceCnt\(11) & !\debsw4|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(11),
	datad => VCC,
	cin => \debsw4|Add0~21\,
	combout => \debsw4|Add0~22_combout\,
	cout => \debsw4|Add0~23\);

-- Location: LCCOMB_X58_Y46_N8
\debsw4|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~17_combout\ = (\debsw4|s_debounceCnt[12]~2_combout\ & ((\debsw4|Add0~22_combout\) # (!\debsw4|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_previousIn~q\,
	datac => \debsw4|Add0~22_combout\,
	datad => \debsw4|s_debounceCnt[12]~2_combout\,
	combout => \debsw4|s_debounceCnt~17_combout\);

-- Location: FF_X58_Y46_N9
\debsw4|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~17_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(11));

-- Location: LCCOMB_X59_Y46_N2
\debsw4|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~24_combout\ = (\debsw4|s_debounceCnt\(12) & ((GND) # (!\debsw4|Add0~23\))) # (!\debsw4|s_debounceCnt\(12) & (\debsw4|Add0~23\ $ (GND)))
-- \debsw4|Add0~25\ = CARRY((\debsw4|s_debounceCnt\(12)) # (!\debsw4|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(12),
	datad => VCC,
	cin => \debsw4|Add0~23\,
	combout => \debsw4|Add0~24_combout\,
	cout => \debsw4|Add0~25\);

-- Location: LCCOMB_X58_Y46_N26
\debsw4|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~11_combout\ = (\debsw4|Add0~24_combout\ & \debsw4|s_debounceCnt[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|Add0~24_combout\,
	datad => \debsw4|s_debounceCnt[12]~5_combout\,
	combout => \debsw4|s_debounceCnt~11_combout\);

-- Location: FF_X58_Y46_N27
\debsw4|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~11_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(12));

-- Location: LCCOMB_X59_Y46_N4
\debsw4|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~26_combout\ = (\debsw4|s_debounceCnt\(13) & (\debsw4|Add0~25\ & VCC)) # (!\debsw4|s_debounceCnt\(13) & (!\debsw4|Add0~25\))
-- \debsw4|Add0~27\ = CARRY((!\debsw4|s_debounceCnt\(13) & !\debsw4|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(13),
	datad => VCC,
	cin => \debsw4|Add0~25\,
	combout => \debsw4|Add0~26_combout\,
	cout => \debsw4|Add0~27\);

-- Location: LCCOMB_X59_Y46_N26
\debsw4|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~12_combout\ = (\debsw4|Add0~26_combout\ & \debsw4|s_debounceCnt[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|Add0~26_combout\,
	datac => \debsw4|s_debounceCnt[12]~5_combout\,
	combout => \debsw4|s_debounceCnt~12_combout\);

-- Location: FF_X59_Y46_N27
\debsw4|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~12_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(13));

-- Location: LCCOMB_X59_Y46_N6
\debsw4|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~28_combout\ = (\debsw4|s_debounceCnt\(14) & ((GND) # (!\debsw4|Add0~27\))) # (!\debsw4|s_debounceCnt\(14) & (\debsw4|Add0~27\ $ (GND)))
-- \debsw4|Add0~29\ = CARRY((\debsw4|s_debounceCnt\(14)) # (!\debsw4|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(14),
	datad => VCC,
	cin => \debsw4|Add0~27\,
	combout => \debsw4|Add0~28_combout\,
	cout => \debsw4|Add0~29\);

-- Location: LCCOMB_X58_Y46_N10
\debsw4|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~18_combout\ = (\debsw4|s_debounceCnt[12]~2_combout\ & ((\debsw4|Add0~28_combout\) # (!\debsw4|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|Add0~28_combout\,
	datab => \debsw4|s_previousIn~q\,
	datad => \debsw4|s_debounceCnt[12]~2_combout\,
	combout => \debsw4|s_debounceCnt~18_combout\);

-- Location: FF_X58_Y46_N11
\debsw4|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~18_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(14));

-- Location: LCCOMB_X59_Y46_N8
\debsw4|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~30_combout\ = (\debsw4|s_debounceCnt\(15) & (\debsw4|Add0~29\ & VCC)) # (!\debsw4|s_debounceCnt\(15) & (!\debsw4|Add0~29\))
-- \debsw4|Add0~31\ = CARRY((!\debsw4|s_debounceCnt\(15) & !\debsw4|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_debounceCnt\(15),
	datad => VCC,
	cin => \debsw4|Add0~29\,
	combout => \debsw4|Add0~30_combout\,
	cout => \debsw4|Add0~31\);

-- Location: LCCOMB_X58_Y46_N20
\debsw4|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~6_combout\ = (\debsw4|Add0~30_combout\ & \debsw4|s_debounceCnt[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|Add0~30_combout\,
	datad => \debsw4|s_debounceCnt[12]~5_combout\,
	combout => \debsw4|s_debounceCnt~6_combout\);

-- Location: FF_X58_Y46_N21
\debsw4|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~6_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(15));

-- Location: LCCOMB_X59_Y46_N10
\debsw4|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~32_combout\ = (\debsw4|s_debounceCnt\(16) & ((GND) # (!\debsw4|Add0~31\))) # (!\debsw4|s_debounceCnt\(16) & (\debsw4|Add0~31\ $ (GND)))
-- \debsw4|Add0~33\ = CARRY((\debsw4|s_debounceCnt\(16)) # (!\debsw4|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_debounceCnt\(16),
	datad => VCC,
	cin => \debsw4|Add0~31\,
	combout => \debsw4|Add0~32_combout\,
	cout => \debsw4|Add0~33\);

-- Location: LCCOMB_X59_Y46_N28
\debsw4|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~7_combout\ = (\debsw4|s_debounceCnt[12]~5_combout\ & \debsw4|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_debounceCnt[12]~5_combout\,
	datad => \debsw4|Add0~32_combout\,
	combout => \debsw4|s_debounceCnt~7_combout\);

-- Location: FF_X59_Y46_N29
\debsw4|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~7_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(16));

-- Location: LCCOMB_X59_Y46_N12
\debsw4|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~34_combout\ = (\debsw4|s_debounceCnt\(17) & (\debsw4|Add0~33\ & VCC)) # (!\debsw4|s_debounceCnt\(17) & (!\debsw4|Add0~33\))
-- \debsw4|Add0~35\ = CARRY((!\debsw4|s_debounceCnt\(17) & !\debsw4|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(17),
	datad => VCC,
	cin => \debsw4|Add0~33\,
	combout => \debsw4|Add0~34_combout\,
	cout => \debsw4|Add0~35\);

-- Location: LCCOMB_X58_Y46_N14
\debsw4|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~8_combout\ = (\debsw4|Add0~34_combout\ & \debsw4|s_debounceCnt[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|Add0~34_combout\,
	datad => \debsw4|s_debounceCnt[12]~5_combout\,
	combout => \debsw4|s_debounceCnt~8_combout\);

-- Location: FF_X58_Y46_N15
\debsw4|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~8_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(17));

-- Location: LCCOMB_X59_Y46_N14
\debsw4|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~36_combout\ = (\debsw4|s_debounceCnt\(18) & ((GND) # (!\debsw4|Add0~35\))) # (!\debsw4|s_debounceCnt\(18) & (\debsw4|Add0~35\ $ (GND)))
-- \debsw4|Add0~37\ = CARRY((\debsw4|s_debounceCnt\(18)) # (!\debsw4|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(18),
	datad => VCC,
	cin => \debsw4|Add0~35\,
	combout => \debsw4|Add0~36_combout\,
	cout => \debsw4|Add0~37\);

-- Location: LCCOMB_X60_Y46_N22
\debsw4|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt[18]~19_combout\ = (\debsw4|s_debounceCnt[12]~2_combout\ & (\debsw4|s_debounceCnt[12]~4_combout\ & ((\debsw4|Add0~36_combout\) # (!\debsw4|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_previousIn~q\,
	datab => \debsw4|s_debounceCnt[12]~2_combout\,
	datac => \debsw4|s_debounceCnt[12]~4_combout\,
	datad => \debsw4|Add0~36_combout\,
	combout => \debsw4|s_debounceCnt[18]~19_combout\);

-- Location: FF_X60_Y46_N23
\debsw4|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(18));

-- Location: LCCOMB_X59_Y46_N16
\debsw4|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~38_combout\ = (\debsw4|s_debounceCnt\(19) & (\debsw4|Add0~37\ & VCC)) # (!\debsw4|s_debounceCnt\(19) & (!\debsw4|Add0~37\))
-- \debsw4|Add0~39\ = CARRY((!\debsw4|s_debounceCnt\(19) & !\debsw4|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(19),
	datad => VCC,
	cin => \debsw4|Add0~37\,
	combout => \debsw4|Add0~38_combout\,
	cout => \debsw4|Add0~39\);

-- Location: LCCOMB_X60_Y46_N4
\debsw4|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt[19]~20_combout\ = (\debsw4|s_debounceCnt[12]~4_combout\ & (\debsw4|s_debounceCnt[12]~2_combout\ & ((\debsw4|Add0~38_combout\) # (!\debsw4|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|Add0~38_combout\,
	datab => \debsw4|s_previousIn~q\,
	datac => \debsw4|s_debounceCnt[12]~4_combout\,
	datad => \debsw4|s_debounceCnt[12]~2_combout\,
	combout => \debsw4|s_debounceCnt[19]~20_combout\);

-- Location: FF_X60_Y46_N5
\debsw4|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(19));

-- Location: LCCOMB_X59_Y46_N18
\debsw4|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~40_combout\ = (\debsw4|s_debounceCnt\(20) & ((GND) # (!\debsw4|Add0~39\))) # (!\debsw4|s_debounceCnt\(20) & (\debsw4|Add0~39\ $ (GND)))
-- \debsw4|Add0~41\ = CARRY((\debsw4|s_debounceCnt\(20)) # (!\debsw4|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_debounceCnt\(20),
	datad => VCC,
	cin => \debsw4|Add0~39\,
	combout => \debsw4|Add0~40_combout\,
	cout => \debsw4|Add0~41\);

-- Location: LCCOMB_X60_Y46_N28
\debsw4|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt[20]~9_combout\ = (\debsw4|s_debounceCnt[12]~4_combout\ & (\debsw4|Add0~40_combout\ & \debsw4|s_debounceCnt[12]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt[12]~4_combout\,
	datab => \debsw4|Add0~40_combout\,
	datac => \debsw4|s_debounceCnt[12]~5_combout\,
	combout => \debsw4|s_debounceCnt[20]~9_combout\);

-- Location: FF_X60_Y46_N29
\debsw4|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(20));

-- Location: LCCOMB_X60_Y46_N12
\debsw4|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|LessThan0~3_combout\ = (!\debsw4|s_debounceCnt\(20) & !\debsw4|s_debounceCnt\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_debounceCnt\(20),
	datad => \debsw4|s_debounceCnt\(21),
	combout => \debsw4|LessThan0~3_combout\);

-- Location: LCCOMB_X58_Y46_N30
\debsw4|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|LessThan0~1_combout\ = (\debsw4|s_debounceCnt\(11) & ((\debsw4|s_debounceCnt\(10)) # ((\debsw4|s_debounceCnt\(9) & \debsw4|s_debounceCnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(9),
	datab => \debsw4|s_debounceCnt\(10),
	datac => \debsw4|s_debounceCnt\(11),
	datad => \debsw4|s_debounceCnt\(8),
	combout => \debsw4|LessThan0~1_combout\);

-- Location: LCCOMB_X59_Y47_N4
\debsw4|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_pulsedOut~7_combout\ = (!\debsw4|s_debounceCnt\(4) & (!\debsw4|s_debounceCnt\(2) & (!\debsw4|s_debounceCnt\(3) & !\debsw4|s_debounceCnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(4),
	datab => \debsw4|s_debounceCnt\(2),
	datac => \debsw4|s_debounceCnt\(3),
	datad => \debsw4|s_debounceCnt\(1),
	combout => \debsw4|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X59_Y47_N8
\debsw4|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_pulsedOut~8_combout\ = (\debsw4|s_pulsedOut~7_combout\ & !\debsw4|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~7_combout\,
	datad => \debsw4|s_debounceCnt\(5),
	combout => \debsw4|s_pulsedOut~8_combout\);

-- Location: LCCOMB_X58_Y46_N24
\debsw4|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|LessThan0~0_combout\ = (\debsw4|s_debounceCnt\(7)) # ((\debsw4|s_debounceCnt\(6) & ((\debsw4|s_debounceCnt\(0)) # (!\debsw4|s_pulsedOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(7),
	datab => \debsw4|s_pulsedOut~8_combout\,
	datac => \debsw4|s_debounceCnt\(0),
	datad => \debsw4|s_debounceCnt\(6),
	combout => \debsw4|LessThan0~0_combout\);

-- Location: LCCOMB_X58_Y46_N16
\debsw4|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|LessThan0~5_combout\ = (\debsw4|s_debounceCnt\(12)) # ((\debsw4|LessThan0~1_combout\ & ((\debsw4|s_debounceCnt\(10)) # (\debsw4|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(12),
	datab => \debsw4|s_debounceCnt\(10),
	datac => \debsw4|LessThan0~1_combout\,
	datad => \debsw4|LessThan0~0_combout\,
	combout => \debsw4|LessThan0~5_combout\);

-- Location: LCCOMB_X58_Y46_N6
\debsw4|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|LessThan0~6_combout\ = (\debsw4|s_debounceCnt\(14) & ((\debsw4|LessThan0~5_combout\) # (\debsw4|s_debounceCnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(14),
	datab => \debsw4|LessThan0~5_combout\,
	datad => \debsw4|s_debounceCnt\(13),
	combout => \debsw4|LessThan0~6_combout\);

-- Location: LCCOMB_X59_Y46_N30
\debsw4|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|LessThan0~2_combout\ = (\debsw4|s_debounceCnt\(17)) # ((\debsw4|s_debounceCnt\(16)) # ((\debsw4|LessThan0~6_combout\) # (\debsw4|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(17),
	datab => \debsw4|s_debounceCnt\(16),
	datac => \debsw4|LessThan0~6_combout\,
	datad => \debsw4|s_debounceCnt\(15),
	combout => \debsw4|LessThan0~2_combout\);

-- Location: LCCOMB_X60_Y46_N10
\debsw4|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|LessThan0~4_combout\ = ((\debsw4|s_debounceCnt\(19) & (\debsw4|s_debounceCnt\(18) & \debsw4|LessThan0~2_combout\))) # (!\debsw4|LessThan0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|LessThan0~3_combout\,
	datab => \debsw4|s_debounceCnt\(19),
	datac => \debsw4|s_debounceCnt\(18),
	datad => \debsw4|LessThan0~2_combout\,
	combout => \debsw4|LessThan0~4_combout\);

-- Location: LCCOMB_X60_Y46_N24
\debsw4|s_debounceCnt[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt[12]~2_combout\ = (\debsw4|s_dirtyIn~q\ & ((!\debsw4|LessThan0~4_combout\) # (!\debsw4|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_debounceCnt\(22),
	datac => \debsw4|s_dirtyIn~q\,
	datad => \debsw4|LessThan0~4_combout\,
	combout => \debsw4|s_debounceCnt[12]~2_combout\);

-- Location: LCCOMB_X60_Y46_N14
\debsw4|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~3_combout\ = (\debsw4|s_debounceCnt[12]~2_combout\ & ((\debsw4|Add0~12_combout\) # (!\debsw4|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_previousIn~q\,
	datac => \debsw4|Add0~12_combout\,
	datad => \debsw4|s_debounceCnt[12]~2_combout\,
	combout => \debsw4|s_debounceCnt~3_combout\);

-- Location: FF_X60_Y46_N15
\debsw4|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~3_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(6));

-- Location: LCCOMB_X59_Y47_N24
\debsw4|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~14_combout\ = (\debsw4|s_debounceCnt\(7) & (\debsw4|Add0~13\ & VCC)) # (!\debsw4|s_debounceCnt\(7) & (!\debsw4|Add0~13\))
-- \debsw4|Add0~15\ = CARRY((!\debsw4|s_debounceCnt\(7) & !\debsw4|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(7),
	datad => VCC,
	cin => \debsw4|Add0~13\,
	combout => \debsw4|Add0~14_combout\,
	cout => \debsw4|Add0~15\);

-- Location: LCCOMB_X58_Y46_N12
\debsw4|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~13_combout\ = (\debsw4|Add0~14_combout\ & \debsw4|s_debounceCnt[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|Add0~14_combout\,
	datad => \debsw4|s_debounceCnt[12]~5_combout\,
	combout => \debsw4|s_debounceCnt~13_combout\);

-- Location: FF_X58_Y46_N13
\debsw4|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~13_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(7));

-- Location: LCCOMB_X59_Y47_N26
\debsw4|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~16_combout\ = (\debsw4|s_debounceCnt\(8) & ((GND) # (!\debsw4|Add0~15\))) # (!\debsw4|s_debounceCnt\(8) & (\debsw4|Add0~15\ $ (GND)))
-- \debsw4|Add0~17\ = CARRY((\debsw4|s_debounceCnt\(8)) # (!\debsw4|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(8),
	datad => VCC,
	cin => \debsw4|Add0~15\,
	combout => \debsw4|Add0~16_combout\,
	cout => \debsw4|Add0~17\);

-- Location: LCCOMB_X58_Y46_N2
\debsw4|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~14_combout\ = (\debsw4|s_debounceCnt[12]~2_combout\ & ((\debsw4|Add0~16_combout\) # (!\debsw4|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_previousIn~q\,
	datac => \debsw4|Add0~16_combout\,
	datad => \debsw4|s_debounceCnt[12]~2_combout\,
	combout => \debsw4|s_debounceCnt~14_combout\);

-- Location: FF_X58_Y46_N3
\debsw4|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~14_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(8));

-- Location: LCCOMB_X60_Y46_N8
\debsw4|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~15_combout\ = (\debsw4|s_debounceCnt[12]~2_combout\ & ((\debsw4|Add0~18_combout\) # (!\debsw4|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_previousIn~q\,
	datac => \debsw4|Add0~18_combout\,
	datad => \debsw4|s_debounceCnt[12]~2_combout\,
	combout => \debsw4|s_debounceCnt~15_combout\);

-- Location: FF_X60_Y46_N9
\debsw4|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~15_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(9));

-- Location: LCCOMB_X58_Y46_N22
\debsw4|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_pulsedOut~4_combout\ = (!\debsw4|s_debounceCnt\(9) & (!\debsw4|s_debounceCnt\(8) & (!\debsw4|s_debounceCnt\(7) & !\debsw4|s_debounceCnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(9),
	datab => \debsw4|s_debounceCnt\(8),
	datac => \debsw4|s_debounceCnt\(7),
	datad => \debsw4|s_debounceCnt\(10),
	combout => \debsw4|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X58_Y46_N4
\debsw4|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_pulsedOut~2_combout\ = (!\debsw4|s_debounceCnt\(6) & (!\debsw4|s_debounceCnt\(15) & (!\debsw4|s_debounceCnt\(17) & !\debsw4|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(6),
	datab => \debsw4|s_debounceCnt\(15),
	datac => \debsw4|s_debounceCnt\(17),
	datad => \debsw4|s_debounceCnt\(16),
	combout => \debsw4|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X59_Y46_N24
\debsw4|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_pulsedOut~3_combout\ = (!\debsw4|s_debounceCnt\(13) & (!\debsw4|s_debounceCnt\(20) & (!\debsw4|s_debounceCnt\(12) & !\debsw4|s_debounceCnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(13),
	datab => \debsw4|s_debounceCnt\(20),
	datac => \debsw4|s_debounceCnt\(12),
	datad => \debsw4|s_debounceCnt\(21),
	combout => \debsw4|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X58_Y46_N28
\debsw4|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_pulsedOut~5_combout\ = (!\debsw4|s_debounceCnt\(14) & (!\debsw4|s_debounceCnt\(11) & (!\debsw4|s_debounceCnt\(19) & !\debsw4|s_debounceCnt\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt\(14),
	datab => \debsw4|s_debounceCnt\(11),
	datac => \debsw4|s_debounceCnt\(19),
	datad => \debsw4|s_debounceCnt\(18),
	combout => \debsw4|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X58_Y46_N18
\debsw4|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_pulsedOut~6_combout\ = (\debsw4|s_pulsedOut~4_combout\ & (\debsw4|s_pulsedOut~2_combout\ & (\debsw4|s_pulsedOut~3_combout\ & \debsw4|s_pulsedOut~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~4_combout\,
	datab => \debsw4|s_pulsedOut~2_combout\,
	datac => \debsw4|s_pulsedOut~3_combout\,
	datad => \debsw4|s_pulsedOut~5_combout\,
	combout => \debsw4|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X60_Y46_N2
\debsw4|s_debounceCnt[12]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt[12]~29_combout\ = ((\debsw4|s_debounceCnt\(5)) # ((\debsw4|s_debounceCnt\(0)) # (!\debsw4|s_pulsedOut~7_combout\))) # (!\debsw4|s_pulsedOut~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~6_combout\,
	datab => \debsw4|s_debounceCnt\(5),
	datac => \debsw4|s_debounceCnt\(0),
	datad => \debsw4|s_pulsedOut~7_combout\,
	combout => \debsw4|s_debounceCnt[12]~29_combout\);

-- Location: LCCOMB_X60_Y46_N26
\debsw4|s_debounceCnt[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt[12]~4_combout\ = ((\debsw4|s_debounceCnt\(22)) # ((\debsw4|s_debounceCnt[12]~29_combout\) # (!\debsw4|s_previousIn~q\))) # (!\debsw4|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_dirtyIn~q\,
	datab => \debsw4|s_debounceCnt\(22),
	datac => \debsw4|s_previousIn~q\,
	datad => \debsw4|s_debounceCnt[12]~29_combout\,
	combout => \debsw4|s_debounceCnt[12]~4_combout\);

-- Location: LCCOMB_X59_Y46_N20
\debsw4|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~42_combout\ = (\debsw4|s_debounceCnt\(21) & (\debsw4|Add0~41\ & VCC)) # (!\debsw4|s_debounceCnt\(21) & (!\debsw4|Add0~41\))
-- \debsw4|Add0~43\ = CARRY((!\debsw4|s_debounceCnt\(21) & !\debsw4|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_debounceCnt\(21),
	datad => VCC,
	cin => \debsw4|Add0~41\,
	combout => \debsw4|Add0~42_combout\,
	cout => \debsw4|Add0~43\);

-- Location: LCCOMB_X60_Y46_N18
\debsw4|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt[21]~10_combout\ = (\debsw4|s_debounceCnt[12]~4_combout\ & (\debsw4|s_debounceCnt[12]~5_combout\ & \debsw4|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_debounceCnt[12]~4_combout\,
	datac => \debsw4|s_debounceCnt[12]~5_combout\,
	datad => \debsw4|Add0~42_combout\,
	combout => \debsw4|s_debounceCnt[21]~10_combout\);

-- Location: FF_X60_Y46_N19
\debsw4|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(21));

-- Location: LCCOMB_X59_Y46_N22
\debsw4|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|Add0~44_combout\ = \debsw4|s_debounceCnt\(22) $ (\debsw4|Add0~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_debounceCnt\(22),
	cin => \debsw4|Add0~43\,
	combout => \debsw4|Add0~44_combout\);

-- Location: LCCOMB_X60_Y46_N20
\debsw4|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt[22]~27_combout\ = (\debsw4|s_debounceCnt\(22) & (!\debsw4|LessThan0~4_combout\)) # (!\debsw4|s_debounceCnt\(22) & (((\debsw4|s_debounceCnt[12]~29_combout\) # (!\debsw4|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|LessThan0~4_combout\,
	datab => \debsw4|s_debounceCnt\(22),
	datac => \debsw4|s_previousIn~q\,
	datad => \debsw4|s_debounceCnt[12]~29_combout\,
	combout => \debsw4|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X60_Y46_N0
\debsw4|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt[22]~28_combout\ = (\debsw4|s_dirtyIn~q\ & (\debsw4|s_debounceCnt[22]~27_combout\ & ((\debsw4|Add0~44_combout\) # (!\debsw4|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_previousIn~q\,
	datab => \debsw4|Add0~44_combout\,
	datac => \debsw4|s_dirtyIn~q\,
	datad => \debsw4|s_debounceCnt[22]~27_combout\,
	combout => \debsw4|s_debounceCnt[22]~28_combout\);

-- Location: FF_X60_Y46_N1
\debsw4|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(22));

-- Location: LCCOMB_X60_Y46_N30
\debsw4|s_debounceCnt[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt[12]~5_combout\ = (\debsw4|s_previousIn~q\ & (\debsw4|s_dirtyIn~q\ & ((!\debsw4|LessThan0~4_combout\) # (!\debsw4|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_previousIn~q\,
	datab => \debsw4|s_debounceCnt\(22),
	datac => \debsw4|s_dirtyIn~q\,
	datad => \debsw4|LessThan0~4_combout\,
	combout => \debsw4|s_debounceCnt[12]~5_combout\);

-- Location: LCCOMB_X58_Y47_N28
\debsw4|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_debounceCnt~26_combout\ = (\debsw4|Add0~0_combout\ & \debsw4|s_debounceCnt[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|Add0~0_combout\,
	datad => \debsw4|s_debounceCnt[12]~5_combout\,
	combout => \debsw4|s_debounceCnt~26_combout\);

-- Location: FF_X58_Y47_N29
\debsw4|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_debounceCnt~26_combout\,
	ena => \debsw4|s_debounceCnt[12]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_debounceCnt\(0));

-- Location: LCCOMB_X60_Y46_N6
\debsw4|s_pulsedOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_pulsedOut~9_combout\ = (\debsw4|s_previousIn~q\ & (\debsw4|s_debounceCnt\(0) & (\debsw4|s_dirtyIn~q\ & !\debsw4|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_previousIn~q\,
	datab => \debsw4|s_debounceCnt\(0),
	datac => \debsw4|s_dirtyIn~q\,
	datad => \debsw4|s_debounceCnt\(22),
	combout => \debsw4|s_pulsedOut~9_combout\);

-- Location: LCCOMB_X60_Y46_N16
\debsw4|s_pulsedOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw4|s_pulsedOut~10_combout\ = (\debsw4|s_pulsedOut~9_combout\ & (!\debsw4|s_debounceCnt\(5) & (\debsw4|s_pulsedOut~6_combout\ & \debsw4|s_pulsedOut~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~9_combout\,
	datab => \debsw4|s_debounceCnt\(5),
	datac => \debsw4|s_pulsedOut~6_combout\,
	datad => \debsw4|s_pulsedOut~7_combout\,
	combout => \debsw4|s_pulsedOut~10_combout\);

-- Location: FF_X60_Y46_N17
\debsw4|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw4|s_pulsedOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw4|s_pulsedOut~q\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: FF_X63_Y43_N7
\s_sw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SW[3]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_sw(3));

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: FF_X63_Y43_N21
\s_sw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SW[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_sw(2));

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: FF_X63_Y43_N27
\s_sw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SW[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_sw(0));

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: FF_X63_Y43_N29
\s_sw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SW[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_sw(1));

-- Location: LCCOMB_X63_Y43_N18
\fsm|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Equal1~0_combout\ = (!s_sw(3) & (!s_sw(2) & (s_sw(0) & !s_sw(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_sw(3),
	datab => s_sw(2),
	datac => s_sw(0),
	datad => s_sw(1),
	combout => \fsm|Equal1~0_combout\);

-- Location: LCCOMB_X63_Y43_N20
\fsm|centimo[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[10]~5_combout\ = (s_sw(0)) # ((s_sw(1)) # (s_sw(2) $ (!s_sw(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_sw(0),
	datab => s_sw(1),
	datac => s_sw(2),
	datad => s_sw(3),
	combout => \fsm|centimo[10]~5_combout\);

-- Location: LCCOMB_X63_Y43_N24
\fsm|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Equal2~0_combout\ = (!s_sw(3) & (!s_sw(2) & (!s_sw(0) & s_sw(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_sw(3),
	datab => s_sw(2),
	datac => s_sw(0),
	datad => s_sw(1),
	combout => \fsm|Equal2~0_combout\);

-- Location: LCCOMB_X63_Y43_N0
\fsm|s_led~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_led~0_combout\ = (\fsm|s_produto~2_combout\ & ((\fsm|Equal1~0_combout\) # ((\fsm|Equal2~0_combout\) # (!\fsm|centimo[10]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_produto~2_combout\,
	datab => \fsm|Equal1~0_combout\,
	datac => \fsm|centimo[10]~5_combout\,
	datad => \fsm|Equal2~0_combout\,
	combout => \fsm|s_led~0_combout\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X73_Y48_N20
\debkey0|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_dirtyIn~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[0]~input_o\,
	combout => \debkey0|s_dirtyIn~0_combout\);

-- Location: FF_X73_Y48_N21
\debkey0|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_dirtyIn~q\);

-- Location: FF_X69_Y52_N15
\debkey0|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \debkey0|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_previousIn~q\);

-- Location: LCCOMB_X68_Y53_N10
\debkey0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~0_combout\ = \debkey0|s_debounceCnt\(0) $ (VCC)
-- \debkey0|Add0~1\ = CARRY(\debkey0|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_debounceCnt\(0),
	datad => VCC,
	combout => \debkey0|Add0~0_combout\,
	cout => \debkey0|Add0~1\);

-- Location: LCCOMB_X67_Y52_N8
\debkey0|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|LessThan0~4_combout\ = (\debkey0|s_debounceCnt\(15)) # ((\debkey0|s_debounceCnt\(16)) # (\debkey0|s_debounceCnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_debounceCnt\(15),
	datac => \debkey0|s_debounceCnt\(16),
	datad => \debkey0|s_debounceCnt\(17),
	combout => \debkey0|LessThan0~4_combout\);

-- Location: LCCOMB_X67_Y52_N28
\debkey0|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|LessThan0~0_combout\ = (\debkey0|s_debounceCnt\(12)) # ((\debkey0|s_debounceCnt\(13)) # ((\debkey0|s_debounceCnt\(11) & \debkey0|s_debounceCnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(11),
	datab => \debkey0|s_debounceCnt\(10),
	datac => \debkey0|s_debounceCnt\(12),
	datad => \debkey0|s_debounceCnt\(13),
	combout => \debkey0|LessThan0~0_combout\);

-- Location: LCCOMB_X68_Y53_N4
\debkey0|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_pulsedOut~7_combout\ = (!\debkey0|s_debounceCnt\(3) & (!\debkey0|s_debounceCnt\(1) & (!\debkey0|s_debounceCnt\(4) & !\debkey0|s_debounceCnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(3),
	datab => \debkey0|s_debounceCnt\(1),
	datac => \debkey0|s_debounceCnt\(4),
	datad => \debkey0|s_debounceCnt\(2),
	combout => \debkey0|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X69_Y52_N14
\debkey0|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_pulsedOut~8_combout\ = (!\debkey0|s_debounceCnt\(5) & \debkey0|s_pulsedOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_debounceCnt\(5),
	datad => \debkey0|s_pulsedOut~7_combout\,
	combout => \debkey0|s_pulsedOut~8_combout\);

-- Location: LCCOMB_X67_Y52_N4
\debkey0|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|LessThan0~2_combout\ = (\debkey0|s_debounceCnt\(7)) # ((\debkey0|s_debounceCnt\(6) & ((\debkey0|s_debounceCnt\(0)) # (!\debkey0|s_pulsedOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(0),
	datab => \debkey0|s_debounceCnt\(6),
	datac => \debkey0|s_debounceCnt\(7),
	datad => \debkey0|s_pulsedOut~8_combout\,
	combout => \debkey0|LessThan0~2_combout\);

-- Location: LCCOMB_X67_Y52_N10
\debkey0|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|LessThan0~1_combout\ = (\debkey0|s_debounceCnt\(14) & ((\debkey0|LessThan0~0_combout\) # ((\debkey0|s_debounceCnt\(8) & \debkey0|s_debounceCnt\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(8),
	datab => \debkey0|s_debounceCnt\(9),
	datac => \debkey0|s_debounceCnt\(14),
	datad => \debkey0|LessThan0~0_combout\,
	combout => \debkey0|LessThan0~1_combout\);

-- Location: LCCOMB_X67_Y52_N2
\debkey0|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|LessThan0~3_combout\ = (\debkey0|LessThan0~1_combout\ & ((\debkey0|LessThan0~0_combout\) # ((\debkey0|s_debounceCnt\(11) & \debkey0|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(11),
	datab => \debkey0|LessThan0~0_combout\,
	datac => \debkey0|LessThan0~2_combout\,
	datad => \debkey0|LessThan0~1_combout\,
	combout => \debkey0|LessThan0~3_combout\);

-- Location: LCCOMB_X67_Y52_N26
\debkey0|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|LessThan0~5_combout\ = (\debkey0|s_debounceCnt\(18) & ((\debkey0|LessThan0~4_combout\) # (\debkey0|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(18),
	datac => \debkey0|LessThan0~4_combout\,
	datad => \debkey0|LessThan0~3_combout\,
	combout => \debkey0|LessThan0~5_combout\);

-- Location: LCCOMB_X68_Y52_N30
\debkey0|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|LessThan0~6_combout\ = (\debkey0|s_debounceCnt\(20)) # ((\debkey0|s_debounceCnt\(21)) # ((\debkey0|LessThan0~5_combout\ & \debkey0|s_debounceCnt\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(20),
	datab => \debkey0|s_debounceCnt\(21),
	datac => \debkey0|LessThan0~5_combout\,
	datad => \debkey0|s_debounceCnt\(19),
	combout => \debkey0|LessThan0~6_combout\);

-- Location: LCCOMB_X69_Y52_N30
\debkey0|s_debounceCnt[22]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt[22]~5_combout\ = (\debkey0|s_previousIn~q\ & (\debkey0|s_dirtyIn~q\ & ((!\debkey0|LessThan0~6_combout\) # (!\debkey0|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(22),
	datab => \debkey0|s_previousIn~q\,
	datac => \debkey0|s_dirtyIn~q\,
	datad => \debkey0|LessThan0~6_combout\,
	combout => \debkey0|s_debounceCnt[22]~5_combout\);

-- Location: LCCOMB_X69_Y52_N4
\debkey0|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~26_combout\ = (\debkey0|Add0~0_combout\ & \debkey0|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|Add0~0_combout\,
	datac => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt~26_combout\);

-- Location: LCCOMB_X67_Y52_N12
\debkey0|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_pulsedOut~2_combout\ = (!\debkey0|s_debounceCnt\(15) & (!\debkey0|s_debounceCnt\(6) & (!\debkey0|s_debounceCnt\(16) & !\debkey0|s_debounceCnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(15),
	datab => \debkey0|s_debounceCnt\(6),
	datac => \debkey0|s_debounceCnt\(16),
	datad => \debkey0|s_debounceCnt\(17),
	combout => \debkey0|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X67_Y52_N24
\debkey0|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_pulsedOut~5_combout\ = (!\debkey0|s_debounceCnt\(18) & (!\debkey0|s_debounceCnt\(14) & (!\debkey0|s_debounceCnt\(19) & !\debkey0|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(18),
	datab => \debkey0|s_debounceCnt\(14),
	datac => \debkey0|s_debounceCnt\(19),
	datad => \debkey0|s_debounceCnt\(11),
	combout => \debkey0|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X68_Y52_N24
\debkey0|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_pulsedOut~3_combout\ = (!\debkey0|s_debounceCnt\(12) & (!\debkey0|s_debounceCnt\(13) & (!\debkey0|s_debounceCnt\(20) & !\debkey0|s_debounceCnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(12),
	datab => \debkey0|s_debounceCnt\(13),
	datac => \debkey0|s_debounceCnt\(20),
	datad => \debkey0|s_debounceCnt\(21),
	combout => \debkey0|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X67_Y52_N18
\debkey0|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_pulsedOut~4_combout\ = (!\debkey0|s_debounceCnt\(7) & (!\debkey0|s_debounceCnt\(10) & (!\debkey0|s_debounceCnt\(8) & !\debkey0|s_debounceCnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(7),
	datab => \debkey0|s_debounceCnt\(10),
	datac => \debkey0|s_debounceCnt\(8),
	datad => \debkey0|s_debounceCnt\(9),
	combout => \debkey0|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X67_Y52_N6
\debkey0|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_pulsedOut~6_combout\ = (\debkey0|s_pulsedOut~2_combout\ & (\debkey0|s_pulsedOut~5_combout\ & (\debkey0|s_pulsedOut~3_combout\ & \debkey0|s_pulsedOut~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_pulsedOut~2_combout\,
	datab => \debkey0|s_pulsedOut~5_combout\,
	datac => \debkey0|s_pulsedOut~3_combout\,
	datad => \debkey0|s_pulsedOut~4_combout\,
	combout => \debkey0|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X69_Y52_N10
\debkey0|s_debounceCnt[22]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt[22]~29_combout\ = ((\debkey0|s_debounceCnt\(0)) # ((\debkey0|s_debounceCnt\(5)) # (!\debkey0|s_pulsedOut~6_combout\))) # (!\debkey0|s_pulsedOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_pulsedOut~7_combout\,
	datab => \debkey0|s_debounceCnt\(0),
	datac => \debkey0|s_pulsedOut~6_combout\,
	datad => \debkey0|s_debounceCnt\(5),
	combout => \debkey0|s_debounceCnt[22]~29_combout\);

-- Location: LCCOMB_X69_Y52_N0
\debkey0|s_debounceCnt[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt[22]~4_combout\ = (\debkey0|s_debounceCnt\(22)) # (((\debkey0|s_debounceCnt[22]~29_combout\) # (!\debkey0|s_previousIn~q\)) # (!\debkey0|s_dirtyIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(22),
	datab => \debkey0|s_dirtyIn~q\,
	datac => \debkey0|s_previousIn~q\,
	datad => \debkey0|s_debounceCnt[22]~29_combout\,
	combout => \debkey0|s_debounceCnt[22]~4_combout\);

-- Location: FF_X69_Y52_N5
\debkey0|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~26_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(0));

-- Location: LCCOMB_X68_Y53_N12
\debkey0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~2_combout\ = (\debkey0|s_debounceCnt\(1) & (\debkey0|Add0~1\ & VCC)) # (!\debkey0|s_debounceCnt\(1) & (!\debkey0|Add0~1\))
-- \debkey0|Add0~3\ = CARRY((!\debkey0|s_debounceCnt\(1) & !\debkey0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_debounceCnt\(1),
	datad => VCC,
	cin => \debkey0|Add0~1\,
	combout => \debkey0|Add0~2_combout\,
	cout => \debkey0|Add0~3\);

-- Location: LCCOMB_X67_Y53_N20
\debkey0|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~21_combout\ = (\debkey0|Add0~2_combout\ & \debkey0|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey0|Add0~2_combout\,
	datad => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt~21_combout\);

-- Location: FF_X67_Y53_N21
\debkey0|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~21_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(1));

-- Location: LCCOMB_X68_Y53_N14
\debkey0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~4_combout\ = (\debkey0|s_debounceCnt\(2) & ((GND) # (!\debkey0|Add0~3\))) # (!\debkey0|s_debounceCnt\(2) & (\debkey0|Add0~3\ $ (GND)))
-- \debkey0|Add0~5\ = CARRY((\debkey0|s_debounceCnt\(2)) # (!\debkey0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(2),
	datad => VCC,
	cin => \debkey0|Add0~3\,
	combout => \debkey0|Add0~4_combout\,
	cout => \debkey0|Add0~5\);

-- Location: LCCOMB_X67_Y53_N14
\debkey0|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~22_combout\ = (\debkey0|Add0~4_combout\ & \debkey0|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey0|Add0~4_combout\,
	datad => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt~22_combout\);

-- Location: FF_X67_Y53_N15
\debkey0|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~22_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(2));

-- Location: LCCOMB_X68_Y53_N16
\debkey0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~6_combout\ = (\debkey0|s_debounceCnt\(3) & (\debkey0|Add0~5\ & VCC)) # (!\debkey0|s_debounceCnt\(3) & (!\debkey0|Add0~5\))
-- \debkey0|Add0~7\ = CARRY((!\debkey0|s_debounceCnt\(3) & !\debkey0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(3),
	datad => VCC,
	cin => \debkey0|Add0~5\,
	combout => \debkey0|Add0~6_combout\,
	cout => \debkey0|Add0~7\);

-- Location: LCCOMB_X68_Y53_N6
\debkey0|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~23_combout\ = (\debkey0|Add0~6_combout\ & \debkey0|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|Add0~6_combout\,
	datad => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt~23_combout\);

-- Location: FF_X68_Y53_N7
\debkey0|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~23_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(3));

-- Location: LCCOMB_X68_Y53_N18
\debkey0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~8_combout\ = (\debkey0|s_debounceCnt\(4) & ((GND) # (!\debkey0|Add0~7\))) # (!\debkey0|s_debounceCnt\(4) & (\debkey0|Add0~7\ $ (GND)))
-- \debkey0|Add0~9\ = CARRY((\debkey0|s_debounceCnt\(4)) # (!\debkey0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_debounceCnt\(4),
	datad => VCC,
	cin => \debkey0|Add0~7\,
	combout => \debkey0|Add0~8_combout\,
	cout => \debkey0|Add0~9\);

-- Location: LCCOMB_X67_Y53_N0
\debkey0|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~24_combout\ = (\debkey0|Add0~8_combout\ & \debkey0|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|Add0~8_combout\,
	datad => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt~24_combout\);

-- Location: FF_X68_Y53_N5
\debkey0|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \debkey0|s_debounceCnt~24_combout\,
	sload => VCC,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(4));

-- Location: LCCOMB_X68_Y53_N20
\debkey0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~10_combout\ = (\debkey0|s_debounceCnt\(5) & (\debkey0|Add0~9\ & VCC)) # (!\debkey0|s_debounceCnt\(5) & (!\debkey0|Add0~9\))
-- \debkey0|Add0~11\ = CARRY((!\debkey0|s_debounceCnt\(5) & !\debkey0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(5),
	datad => VCC,
	cin => \debkey0|Add0~9\,
	combout => \debkey0|Add0~10_combout\,
	cout => \debkey0|Add0~11\);

-- Location: LCCOMB_X69_Y52_N28
\debkey0|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~25_combout\ = (\debkey0|Add0~10_combout\ & \debkey0|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|Add0~10_combout\,
	datac => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt~25_combout\);

-- Location: FF_X69_Y52_N29
\debkey0|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~25_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(5));

-- Location: LCCOMB_X68_Y53_N22
\debkey0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~12_combout\ = (\debkey0|s_debounceCnt\(6) & ((GND) # (!\debkey0|Add0~11\))) # (!\debkey0|s_debounceCnt\(6) & (\debkey0|Add0~11\ $ (GND)))
-- \debkey0|Add0~13\ = CARRY((\debkey0|s_debounceCnt\(6)) # (!\debkey0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_debounceCnt\(6),
	datad => VCC,
	cin => \debkey0|Add0~11\,
	combout => \debkey0|Add0~12_combout\,
	cout => \debkey0|Add0~13\);

-- Location: LCCOMB_X69_Y52_N2
\debkey0|s_debounceCnt[22]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt[22]~2_combout\ = (\debkey0|s_dirtyIn~q\ & ((!\debkey0|LessThan0~6_combout\) # (!\debkey0|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(22),
	datac => \debkey0|s_dirtyIn~q\,
	datad => \debkey0|LessThan0~6_combout\,
	combout => \debkey0|s_debounceCnt[22]~2_combout\);

-- Location: LCCOMB_X68_Y53_N0
\debkey0|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~3_combout\ = (\debkey0|s_debounceCnt[22]~2_combout\ & ((\debkey0|Add0~12_combout\) # (!\debkey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_previousIn~q\,
	datac => \debkey0|Add0~12_combout\,
	datad => \debkey0|s_debounceCnt[22]~2_combout\,
	combout => \debkey0|s_debounceCnt~3_combout\);

-- Location: FF_X68_Y53_N1
\debkey0|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~3_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(6));

-- Location: LCCOMB_X68_Y53_N24
\debkey0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~14_combout\ = (\debkey0|s_debounceCnt\(7) & (\debkey0|Add0~13\ & VCC)) # (!\debkey0|s_debounceCnt\(7) & (!\debkey0|Add0~13\))
-- \debkey0|Add0~15\ = CARRY((!\debkey0|s_debounceCnt\(7) & !\debkey0|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(7),
	datad => VCC,
	cin => \debkey0|Add0~13\,
	combout => \debkey0|Add0~14_combout\,
	cout => \debkey0|Add0~15\);

-- Location: LCCOMB_X67_Y52_N22
\debkey0|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~13_combout\ = (\debkey0|Add0~14_combout\ & \debkey0|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|Add0~14_combout\,
	datad => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt~13_combout\);

-- Location: FF_X67_Y52_N23
\debkey0|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~13_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(7));

-- Location: LCCOMB_X68_Y53_N26
\debkey0|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~16_combout\ = (\debkey0|s_debounceCnt\(8) & ((GND) # (!\debkey0|Add0~15\))) # (!\debkey0|s_debounceCnt\(8) & (\debkey0|Add0~15\ $ (GND)))
-- \debkey0|Add0~17\ = CARRY((\debkey0|s_debounceCnt\(8)) # (!\debkey0|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_debounceCnt\(8),
	datad => VCC,
	cin => \debkey0|Add0~15\,
	combout => \debkey0|Add0~16_combout\,
	cout => \debkey0|Add0~17\);

-- Location: LCCOMB_X68_Y53_N2
\debkey0|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~14_combout\ = (\debkey0|s_debounceCnt[22]~2_combout\ & ((\debkey0|Add0~16_combout\) # (!\debkey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_previousIn~q\,
	datac => \debkey0|Add0~16_combout\,
	datad => \debkey0|s_debounceCnt[22]~2_combout\,
	combout => \debkey0|s_debounceCnt~14_combout\);

-- Location: FF_X68_Y53_N3
\debkey0|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~14_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(8));

-- Location: LCCOMB_X68_Y53_N28
\debkey0|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~18_combout\ = (\debkey0|s_debounceCnt\(9) & (\debkey0|Add0~17\ & VCC)) # (!\debkey0|s_debounceCnt\(9) & (!\debkey0|Add0~17\))
-- \debkey0|Add0~19\ = CARRY((!\debkey0|s_debounceCnt\(9) & !\debkey0|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_debounceCnt\(9),
	datad => VCC,
	cin => \debkey0|Add0~17\,
	combout => \debkey0|Add0~18_combout\,
	cout => \debkey0|Add0~19\);

-- Location: LCCOMB_X68_Y53_N8
\debkey0|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~15_combout\ = (\debkey0|s_debounceCnt[22]~2_combout\ & ((\debkey0|Add0~18_combout\) # (!\debkey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|Add0~18_combout\,
	datac => \debkey0|s_previousIn~q\,
	datad => \debkey0|s_debounceCnt[22]~2_combout\,
	combout => \debkey0|s_debounceCnt~15_combout\);

-- Location: FF_X68_Y53_N9
\debkey0|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~15_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(9));

-- Location: LCCOMB_X68_Y53_N30
\debkey0|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~20_combout\ = (\debkey0|s_debounceCnt\(10) & ((GND) # (!\debkey0|Add0~19\))) # (!\debkey0|s_debounceCnt\(10) & (\debkey0|Add0~19\ $ (GND)))
-- \debkey0|Add0~21\ = CARRY((\debkey0|s_debounceCnt\(10)) # (!\debkey0|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(10),
	datad => VCC,
	cin => \debkey0|Add0~19\,
	combout => \debkey0|Add0~20_combout\,
	cout => \debkey0|Add0~21\);

-- Location: LCCOMB_X67_Y52_N0
\debkey0|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~16_combout\ = (\debkey0|Add0~20_combout\ & \debkey0|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey0|Add0~20_combout\,
	datad => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt~16_combout\);

-- Location: FF_X67_Y52_N1
\debkey0|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~16_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(10));

-- Location: LCCOMB_X68_Y52_N0
\debkey0|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~22_combout\ = (\debkey0|s_debounceCnt\(11) & (\debkey0|Add0~21\ & VCC)) # (!\debkey0|s_debounceCnt\(11) & (!\debkey0|Add0~21\))
-- \debkey0|Add0~23\ = CARRY((!\debkey0|s_debounceCnt\(11) & !\debkey0|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(11),
	datad => VCC,
	cin => \debkey0|Add0~21\,
	combout => \debkey0|Add0~22_combout\,
	cout => \debkey0|Add0~23\);

-- Location: LCCOMB_X69_Y52_N8
\debkey0|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~17_combout\ = (\debkey0|s_debounceCnt[22]~2_combout\ & ((\debkey0|Add0~22_combout\) # (!\debkey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_previousIn~q\,
	datac => \debkey0|Add0~22_combout\,
	datad => \debkey0|s_debounceCnt[22]~2_combout\,
	combout => \debkey0|s_debounceCnt~17_combout\);

-- Location: FF_X69_Y52_N9
\debkey0|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~17_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(11));

-- Location: LCCOMB_X68_Y52_N2
\debkey0|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~24_combout\ = (\debkey0|s_debounceCnt\(12) & ((GND) # (!\debkey0|Add0~23\))) # (!\debkey0|s_debounceCnt\(12) & (\debkey0|Add0~23\ $ (GND)))
-- \debkey0|Add0~25\ = CARRY((\debkey0|s_debounceCnt\(12)) # (!\debkey0|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(12),
	datad => VCC,
	cin => \debkey0|Add0~23\,
	combout => \debkey0|Add0~24_combout\,
	cout => \debkey0|Add0~25\);

-- Location: LCCOMB_X67_Y52_N14
\debkey0|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~11_combout\ = (\debkey0|Add0~24_combout\ & \debkey0|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|Add0~24_combout\,
	datad => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt~11_combout\);

-- Location: FF_X67_Y52_N15
\debkey0|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~11_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(12));

-- Location: LCCOMB_X68_Y52_N4
\debkey0|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~26_combout\ = (\debkey0|s_debounceCnt\(13) & (\debkey0|Add0~25\ & VCC)) # (!\debkey0|s_debounceCnt\(13) & (!\debkey0|Add0~25\))
-- \debkey0|Add0~27\ = CARRY((!\debkey0|s_debounceCnt\(13) & !\debkey0|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_debounceCnt\(13),
	datad => VCC,
	cin => \debkey0|Add0~25\,
	combout => \debkey0|Add0~26_combout\,
	cout => \debkey0|Add0~27\);

-- Location: LCCOMB_X67_Y52_N20
\debkey0|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~12_combout\ = (\debkey0|Add0~26_combout\ & \debkey0|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey0|Add0~26_combout\,
	datad => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt~12_combout\);

-- Location: FF_X67_Y52_N21
\debkey0|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~12_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(13));

-- Location: LCCOMB_X68_Y52_N6
\debkey0|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~28_combout\ = (\debkey0|s_debounceCnt\(14) & ((GND) # (!\debkey0|Add0~27\))) # (!\debkey0|s_debounceCnt\(14) & (\debkey0|Add0~27\ $ (GND)))
-- \debkey0|Add0~29\ = CARRY((\debkey0|s_debounceCnt\(14)) # (!\debkey0|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(14),
	datad => VCC,
	cin => \debkey0|Add0~27\,
	combout => \debkey0|Add0~28_combout\,
	cout => \debkey0|Add0~29\);

-- Location: LCCOMB_X69_Y52_N6
\debkey0|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~18_combout\ = (\debkey0|s_debounceCnt[22]~2_combout\ & ((\debkey0|Add0~28_combout\) # (!\debkey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_previousIn~q\,
	datac => \debkey0|Add0~28_combout\,
	datad => \debkey0|s_debounceCnt[22]~2_combout\,
	combout => \debkey0|s_debounceCnt~18_combout\);

-- Location: FF_X69_Y52_N7
\debkey0|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~18_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(14));

-- Location: LCCOMB_X68_Y52_N8
\debkey0|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~30_combout\ = (\debkey0|s_debounceCnt\(15) & (\debkey0|Add0~29\ & VCC)) # (!\debkey0|s_debounceCnt\(15) & (!\debkey0|Add0~29\))
-- \debkey0|Add0~31\ = CARRY((!\debkey0|s_debounceCnt\(15) & !\debkey0|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(15),
	datad => VCC,
	cin => \debkey0|Add0~29\,
	combout => \debkey0|Add0~30_combout\,
	cout => \debkey0|Add0~31\);

-- Location: LCCOMB_X67_Y52_N16
\debkey0|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~6_combout\ = (\debkey0|Add0~30_combout\ & \debkey0|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey0|Add0~30_combout\,
	datad => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt~6_combout\);

-- Location: FF_X67_Y52_N17
\debkey0|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~6_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(15));

-- Location: LCCOMB_X68_Y52_N10
\debkey0|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~32_combout\ = (\debkey0|s_debounceCnt\(16) & ((GND) # (!\debkey0|Add0~31\))) # (!\debkey0|s_debounceCnt\(16) & (\debkey0|Add0~31\ $ (GND)))
-- \debkey0|Add0~33\ = CARRY((\debkey0|s_debounceCnt\(16)) # (!\debkey0|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_debounceCnt\(16),
	datad => VCC,
	cin => \debkey0|Add0~31\,
	combout => \debkey0|Add0~32_combout\,
	cout => \debkey0|Add0~33\);

-- Location: LCCOMB_X67_Y52_N30
\debkey0|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~7_combout\ = (\debkey0|Add0~32_combout\ & \debkey0|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey0|Add0~32_combout\,
	datad => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt~7_combout\);

-- Location: FF_X67_Y52_N31
\debkey0|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~7_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(16));

-- Location: LCCOMB_X68_Y52_N12
\debkey0|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~34_combout\ = (\debkey0|s_debounceCnt\(17) & (\debkey0|Add0~33\ & VCC)) # (!\debkey0|s_debounceCnt\(17) & (!\debkey0|Add0~33\))
-- \debkey0|Add0~35\ = CARRY((!\debkey0|s_debounceCnt\(17) & !\debkey0|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_debounceCnt\(17),
	datad => VCC,
	cin => \debkey0|Add0~33\,
	combout => \debkey0|Add0~34_combout\,
	cout => \debkey0|Add0~35\);

-- Location: LCCOMB_X68_Y52_N28
\debkey0|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt~8_combout\ = (\debkey0|Add0~34_combout\ & \debkey0|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|Add0~34_combout\,
	datad => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt~8_combout\);

-- Location: FF_X68_Y52_N29
\debkey0|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt~8_combout\,
	ena => \debkey0|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(17));

-- Location: LCCOMB_X68_Y52_N14
\debkey0|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~36_combout\ = (\debkey0|s_debounceCnt\(18) & ((GND) # (!\debkey0|Add0~35\))) # (!\debkey0|s_debounceCnt\(18) & (\debkey0|Add0~35\ $ (GND)))
-- \debkey0|Add0~37\ = CARRY((\debkey0|s_debounceCnt\(18)) # (!\debkey0|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(18),
	datad => VCC,
	cin => \debkey0|Add0~35\,
	combout => \debkey0|Add0~36_combout\,
	cout => \debkey0|Add0~37\);

-- Location: LCCOMB_X69_Y52_N20
\debkey0|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt[18]~19_combout\ = (\debkey0|s_debounceCnt[22]~2_combout\ & (\debkey0|s_debounceCnt[22]~4_combout\ & ((\debkey0|Add0~36_combout\) # (!\debkey0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|Add0~36_combout\,
	datab => \debkey0|s_debounceCnt[22]~2_combout\,
	datac => \debkey0|s_previousIn~q\,
	datad => \debkey0|s_debounceCnt[22]~4_combout\,
	combout => \debkey0|s_debounceCnt[18]~19_combout\);

-- Location: FF_X69_Y52_N21
\debkey0|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(18));

-- Location: LCCOMB_X68_Y52_N16
\debkey0|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~38_combout\ = (\debkey0|s_debounceCnt\(19) & (\debkey0|Add0~37\ & VCC)) # (!\debkey0|s_debounceCnt\(19) & (!\debkey0|Add0~37\))
-- \debkey0|Add0~39\ = CARRY((!\debkey0|s_debounceCnt\(19) & !\debkey0|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_debounceCnt\(19),
	datad => VCC,
	cin => \debkey0|Add0~37\,
	combout => \debkey0|Add0~38_combout\,
	cout => \debkey0|Add0~39\);

-- Location: LCCOMB_X69_Y52_N26
\debkey0|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt[19]~20_combout\ = (\debkey0|s_debounceCnt[22]~4_combout\ & (\debkey0|s_debounceCnt[22]~2_combout\ & ((\debkey0|Add0~38_combout\) # (!\debkey0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|Add0~38_combout\,
	datab => \debkey0|s_debounceCnt[22]~4_combout\,
	datac => \debkey0|s_previousIn~q\,
	datad => \debkey0|s_debounceCnt[22]~2_combout\,
	combout => \debkey0|s_debounceCnt[19]~20_combout\);

-- Location: FF_X69_Y52_N27
\debkey0|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(19));

-- Location: LCCOMB_X68_Y52_N18
\debkey0|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~40_combout\ = (\debkey0|s_debounceCnt\(20) & ((GND) # (!\debkey0|Add0~39\))) # (!\debkey0|s_debounceCnt\(20) & (\debkey0|Add0~39\ $ (GND)))
-- \debkey0|Add0~41\ = CARRY((\debkey0|s_debounceCnt\(20)) # (!\debkey0|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(20),
	datad => VCC,
	cin => \debkey0|Add0~39\,
	combout => \debkey0|Add0~40_combout\,
	cout => \debkey0|Add0~41\);

-- Location: LCCOMB_X68_Y52_N26
\debkey0|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt[20]~9_combout\ = (\debkey0|Add0~40_combout\ & (\debkey0|s_debounceCnt[22]~4_combout\ & \debkey0|s_debounceCnt[22]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|Add0~40_combout\,
	datac => \debkey0|s_debounceCnt[22]~4_combout\,
	datad => \debkey0|s_debounceCnt[22]~5_combout\,
	combout => \debkey0|s_debounceCnt[20]~9_combout\);

-- Location: FF_X68_Y52_N27
\debkey0|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(20));

-- Location: LCCOMB_X68_Y52_N20
\debkey0|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~42_combout\ = (\debkey0|s_debounceCnt\(21) & (\debkey0|Add0~41\ & VCC)) # (!\debkey0|s_debounceCnt\(21) & (!\debkey0|Add0~41\))
-- \debkey0|Add0~43\ = CARRY((!\debkey0|s_debounceCnt\(21) & !\debkey0|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|s_debounceCnt\(21),
	datad => VCC,
	cin => \debkey0|Add0~41\,
	combout => \debkey0|Add0~42_combout\,
	cout => \debkey0|Add0~43\);

-- Location: LCCOMB_X69_Y52_N18
\debkey0|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt[21]~10_combout\ = (\debkey0|Add0~42_combout\ & (\debkey0|s_debounceCnt[22]~5_combout\ & \debkey0|s_debounceCnt[22]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey0|Add0~42_combout\,
	datac => \debkey0|s_debounceCnt[22]~5_combout\,
	datad => \debkey0|s_debounceCnt[22]~4_combout\,
	combout => \debkey0|s_debounceCnt[21]~10_combout\);

-- Location: FF_X69_Y52_N19
\debkey0|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(21));

-- Location: LCCOMB_X68_Y52_N22
\debkey0|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|Add0~44_combout\ = \debkey0|Add0~43\ $ (\debkey0|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debkey0|s_debounceCnt\(22),
	cin => \debkey0|Add0~43\,
	combout => \debkey0|Add0~44_combout\);

-- Location: LCCOMB_X69_Y52_N24
\debkey0|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt[22]~27_combout\ = (\debkey0|s_debounceCnt\(22) & (!\debkey0|LessThan0~6_combout\)) # (!\debkey0|s_debounceCnt\(22) & (((\debkey0|s_debounceCnt[22]~29_combout\) # (!\debkey0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(22),
	datab => \debkey0|LessThan0~6_combout\,
	datac => \debkey0|s_previousIn~q\,
	datad => \debkey0|s_debounceCnt[22]~29_combout\,
	combout => \debkey0|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X69_Y52_N22
\debkey0|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_debounceCnt[22]~28_combout\ = (\debkey0|s_dirtyIn~q\ & (\debkey0|s_debounceCnt[22]~27_combout\ & ((\debkey0|Add0~44_combout\) # (!\debkey0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_dirtyIn~q\,
	datab => \debkey0|Add0~44_combout\,
	datac => \debkey0|s_previousIn~q\,
	datad => \debkey0|s_debounceCnt[22]~27_combout\,
	combout => \debkey0|s_debounceCnt[22]~28_combout\);

-- Location: FF_X69_Y52_N23
\debkey0|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_debounceCnt\(22));

-- Location: LCCOMB_X69_Y52_N12
\debkey0|s_pulsedOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_pulsedOut~9_combout\ = (!\debkey0|s_debounceCnt\(22) & (\debkey0|s_debounceCnt\(0) & (\debkey0|s_previousIn~q\ & \debkey0|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_debounceCnt\(22),
	datab => \debkey0|s_debounceCnt\(0),
	datac => \debkey0|s_previousIn~q\,
	datad => \debkey0|s_dirtyIn~q\,
	combout => \debkey0|s_pulsedOut~9_combout\);

-- Location: LCCOMB_X69_Y52_N16
\debkey0|s_pulsedOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey0|s_pulsedOut~10_combout\ = (\debkey0|s_pulsedOut~9_combout\ & (\debkey0|s_pulsedOut~7_combout\ & (\debkey0|s_pulsedOut~6_combout\ & !\debkey0|s_debounceCnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_pulsedOut~9_combout\,
	datab => \debkey0|s_pulsedOut~7_combout\,
	datac => \debkey0|s_pulsedOut~6_combout\,
	datad => \debkey0|s_debounceCnt\(5),
	combout => \debkey0|s_pulsedOut~10_combout\);

-- Location: FF_X69_Y52_N17
\debkey0|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey0|s_pulsedOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey0|s_pulsedOut~q\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X88_Y44_N20
\debkey1|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_dirtyIn~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[1]~input_o\,
	combout => \debkey1|s_dirtyIn~0_combout\);

-- Location: FF_X88_Y44_N21
\debkey1|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_dirtyIn~q\);

-- Location: FF_X87_Y44_N27
\debkey1|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \debkey1|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_previousIn~q\);

-- Location: LCCOMB_X86_Y45_N10
\debkey1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~0_combout\ = \debkey1|s_debounceCnt\(0) $ (VCC)
-- \debkey1|Add0~1\ = CARRY(\debkey1|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(0),
	datad => VCC,
	combout => \debkey1|Add0~0_combout\,
	cout => \debkey1|Add0~1\);

-- Location: LCCOMB_X87_Y45_N22
\debkey1|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_pulsedOut~5_combout\ = (!\debkey1|s_debounceCnt\(2) & !\debkey1|s_debounceCnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(2),
	datad => \debkey1|s_debounceCnt\(3),
	combout => \debkey1|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X86_Y45_N4
\debkey1|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_pulsedOut~6_combout\ = (!\debkey1|s_debounceCnt\(1) & (\debkey1|s_pulsedOut~5_combout\ & (!\debkey1|s_debounceCnt\(5) & !\debkey1|s_debounceCnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(1),
	datab => \debkey1|s_pulsedOut~5_combout\,
	datac => \debkey1|s_debounceCnt\(5),
	datad => \debkey1|s_debounceCnt\(4),
	combout => \debkey1|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X85_Y44_N0
\debkey1|s_debounceCnt[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt[0]~2_combout\ = (\debkey1|s_debounceCnt\(0)) # ((!\debkey1|s_pulsedOut~4_combout\) # (!\debkey1|s_pulsedOut~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(0),
	datac => \debkey1|s_pulsedOut~6_combout\,
	datad => \debkey1|s_pulsedOut~4_combout\,
	combout => \debkey1|s_debounceCnt[0]~2_combout\);

-- Location: LCCOMB_X87_Y44_N26
\debkey1|s_debounceCnt[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt[0]~3_combout\ = ((\debkey1|s_debounceCnt\(22)) # ((\debkey1|s_debounceCnt[0]~2_combout\) # (!\debkey1|s_previousIn~q\))) # (!\debkey1|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_dirtyIn~q\,
	datab => \debkey1|s_debounceCnt\(22),
	datac => \debkey1|s_previousIn~q\,
	datad => \debkey1|s_debounceCnt[0]~2_combout\,
	combout => \debkey1|s_debounceCnt[0]~3_combout\);

-- Location: LCCOMB_X86_Y44_N0
\debkey1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~22_combout\ = (\debkey1|s_debounceCnt\(11) & (\debkey1|Add0~21\ & VCC)) # (!\debkey1|s_debounceCnt\(11) & (!\debkey1|Add0~21\))
-- \debkey1|Add0~23\ = CARRY((!\debkey1|s_debounceCnt\(11) & !\debkey1|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(11),
	datad => VCC,
	cin => \debkey1|Add0~21\,
	combout => \debkey1|Add0~22_combout\,
	cout => \debkey1|Add0~23\);

-- Location: LCCOMB_X86_Y44_N2
\debkey1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~24_combout\ = (\debkey1|s_debounceCnt\(12) & ((GND) # (!\debkey1|Add0~23\))) # (!\debkey1|s_debounceCnt\(12) & (\debkey1|Add0~23\ $ (GND)))
-- \debkey1|Add0~25\ = CARRY((\debkey1|s_debounceCnt\(12)) # (!\debkey1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(12),
	datad => VCC,
	cin => \debkey1|Add0~23\,
	combout => \debkey1|Add0~24_combout\,
	cout => \debkey1|Add0~25\);

-- Location: LCCOMB_X87_Y45_N16
\debkey1|s_debounceCnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~10_combout\ = (\debkey1|Add0~24_combout\ & \debkey1|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey1|Add0~24_combout\,
	datad => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt~10_combout\);

-- Location: FF_X87_Y45_N17
\debkey1|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~10_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(12));

-- Location: LCCOMB_X86_Y44_N4
\debkey1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~26_combout\ = (\debkey1|s_debounceCnt\(13) & (\debkey1|Add0~25\ & VCC)) # (!\debkey1|s_debounceCnt\(13) & (!\debkey1|Add0~25\))
-- \debkey1|Add0~27\ = CARRY((!\debkey1|s_debounceCnt\(13) & !\debkey1|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(13),
	datad => VCC,
	cin => \debkey1|Add0~25\,
	combout => \debkey1|Add0~26_combout\,
	cout => \debkey1|Add0~27\);

-- Location: LCCOMB_X87_Y45_N10
\debkey1|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~11_combout\ = (\debkey1|Add0~26_combout\ & \debkey1|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey1|Add0~26_combout\,
	datad => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt~11_combout\);

-- Location: FF_X87_Y45_N11
\debkey1|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~11_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(13));

-- Location: LCCOMB_X86_Y44_N6
\debkey1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~28_combout\ = (\debkey1|s_debounceCnt\(14) & ((GND) # (!\debkey1|Add0~27\))) # (!\debkey1|s_debounceCnt\(14) & (\debkey1|Add0~27\ $ (GND)))
-- \debkey1|Add0~29\ = CARRY((\debkey1|s_debounceCnt\(14)) # (!\debkey1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(14),
	datad => VCC,
	cin => \debkey1|Add0~27\,
	combout => \debkey1|Add0~28_combout\,
	cout => \debkey1|Add0~29\);

-- Location: LCCOMB_X86_Y45_N8
\debkey1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|LessThan0~2_combout\ = (\debkey1|s_debounceCnt\(7)) # ((\debkey1|s_debounceCnt\(6) & ((\debkey1|s_debounceCnt\(0)) # (!\debkey1|s_pulsedOut~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(7),
	datab => \debkey1|s_debounceCnt\(0),
	datac => \debkey1|s_pulsedOut~6_combout\,
	datad => \debkey1|s_debounceCnt\(6),
	combout => \debkey1|LessThan0~2_combout\);

-- Location: LCCOMB_X87_Y45_N4
\debkey1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|LessThan0~0_combout\ = (\debkey1|s_debounceCnt\(12)) # ((\debkey1|s_debounceCnt\(13)) # ((\debkey1|s_debounceCnt\(11) & \debkey1|s_debounceCnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(11),
	datab => \debkey1|s_debounceCnt\(12),
	datac => \debkey1|s_debounceCnt\(10),
	datad => \debkey1|s_debounceCnt\(13),
	combout => \debkey1|LessThan0~0_combout\);

-- Location: LCCOMB_X87_Y44_N20
\debkey1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|LessThan0~1_combout\ = (\debkey1|s_debounceCnt\(14) & ((\debkey1|LessThan0~0_combout\) # ((\debkey1|s_debounceCnt\(9) & \debkey1|s_debounceCnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(14),
	datab => \debkey1|s_debounceCnt\(9),
	datac => \debkey1|LessThan0~0_combout\,
	datad => \debkey1|s_debounceCnt\(8),
	combout => \debkey1|LessThan0~1_combout\);

-- Location: LCCOMB_X87_Y44_N10
\debkey1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|LessThan0~3_combout\ = (\debkey1|LessThan0~1_combout\ & ((\debkey1|LessThan0~0_combout\) # ((\debkey1|LessThan0~2_combout\ & \debkey1|s_debounceCnt\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|LessThan0~2_combout\,
	datab => \debkey1|LessThan0~1_combout\,
	datac => \debkey1|LessThan0~0_combout\,
	datad => \debkey1|s_debounceCnt\(11),
	combout => \debkey1|LessThan0~3_combout\);

-- Location: LCCOMB_X86_Y44_N26
\debkey1|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|LessThan0~4_combout\ = (\debkey1|s_debounceCnt\(15)) # ((\debkey1|s_debounceCnt\(17)) # ((\debkey1|LessThan0~3_combout\) # (\debkey1|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(15),
	datab => \debkey1|s_debounceCnt\(17),
	datac => \debkey1|LessThan0~3_combout\,
	datad => \debkey1|s_debounceCnt\(16),
	combout => \debkey1|LessThan0~4_combout\);

-- Location: LCCOMB_X87_Y45_N14
\debkey1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|LessThan0~5_combout\ = (!\debkey1|s_debounceCnt\(20) & !\debkey1|s_debounceCnt\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(20),
	datac => \debkey1|s_debounceCnt\(21),
	combout => \debkey1|LessThan0~5_combout\);

-- Location: LCCOMB_X87_Y44_N28
\debkey1|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|LessThan0~6_combout\ = ((\debkey1|s_debounceCnt\(18) & (\debkey1|s_debounceCnt\(19) & \debkey1|LessThan0~4_combout\))) # (!\debkey1|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(18),
	datab => \debkey1|s_debounceCnt\(19),
	datac => \debkey1|LessThan0~4_combout\,
	datad => \debkey1|LessThan0~5_combout\,
	combout => \debkey1|LessThan0~6_combout\);

-- Location: LCCOMB_X87_Y44_N6
\debkey1|s_debounceCnt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt[0]~0_combout\ = (\debkey1|s_dirtyIn~q\ & ((!\debkey1|LessThan0~6_combout\) # (!\debkey1|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_dirtyIn~q\,
	datab => \debkey1|s_debounceCnt\(22),
	datad => \debkey1|LessThan0~6_combout\,
	combout => \debkey1|s_debounceCnt[0]~0_combout\);

-- Location: LCCOMB_X87_Y44_N12
\debkey1|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~17_combout\ = (\debkey1|s_debounceCnt[0]~0_combout\ & ((\debkey1|Add0~28_combout\) # (!\debkey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|Add0~28_combout\,
	datac => \debkey1|s_previousIn~q\,
	datad => \debkey1|s_debounceCnt[0]~0_combout\,
	combout => \debkey1|s_debounceCnt~17_combout\);

-- Location: FF_X87_Y44_N13
\debkey1|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~17_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(14));

-- Location: LCCOMB_X86_Y44_N8
\debkey1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~30_combout\ = (\debkey1|s_debounceCnt\(15) & (\debkey1|Add0~29\ & VCC)) # (!\debkey1|s_debounceCnt\(15) & (!\debkey1|Add0~29\))
-- \debkey1|Add0~31\ = CARRY((!\debkey1|s_debounceCnt\(15) & !\debkey1|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(15),
	datad => VCC,
	cin => \debkey1|Add0~29\,
	combout => \debkey1|Add0~30_combout\,
	cout => \debkey1|Add0~31\);

-- Location: LCCOMB_X85_Y44_N14
\debkey1|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~5_combout\ = (\debkey1|Add0~30_combout\ & \debkey1|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey1|Add0~30_combout\,
	datad => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt~5_combout\);

-- Location: FF_X85_Y44_N15
\debkey1|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~5_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(15));

-- Location: LCCOMB_X86_Y44_N10
\debkey1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~32_combout\ = (\debkey1|s_debounceCnt\(16) & ((GND) # (!\debkey1|Add0~31\))) # (!\debkey1|s_debounceCnt\(16) & (\debkey1|Add0~31\ $ (GND)))
-- \debkey1|Add0~33\ = CARRY((\debkey1|s_debounceCnt\(16)) # (!\debkey1|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(16),
	datad => VCC,
	cin => \debkey1|Add0~31\,
	combout => \debkey1|Add0~32_combout\,
	cout => \debkey1|Add0~33\);

-- Location: LCCOMB_X85_Y44_N20
\debkey1|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~6_combout\ = (\debkey1|Add0~32_combout\ & \debkey1|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey1|Add0~32_combout\,
	datad => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt~6_combout\);

-- Location: FF_X85_Y44_N21
\debkey1|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~6_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(16));

-- Location: LCCOMB_X86_Y44_N12
\debkey1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~34_combout\ = (\debkey1|s_debounceCnt\(17) & (\debkey1|Add0~33\ & VCC)) # (!\debkey1|s_debounceCnt\(17) & (!\debkey1|Add0~33\))
-- \debkey1|Add0~35\ = CARRY((!\debkey1|s_debounceCnt\(17) & !\debkey1|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(17),
	datad => VCC,
	cin => \debkey1|Add0~33\,
	combout => \debkey1|Add0~34_combout\,
	cout => \debkey1|Add0~35\);

-- Location: LCCOMB_X86_Y44_N24
\debkey1|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~7_combout\ = (\debkey1|s_debounceCnt[0]~4_combout\ & \debkey1|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey1|s_debounceCnt[0]~4_combout\,
	datad => \debkey1|Add0~34_combout\,
	combout => \debkey1|s_debounceCnt~7_combout\);

-- Location: FF_X86_Y44_N25
\debkey1|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~7_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(17));

-- Location: LCCOMB_X86_Y44_N14
\debkey1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~36_combout\ = (\debkey1|s_debounceCnt\(18) & ((GND) # (!\debkey1|Add0~35\))) # (!\debkey1|s_debounceCnt\(18) & (\debkey1|Add0~35\ $ (GND)))
-- \debkey1|Add0~37\ = CARRY((\debkey1|s_debounceCnt\(18)) # (!\debkey1|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(18),
	datad => VCC,
	cin => \debkey1|Add0~35\,
	combout => \debkey1|Add0~36_combout\,
	cout => \debkey1|Add0~37\);

-- Location: LCCOMB_X87_Y44_N22
\debkey1|s_debounceCnt[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt[18]~18_combout\ = (\debkey1|s_debounceCnt[0]~3_combout\ & (\debkey1|s_debounceCnt[0]~0_combout\ & ((\debkey1|Add0~36_combout\) # (!\debkey1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_previousIn~q\,
	datab => \debkey1|s_debounceCnt[0]~3_combout\,
	datac => \debkey1|Add0~36_combout\,
	datad => \debkey1|s_debounceCnt[0]~0_combout\,
	combout => \debkey1|s_debounceCnt[18]~18_combout\);

-- Location: FF_X87_Y44_N23
\debkey1|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(18));

-- Location: LCCOMB_X86_Y44_N16
\debkey1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~38_combout\ = (\debkey1|s_debounceCnt\(19) & (\debkey1|Add0~37\ & VCC)) # (!\debkey1|s_debounceCnt\(19) & (!\debkey1|Add0~37\))
-- \debkey1|Add0~39\ = CARRY((!\debkey1|s_debounceCnt\(19) & !\debkey1|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(19),
	datad => VCC,
	cin => \debkey1|Add0~37\,
	combout => \debkey1|Add0~38_combout\,
	cout => \debkey1|Add0~39\);

-- Location: LCCOMB_X87_Y44_N24
\debkey1|s_debounceCnt[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt[19]~19_combout\ = (\debkey1|s_debounceCnt[0]~3_combout\ & (\debkey1|s_debounceCnt[0]~0_combout\ & ((\debkey1|Add0~38_combout\) # (!\debkey1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_previousIn~q\,
	datab => \debkey1|s_debounceCnt[0]~3_combout\,
	datac => \debkey1|Add0~38_combout\,
	datad => \debkey1|s_debounceCnt[0]~0_combout\,
	combout => \debkey1|s_debounceCnt[19]~19_combout\);

-- Location: FF_X87_Y44_N25
\debkey1|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(19));

-- Location: LCCOMB_X86_Y44_N18
\debkey1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~40_combout\ = (\debkey1|s_debounceCnt\(20) & ((GND) # (!\debkey1|Add0~39\))) # (!\debkey1|s_debounceCnt\(20) & (\debkey1|Add0~39\ $ (GND)))
-- \debkey1|Add0~41\ = CARRY((\debkey1|s_debounceCnt\(20)) # (!\debkey1|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(20),
	datad => VCC,
	cin => \debkey1|Add0~39\,
	combout => \debkey1|Add0~40_combout\,
	cout => \debkey1|Add0~41\);

-- Location: LCCOMB_X87_Y45_N28
\debkey1|s_debounceCnt[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt[20]~8_combout\ = (\debkey1|Add0~40_combout\ & (\debkey1|s_debounceCnt[0]~3_combout\ & \debkey1|s_debounceCnt[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|Add0~40_combout\,
	datab => \debkey1|s_debounceCnt[0]~3_combout\,
	datad => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt[20]~8_combout\);

-- Location: FF_X87_Y45_N29
\debkey1|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt[20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(20));

-- Location: LCCOMB_X86_Y44_N20
\debkey1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~42_combout\ = (\debkey1|s_debounceCnt\(21) & (\debkey1|Add0~41\ & VCC)) # (!\debkey1|s_debounceCnt\(21) & (!\debkey1|Add0~41\))
-- \debkey1|Add0~43\ = CARRY((!\debkey1|s_debounceCnt\(21) & !\debkey1|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(21),
	datad => VCC,
	cin => \debkey1|Add0~41\,
	combout => \debkey1|Add0~42_combout\,
	cout => \debkey1|Add0~43\);

-- Location: LCCOMB_X87_Y45_N26
\debkey1|s_debounceCnt[21]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt[21]~9_combout\ = (\debkey1|s_debounceCnt[0]~3_combout\ & (\debkey1|Add0~42_combout\ & \debkey1|s_debounceCnt[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt[0]~3_combout\,
	datac => \debkey1|Add0~42_combout\,
	datad => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt[21]~9_combout\);

-- Location: FF_X87_Y45_N27
\debkey1|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt[21]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(21));

-- Location: LCCOMB_X86_Y44_N22
\debkey1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~44_combout\ = \debkey1|Add0~43\ $ (\debkey1|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debkey1|s_debounceCnt\(22),
	cin => \debkey1|Add0~43\,
	combout => \debkey1|Add0~44_combout\);

-- Location: LCCOMB_X87_Y44_N2
\debkey1|s_debounceCnt[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt[22]~26_combout\ = (\debkey1|s_debounceCnt\(22) & (((!\debkey1|LessThan0~6_combout\)))) # (!\debkey1|s_debounceCnt\(22) & ((\debkey1|s_debounceCnt[0]~2_combout\) # ((!\debkey1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt[0]~2_combout\,
	datab => \debkey1|s_debounceCnt\(22),
	datac => \debkey1|s_previousIn~q\,
	datad => \debkey1|LessThan0~6_combout\,
	combout => \debkey1|s_debounceCnt[22]~26_combout\);

-- Location: LCCOMB_X87_Y44_N16
\debkey1|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt[22]~27_combout\ = (\debkey1|s_dirtyIn~q\ & (\debkey1|s_debounceCnt[22]~26_combout\ & ((\debkey1|Add0~44_combout\) # (!\debkey1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_previousIn~q\,
	datab => \debkey1|Add0~44_combout\,
	datac => \debkey1|s_dirtyIn~q\,
	datad => \debkey1|s_debounceCnt[22]~26_combout\,
	combout => \debkey1|s_debounceCnt[22]~27_combout\);

-- Location: FF_X87_Y44_N17
\debkey1|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt[22]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(22));

-- Location: LCCOMB_X87_Y44_N8
\debkey1|s_debounceCnt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt[0]~4_combout\ = (\debkey1|s_previousIn~q\ & (\debkey1|s_dirtyIn~q\ & ((!\debkey1|LessThan0~6_combout\) # (!\debkey1|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_previousIn~q\,
	datab => \debkey1|s_debounceCnt\(22),
	datac => \debkey1|s_dirtyIn~q\,
	datad => \debkey1|LessThan0~6_combout\,
	combout => \debkey1|s_debounceCnt[0]~4_combout\);

-- Location: LCCOMB_X86_Y45_N2
\debkey1|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~25_combout\ = (\debkey1|Add0~0_combout\ & \debkey1|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|Add0~0_combout\,
	datac => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt~25_combout\);

-- Location: FF_X86_Y45_N3
\debkey1|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~25_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(0));

-- Location: LCCOMB_X86_Y45_N12
\debkey1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~2_combout\ = (\debkey1|s_debounceCnt\(1) & (\debkey1|Add0~1\ & VCC)) # (!\debkey1|s_debounceCnt\(1) & (!\debkey1|Add0~1\))
-- \debkey1|Add0~3\ = CARRY((!\debkey1|s_debounceCnt\(1) & !\debkey1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(1),
	datad => VCC,
	cin => \debkey1|Add0~1\,
	combout => \debkey1|Add0~2_combout\,
	cout => \debkey1|Add0~3\);

-- Location: LCCOMB_X86_Y45_N6
\debkey1|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~21_combout\ = (\debkey1|Add0~2_combout\ & \debkey1|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|Add0~2_combout\,
	datac => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt~21_combout\);

-- Location: FF_X86_Y45_N7
\debkey1|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~21_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(1));

-- Location: LCCOMB_X86_Y45_N14
\debkey1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~4_combout\ = (\debkey1|s_debounceCnt\(2) & ((GND) # (!\debkey1|Add0~3\))) # (!\debkey1|s_debounceCnt\(2) & (\debkey1|Add0~3\ $ (GND)))
-- \debkey1|Add0~5\ = CARRY((\debkey1|s_debounceCnt\(2)) # (!\debkey1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(2),
	datad => VCC,
	cin => \debkey1|Add0~3\,
	combout => \debkey1|Add0~4_combout\,
	cout => \debkey1|Add0~5\);

-- Location: LCCOMB_X87_Y45_N18
\debkey1|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~23_combout\ = (\debkey1|Add0~4_combout\ & \debkey1|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|Add0~4_combout\,
	datad => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt~23_combout\);

-- Location: FF_X87_Y45_N19
\debkey1|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~23_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(2));

-- Location: LCCOMB_X86_Y45_N16
\debkey1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~6_combout\ = (\debkey1|s_debounceCnt\(3) & (\debkey1|Add0~5\ & VCC)) # (!\debkey1|s_debounceCnt\(3) & (!\debkey1|Add0~5\))
-- \debkey1|Add0~7\ = CARRY((!\debkey1|s_debounceCnt\(3) & !\debkey1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(3),
	datad => VCC,
	cin => \debkey1|Add0~5\,
	combout => \debkey1|Add0~6_combout\,
	cout => \debkey1|Add0~7\);

-- Location: LCCOMB_X87_Y45_N0
\debkey1|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~24_combout\ = (\debkey1|Add0~6_combout\ & \debkey1|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey1|Add0~6_combout\,
	datad => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt~24_combout\);

-- Location: FF_X87_Y45_N1
\debkey1|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~24_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(3));

-- Location: LCCOMB_X86_Y45_N18
\debkey1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~8_combout\ = (\debkey1|s_debounceCnt\(4) & ((GND) # (!\debkey1|Add0~7\))) # (!\debkey1|s_debounceCnt\(4) & (\debkey1|Add0~7\ $ (GND)))
-- \debkey1|Add0~9\ = CARRY((\debkey1|s_debounceCnt\(4)) # (!\debkey1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(4),
	datad => VCC,
	cin => \debkey1|Add0~7\,
	combout => \debkey1|Add0~8_combout\,
	cout => \debkey1|Add0~9\);

-- Location: LCCOMB_X87_Y45_N24
\debkey1|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~22_combout\ = (\debkey1|Add0~8_combout\ & \debkey1|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|Add0~8_combout\,
	datad => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt~22_combout\);

-- Location: FF_X87_Y45_N25
\debkey1|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~22_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(4));

-- Location: LCCOMB_X86_Y45_N20
\debkey1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~10_combout\ = (\debkey1|s_debounceCnt\(5) & (\debkey1|Add0~9\ & VCC)) # (!\debkey1|s_debounceCnt\(5) & (!\debkey1|Add0~9\))
-- \debkey1|Add0~11\ = CARRY((!\debkey1|s_debounceCnt\(5) & !\debkey1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(5),
	datad => VCC,
	cin => \debkey1|Add0~9\,
	combout => \debkey1|Add0~10_combout\,
	cout => \debkey1|Add0~11\);

-- Location: LCCOMB_X87_Y45_N30
\debkey1|s_debounceCnt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~20_combout\ = (\debkey1|Add0~10_combout\ & \debkey1|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|Add0~10_combout\,
	datad => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt~20_combout\);

-- Location: FF_X87_Y45_N31
\debkey1|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~20_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(5));

-- Location: LCCOMB_X86_Y45_N22
\debkey1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~12_combout\ = (\debkey1|s_debounceCnt\(6) & ((GND) # (!\debkey1|Add0~11\))) # (!\debkey1|s_debounceCnt\(6) & (\debkey1|Add0~11\ $ (GND)))
-- \debkey1|Add0~13\ = CARRY((\debkey1|s_debounceCnt\(6)) # (!\debkey1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(6),
	datad => VCC,
	cin => \debkey1|Add0~11\,
	combout => \debkey1|Add0~12_combout\,
	cout => \debkey1|Add0~13\);

-- Location: LCCOMB_X87_Y44_N0
\debkey1|s_debounceCnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~1_combout\ = (\debkey1|s_debounceCnt[0]~0_combout\ & ((\debkey1|Add0~12_combout\) # (!\debkey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_previousIn~q\,
	datac => \debkey1|Add0~12_combout\,
	datad => \debkey1|s_debounceCnt[0]~0_combout\,
	combout => \debkey1|s_debounceCnt~1_combout\);

-- Location: FF_X87_Y44_N1
\debkey1|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~1_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(6));

-- Location: LCCOMB_X86_Y45_N24
\debkey1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~14_combout\ = (\debkey1|s_debounceCnt\(7) & (\debkey1|Add0~13\ & VCC)) # (!\debkey1|s_debounceCnt\(7) & (!\debkey1|Add0~13\))
-- \debkey1|Add0~15\ = CARRY((!\debkey1|s_debounceCnt\(7) & !\debkey1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(7),
	datad => VCC,
	cin => \debkey1|Add0~13\,
	combout => \debkey1|Add0~14_combout\,
	cout => \debkey1|Add0~15\);

-- Location: LCCOMB_X87_Y45_N2
\debkey1|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~12_combout\ = (\debkey1|Add0~14_combout\ & \debkey1|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|Add0~14_combout\,
	datad => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt~12_combout\);

-- Location: FF_X87_Y45_N3
\debkey1|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~12_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(7));

-- Location: LCCOMB_X86_Y45_N26
\debkey1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~16_combout\ = (\debkey1|s_debounceCnt\(8) & ((GND) # (!\debkey1|Add0~15\))) # (!\debkey1|s_debounceCnt\(8) & (\debkey1|Add0~15\ $ (GND)))
-- \debkey1|Add0~17\ = CARRY((\debkey1|s_debounceCnt\(8)) # (!\debkey1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(8),
	datad => VCC,
	cin => \debkey1|Add0~15\,
	combout => \debkey1|Add0~16_combout\,
	cout => \debkey1|Add0~17\);

-- Location: LCCOMB_X87_Y44_N18
\debkey1|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~13_combout\ = (\debkey1|s_debounceCnt[0]~0_combout\ & ((\debkey1|Add0~16_combout\) # (!\debkey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|Add0~16_combout\,
	datac => \debkey1|s_previousIn~q\,
	datad => \debkey1|s_debounceCnt[0]~0_combout\,
	combout => \debkey1|s_debounceCnt~13_combout\);

-- Location: FF_X87_Y44_N19
\debkey1|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~13_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(8));

-- Location: LCCOMB_X86_Y45_N28
\debkey1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~18_combout\ = (\debkey1|s_debounceCnt\(9) & (\debkey1|Add0~17\ & VCC)) # (!\debkey1|s_debounceCnt\(9) & (!\debkey1|Add0~17\))
-- \debkey1|Add0~19\ = CARRY((!\debkey1|s_debounceCnt\(9) & !\debkey1|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(9),
	datad => VCC,
	cin => \debkey1|Add0~17\,
	combout => \debkey1|Add0~18_combout\,
	cout => \debkey1|Add0~19\);

-- Location: LCCOMB_X87_Y44_N4
\debkey1|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~14_combout\ = (\debkey1|s_debounceCnt[0]~0_combout\ & ((\debkey1|Add0~18_combout\) # (!\debkey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|Add0~18_combout\,
	datac => \debkey1|s_previousIn~q\,
	datad => \debkey1|s_debounceCnt[0]~0_combout\,
	combout => \debkey1|s_debounceCnt~14_combout\);

-- Location: FF_X87_Y44_N5
\debkey1|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~14_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(9));

-- Location: LCCOMB_X86_Y45_N30
\debkey1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|Add0~20_combout\ = (\debkey1|s_debounceCnt\(10) & ((GND) # (!\debkey1|Add0~19\))) # (!\debkey1|s_debounceCnt\(10) & (\debkey1|Add0~19\ $ (GND)))
-- \debkey1|Add0~21\ = CARRY((\debkey1|s_debounceCnt\(10)) # (!\debkey1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_debounceCnt\(10),
	datad => VCC,
	cin => \debkey1|Add0~19\,
	combout => \debkey1|Add0~20_combout\,
	cout => \debkey1|Add0~21\);

-- Location: LCCOMB_X87_Y45_N8
\debkey1|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~15_combout\ = (\debkey1|Add0~20_combout\ & \debkey1|s_debounceCnt[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|Add0~20_combout\,
	datad => \debkey1|s_debounceCnt[0]~4_combout\,
	combout => \debkey1|s_debounceCnt~15_combout\);

-- Location: FF_X87_Y45_N9
\debkey1|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~15_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(10));

-- Location: LCCOMB_X87_Y44_N30
\debkey1|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_debounceCnt~16_combout\ = (\debkey1|s_debounceCnt[0]~0_combout\ & ((\debkey1|Add0~22_combout\) # (!\debkey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_previousIn~q\,
	datac => \debkey1|Add0~22_combout\,
	datad => \debkey1|s_debounceCnt[0]~0_combout\,
	combout => \debkey1|s_debounceCnt~16_combout\);

-- Location: FF_X87_Y44_N31
\debkey1|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_debounceCnt~16_combout\,
	ena => \debkey1|s_debounceCnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_debounceCnt\(11));

-- Location: LCCOMB_X86_Y44_N30
\debkey1|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_pulsedOut~3_combout\ = (!\debkey1|s_debounceCnt\(11) & (!\debkey1|s_debounceCnt\(19) & (!\debkey1|s_debounceCnt\(14) & !\debkey1|s_debounceCnt\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(11),
	datab => \debkey1|s_debounceCnt\(19),
	datac => \debkey1|s_debounceCnt\(14),
	datad => \debkey1|s_debounceCnt\(18),
	combout => \debkey1|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X87_Y45_N20
\debkey1|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_pulsedOut~1_combout\ = (!\debkey1|s_debounceCnt\(13) & (!\debkey1|s_debounceCnt\(20) & (!\debkey1|s_debounceCnt\(21) & !\debkey1|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(13),
	datab => \debkey1|s_debounceCnt\(20),
	datac => \debkey1|s_debounceCnt\(21),
	datad => \debkey1|s_debounceCnt\(12),
	combout => \debkey1|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X86_Y45_N0
\debkey1|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_pulsedOut~2_combout\ = (!\debkey1|s_debounceCnt\(7) & (!\debkey1|s_debounceCnt\(9) & (!\debkey1|s_debounceCnt\(10) & !\debkey1|s_debounceCnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(7),
	datab => \debkey1|s_debounceCnt\(9),
	datac => \debkey1|s_debounceCnt\(10),
	datad => \debkey1|s_debounceCnt\(8),
	combout => \debkey1|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X85_Y44_N2
\debkey1|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_pulsedOut~0_combout\ = (!\debkey1|s_debounceCnt\(16) & (!\debkey1|s_debounceCnt\(15) & (!\debkey1|s_debounceCnt\(6) & !\debkey1|s_debounceCnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_debounceCnt\(16),
	datab => \debkey1|s_debounceCnt\(15),
	datac => \debkey1|s_debounceCnt\(6),
	datad => \debkey1|s_debounceCnt\(17),
	combout => \debkey1|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X86_Y44_N28
\debkey1|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_pulsedOut~4_combout\ = (\debkey1|s_pulsedOut~3_combout\ & (\debkey1|s_pulsedOut~1_combout\ & (\debkey1|s_pulsedOut~2_combout\ & \debkey1|s_pulsedOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_pulsedOut~3_combout\,
	datab => \debkey1|s_pulsedOut~1_combout\,
	datac => \debkey1|s_pulsedOut~2_combout\,
	datad => \debkey1|s_pulsedOut~0_combout\,
	combout => \debkey1|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X87_Y44_N14
\debkey1|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_pulsedOut~7_combout\ = (\debkey1|s_previousIn~q\ & (!\debkey1|s_debounceCnt\(22) & (\debkey1|s_dirtyIn~q\ & \debkey1|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey1|s_previousIn~q\,
	datab => \debkey1|s_debounceCnt\(22),
	datac => \debkey1|s_dirtyIn~q\,
	datad => \debkey1|s_debounceCnt\(0),
	combout => \debkey1|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X85_Y44_N12
\debkey1|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey1|s_pulsedOut~8_combout\ = (\debkey1|s_pulsedOut~4_combout\ & (\debkey1|s_pulsedOut~6_combout\ & \debkey1|s_pulsedOut~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey1|s_pulsedOut~4_combout\,
	datac => \debkey1|s_pulsedOut~6_combout\,
	datad => \debkey1|s_pulsedOut~7_combout\,
	combout => \debkey1|s_pulsedOut~8_combout\);

-- Location: FF_X85_Y44_N13
\debkey1|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey1|s_pulsedOut~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey1|s_pulsedOut~q\);

-- Location: LCCOMB_X76_Y37_N10
\debkey3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~0_combout\ = \debkey3|s_debounceCnt\(0) $ (VCC)
-- \debkey3|Add0~1\ = CARRY(\debkey3|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(0),
	datad => VCC,
	combout => \debkey3|Add0~0_combout\,
	cout => \debkey3|Add0~1\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LCCOMB_X83_Y37_N8
\debkey3|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_dirtyIn~0_combout\ = !\KEY[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[3]~input_o\,
	combout => \debkey3|s_dirtyIn~0_combout\);

-- Location: FF_X83_Y37_N9
\debkey3|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_dirtyIn~q\);

-- Location: FF_X75_Y37_N1
\debkey3|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \debkey3|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_previousIn~q\);

-- Location: LCCOMB_X76_Y37_N12
\debkey3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~2_combout\ = (\debkey3|s_debounceCnt\(1) & (\debkey3|Add0~1\ & VCC)) # (!\debkey3|s_debounceCnt\(1) & (!\debkey3|Add0~1\))
-- \debkey3|Add0~3\ = CARRY((!\debkey3|s_debounceCnt\(1) & !\debkey3|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(1),
	datad => VCC,
	cin => \debkey3|Add0~1\,
	combout => \debkey3|Add0~2_combout\,
	cout => \debkey3|Add0~3\);

-- Location: LCCOMB_X76_Y37_N14
\debkey3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~4_combout\ = (\debkey3|s_debounceCnt\(2) & ((GND) # (!\debkey3|Add0~3\))) # (!\debkey3|s_debounceCnt\(2) & (\debkey3|Add0~3\ $ (GND)))
-- \debkey3|Add0~5\ = CARRY((\debkey3|s_debounceCnt\(2)) # (!\debkey3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_debounceCnt\(2),
	datad => VCC,
	cin => \debkey3|Add0~3\,
	combout => \debkey3|Add0~4_combout\,
	cout => \debkey3|Add0~5\);

-- Location: LCCOMB_X75_Y37_N20
\debkey3|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~22_combout\ = (\debkey3|Add0~4_combout\ & \debkey3|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey3|Add0~4_combout\,
	datad => \debkey3|s_debounceCnt[5]~5_combout\,
	combout => \debkey3|s_debounceCnt~22_combout\);

-- Location: FF_X75_Y37_N21
\debkey3|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~22_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(2));

-- Location: LCCOMB_X76_Y37_N16
\debkey3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~6_combout\ = (\debkey3|s_debounceCnt\(3) & (\debkey3|Add0~5\ & VCC)) # (!\debkey3|s_debounceCnt\(3) & (!\debkey3|Add0~5\))
-- \debkey3|Add0~7\ = CARRY((!\debkey3|s_debounceCnt\(3) & !\debkey3|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(3),
	datad => VCC,
	cin => \debkey3|Add0~5\,
	combout => \debkey3|Add0~6_combout\,
	cout => \debkey3|Add0~7\);

-- Location: LCCOMB_X79_Y37_N14
\debkey3|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~23_combout\ = (\debkey3|Add0~6_combout\ & \debkey3|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey3|Add0~6_combout\,
	datad => \debkey3|s_debounceCnt[5]~5_combout\,
	combout => \debkey3|s_debounceCnt~23_combout\);

-- Location: FF_X79_Y37_N15
\debkey3|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~23_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(3));

-- Location: LCCOMB_X76_Y37_N18
\debkey3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~8_combout\ = (\debkey3|s_debounceCnt\(4) & ((GND) # (!\debkey3|Add0~7\))) # (!\debkey3|s_debounceCnt\(4) & (\debkey3|Add0~7\ $ (GND)))
-- \debkey3|Add0~9\ = CARRY((\debkey3|s_debounceCnt\(4)) # (!\debkey3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(4),
	datad => VCC,
	cin => \debkey3|Add0~7\,
	combout => \debkey3|Add0~8_combout\,
	cout => \debkey3|Add0~9\);

-- Location: LCCOMB_X79_Y37_N8
\debkey3|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~24_combout\ = (\debkey3|Add0~8_combout\ & \debkey3|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey3|Add0~8_combout\,
	datad => \debkey3|s_debounceCnt[5]~5_combout\,
	combout => \debkey3|s_debounceCnt~24_combout\);

-- Location: FF_X79_Y37_N9
\debkey3|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~24_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(4));

-- Location: LCCOMB_X76_Y37_N20
\debkey3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~10_combout\ = (\debkey3|s_debounceCnt\(5) & (\debkey3|Add0~9\ & VCC)) # (!\debkey3|s_debounceCnt\(5) & (!\debkey3|Add0~9\))
-- \debkey3|Add0~11\ = CARRY((!\debkey3|s_debounceCnt\(5) & !\debkey3|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_debounceCnt\(5),
	datad => VCC,
	cin => \debkey3|Add0~9\,
	combout => \debkey3|Add0~10_combout\,
	cout => \debkey3|Add0~11\);

-- Location: LCCOMB_X75_Y37_N22
\debkey3|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~25_combout\ = (\debkey3|Add0~10_combout\ & \debkey3|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey3|Add0~10_combout\,
	datad => \debkey3|s_debounceCnt[5]~5_combout\,
	combout => \debkey3|s_debounceCnt~25_combout\);

-- Location: FF_X75_Y37_N23
\debkey3|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~25_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(5));

-- Location: LCCOMB_X76_Y37_N22
\debkey3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~12_combout\ = (\debkey3|s_debounceCnt\(6) & ((GND) # (!\debkey3|Add0~11\))) # (!\debkey3|s_debounceCnt\(6) & (\debkey3|Add0~11\ $ (GND)))
-- \debkey3|Add0~13\ = CARRY((\debkey3|s_debounceCnt\(6)) # (!\debkey3|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_debounceCnt\(6),
	datad => VCC,
	cin => \debkey3|Add0~11\,
	combout => \debkey3|Add0~12_combout\,
	cout => \debkey3|Add0~13\);

-- Location: LCCOMB_X76_Y36_N8
\debkey3|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~30_combout\ = (\debkey3|s_debounceCnt\(15) & (\debkey3|Add0~29\ & VCC)) # (!\debkey3|s_debounceCnt\(15) & (!\debkey3|Add0~29\))
-- \debkey3|Add0~31\ = CARRY((!\debkey3|s_debounceCnt\(15) & !\debkey3|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(15),
	datad => VCC,
	cin => \debkey3|Add0~29\,
	combout => \debkey3|Add0~30_combout\,
	cout => \debkey3|Add0~31\);

-- Location: LCCOMB_X76_Y36_N10
\debkey3|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~32_combout\ = (\debkey3|s_debounceCnt\(16) & ((GND) # (!\debkey3|Add0~31\))) # (!\debkey3|s_debounceCnt\(16) & (\debkey3|Add0~31\ $ (GND)))
-- \debkey3|Add0~33\ = CARRY((\debkey3|s_debounceCnt\(16)) # (!\debkey3|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_debounceCnt\(16),
	datad => VCC,
	cin => \debkey3|Add0~31\,
	combout => \debkey3|Add0~32_combout\,
	cout => \debkey3|Add0~33\);

-- Location: LCCOMB_X77_Y37_N14
\debkey3|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~7_combout\ = (\debkey3|Add0~32_combout\ & \debkey3|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|Add0~32_combout\,
	datac => \debkey3|s_debounceCnt[5]~5_combout\,
	combout => \debkey3|s_debounceCnt~7_combout\);

-- Location: FF_X77_Y37_N15
\debkey3|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~7_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(16));

-- Location: LCCOMB_X76_Y36_N12
\debkey3|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~34_combout\ = (\debkey3|s_debounceCnt\(17) & (\debkey3|Add0~33\ & VCC)) # (!\debkey3|s_debounceCnt\(17) & (!\debkey3|Add0~33\))
-- \debkey3|Add0~35\ = CARRY((!\debkey3|s_debounceCnt\(17) & !\debkey3|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(17),
	datad => VCC,
	cin => \debkey3|Add0~33\,
	combout => \debkey3|Add0~34_combout\,
	cout => \debkey3|Add0~35\);

-- Location: LCCOMB_X77_Y37_N24
\debkey3|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~8_combout\ = (\debkey3|s_debounceCnt[5]~5_combout\ & \debkey3|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey3|s_debounceCnt[5]~5_combout\,
	datad => \debkey3|Add0~34_combout\,
	combout => \debkey3|s_debounceCnt~8_combout\);

-- Location: FF_X77_Y37_N25
\debkey3|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~8_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(17));

-- Location: LCCOMB_X76_Y36_N14
\debkey3|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~36_combout\ = (\debkey3|s_debounceCnt\(18) & ((GND) # (!\debkey3|Add0~35\))) # (!\debkey3|s_debounceCnt\(18) & (\debkey3|Add0~35\ $ (GND)))
-- \debkey3|Add0~37\ = CARRY((\debkey3|s_debounceCnt\(18)) # (!\debkey3|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_debounceCnt\(18),
	datad => VCC,
	cin => \debkey3|Add0~35\,
	combout => \debkey3|Add0~36_combout\,
	cout => \debkey3|Add0~37\);

-- Location: LCCOMB_X75_Y37_N26
\debkey3|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt[18]~19_combout\ = (\debkey3|s_debounceCnt[5]~4_combout\ & (\debkey3|s_debounceCnt[5]~2_combout\ & ((\debkey3|Add0~36_combout\) # (!\debkey3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_previousIn~q\,
	datab => \debkey3|s_debounceCnt[5]~4_combout\,
	datac => \debkey3|Add0~36_combout\,
	datad => \debkey3|s_debounceCnt[5]~2_combout\,
	combout => \debkey3|s_debounceCnt[18]~19_combout\);

-- Location: FF_X75_Y37_N27
\debkey3|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(18));

-- Location: LCCOMB_X76_Y36_N16
\debkey3|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~38_combout\ = (\debkey3|s_debounceCnt\(19) & (\debkey3|Add0~37\ & VCC)) # (!\debkey3|s_debounceCnt\(19) & (!\debkey3|Add0~37\))
-- \debkey3|Add0~39\ = CARRY((!\debkey3|s_debounceCnt\(19) & !\debkey3|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(19),
	datad => VCC,
	cin => \debkey3|Add0~37\,
	combout => \debkey3|Add0~38_combout\,
	cout => \debkey3|Add0~39\);

-- Location: LCCOMB_X75_Y37_N12
\debkey3|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt[19]~20_combout\ = (\debkey3|s_debounceCnt[5]~4_combout\ & (\debkey3|s_debounceCnt[5]~2_combout\ & ((\debkey3|Add0~38_combout\) # (!\debkey3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_previousIn~q\,
	datab => \debkey3|s_debounceCnt[5]~4_combout\,
	datac => \debkey3|Add0~38_combout\,
	datad => \debkey3|s_debounceCnt[5]~2_combout\,
	combout => \debkey3|s_debounceCnt[19]~20_combout\);

-- Location: FF_X75_Y37_N13
\debkey3|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(19));

-- Location: LCCOMB_X76_Y36_N18
\debkey3|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~40_combout\ = (\debkey3|s_debounceCnt\(20) & ((GND) # (!\debkey3|Add0~39\))) # (!\debkey3|s_debounceCnt\(20) & (\debkey3|Add0~39\ $ (GND)))
-- \debkey3|Add0~41\ = CARRY((\debkey3|s_debounceCnt\(20)) # (!\debkey3|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_debounceCnt\(20),
	datad => VCC,
	cin => \debkey3|Add0~39\,
	combout => \debkey3|Add0~40_combout\,
	cout => \debkey3|Add0~41\);

-- Location: LCCOMB_X77_Y37_N28
\debkey3|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt[20]~9_combout\ = (\debkey3|s_debounceCnt[5]~4_combout\ & (\debkey3|s_debounceCnt[5]~5_combout\ & \debkey3|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt[5]~4_combout\,
	datac => \debkey3|s_debounceCnt[5]~5_combout\,
	datad => \debkey3|Add0~40_combout\,
	combout => \debkey3|s_debounceCnt[20]~9_combout\);

-- Location: FF_X77_Y37_N29
\debkey3|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(20));

-- Location: LCCOMB_X77_Y37_N26
\debkey3|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|LessThan0~5_combout\ = (!\debkey3|s_debounceCnt\(21) & !\debkey3|s_debounceCnt\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey3|s_debounceCnt\(21),
	datad => \debkey3|s_debounceCnt\(20),
	combout => \debkey3|LessThan0~5_combout\);

-- Location: LCCOMB_X76_Y36_N26
\debkey3|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|LessThan0~2_combout\ = (!\debkey3|s_debounceCnt\(13) & !\debkey3|s_debounceCnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey3|s_debounceCnt\(13),
	datad => \debkey3|s_debounceCnt\(12),
	combout => \debkey3|LessThan0~2_combout\);

-- Location: LCCOMB_X76_Y37_N0
\debkey3|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_pulsedOut~8_combout\ = (!\debkey3|s_debounceCnt\(5) & \debkey3|s_pulsedOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_debounceCnt\(5),
	datad => \debkey3|s_pulsedOut~7_combout\,
	combout => \debkey3|s_pulsedOut~8_combout\);

-- Location: LCCOMB_X77_Y37_N6
\debkey3|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|LessThan0~0_combout\ = (\debkey3|s_debounceCnt\(7)) # ((\debkey3|s_debounceCnt\(6) & ((\debkey3|s_debounceCnt\(0)) # (!\debkey3|s_pulsedOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_pulsedOut~8_combout\,
	datab => \debkey3|s_debounceCnt\(6),
	datac => \debkey3|s_debounceCnt\(0),
	datad => \debkey3|s_debounceCnt\(7),
	combout => \debkey3|LessThan0~0_combout\);

-- Location: LCCOMB_X77_Y37_N8
\debkey3|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|LessThan0~1_combout\ = (\debkey3|s_debounceCnt\(10)) # ((\debkey3|s_debounceCnt\(9) & (\debkey3|s_debounceCnt\(8) & \debkey3|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(9),
	datab => \debkey3|s_debounceCnt\(10),
	datac => \debkey3|s_debounceCnt\(8),
	datad => \debkey3|LessThan0~0_combout\,
	combout => \debkey3|LessThan0~1_combout\);

-- Location: LCCOMB_X76_Y36_N28
\debkey3|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|LessThan0~3_combout\ = (\debkey3|s_debounceCnt\(14) & (((\debkey3|s_debounceCnt\(11) & \debkey3|LessThan0~1_combout\)) # (!\debkey3|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|LessThan0~2_combout\,
	datab => \debkey3|s_debounceCnt\(11),
	datac => \debkey3|s_debounceCnt\(14),
	datad => \debkey3|LessThan0~1_combout\,
	combout => \debkey3|LessThan0~3_combout\);

-- Location: LCCOMB_X76_Y36_N30
\debkey3|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|LessThan0~4_combout\ = (\debkey3|s_debounceCnt\(17)) # ((\debkey3|s_debounceCnt\(16)) # ((\debkey3|s_debounceCnt\(15)) # (\debkey3|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(17),
	datab => \debkey3|s_debounceCnt\(16),
	datac => \debkey3|s_debounceCnt\(15),
	datad => \debkey3|LessThan0~3_combout\,
	combout => \debkey3|LessThan0~4_combout\);

-- Location: LCCOMB_X75_Y37_N2
\debkey3|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|LessThan0~6_combout\ = ((\debkey3|s_debounceCnt\(19) & (\debkey3|s_debounceCnt\(18) & \debkey3|LessThan0~4_combout\))) # (!\debkey3|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(19),
	datab => \debkey3|s_debounceCnt\(18),
	datac => \debkey3|LessThan0~5_combout\,
	datad => \debkey3|LessThan0~4_combout\,
	combout => \debkey3|LessThan0~6_combout\);

-- Location: LCCOMB_X75_Y37_N24
\debkey3|s_debounceCnt[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt[5]~2_combout\ = (\debkey3|s_dirtyIn~q\ & ((!\debkey3|LessThan0~6_combout\) # (!\debkey3|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(22),
	datac => \debkey3|s_dirtyIn~q\,
	datad => \debkey3|LessThan0~6_combout\,
	combout => \debkey3|s_debounceCnt[5]~2_combout\);

-- Location: LCCOMB_X76_Y37_N4
\debkey3|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~3_combout\ = (\debkey3|s_debounceCnt[5]~2_combout\ & ((\debkey3|Add0~12_combout\) # (!\debkey3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_previousIn~q\,
	datac => \debkey3|Add0~12_combout\,
	datad => \debkey3|s_debounceCnt[5]~2_combout\,
	combout => \debkey3|s_debounceCnt~3_combout\);

-- Location: FF_X76_Y37_N5
\debkey3|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~3_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(6));

-- Location: LCCOMB_X76_Y37_N24
\debkey3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~14_combout\ = (\debkey3|s_debounceCnt\(7) & (\debkey3|Add0~13\ & VCC)) # (!\debkey3|s_debounceCnt\(7) & (!\debkey3|Add0~13\))
-- \debkey3|Add0~15\ = CARRY((!\debkey3|s_debounceCnt\(7) & !\debkey3|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(7),
	datad => VCC,
	cin => \debkey3|Add0~13\,
	combout => \debkey3|Add0~14_combout\,
	cout => \debkey3|Add0~15\);

-- Location: LCCOMB_X77_Y37_N20
\debkey3|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~13_combout\ = (\debkey3|Add0~14_combout\ & \debkey3|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|Add0~14_combout\,
	datac => \debkey3|s_debounceCnt[5]~5_combout\,
	combout => \debkey3|s_debounceCnt~13_combout\);

-- Location: FF_X77_Y37_N21
\debkey3|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~13_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(7));

-- Location: LCCOMB_X76_Y37_N26
\debkey3|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~16_combout\ = (\debkey3|s_debounceCnt\(8) & ((GND) # (!\debkey3|Add0~15\))) # (!\debkey3|s_debounceCnt\(8) & (\debkey3|Add0~15\ $ (GND)))
-- \debkey3|Add0~17\ = CARRY((\debkey3|s_debounceCnt\(8)) # (!\debkey3|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(8),
	datad => VCC,
	cin => \debkey3|Add0~15\,
	combout => \debkey3|Add0~16_combout\,
	cout => \debkey3|Add0~17\);

-- Location: LCCOMB_X76_Y37_N6
\debkey3|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~14_combout\ = (\debkey3|s_debounceCnt[5]~2_combout\ & ((\debkey3|Add0~16_combout\) # (!\debkey3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_previousIn~q\,
	datac => \debkey3|Add0~16_combout\,
	datad => \debkey3|s_debounceCnt[5]~2_combout\,
	combout => \debkey3|s_debounceCnt~14_combout\);

-- Location: FF_X76_Y37_N7
\debkey3|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~14_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(8));

-- Location: LCCOMB_X76_Y37_N28
\debkey3|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~18_combout\ = (\debkey3|s_debounceCnt\(9) & (\debkey3|Add0~17\ & VCC)) # (!\debkey3|s_debounceCnt\(9) & (!\debkey3|Add0~17\))
-- \debkey3|Add0~19\ = CARRY((!\debkey3|s_debounceCnt\(9) & !\debkey3|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_debounceCnt\(9),
	datad => VCC,
	cin => \debkey3|Add0~17\,
	combout => \debkey3|Add0~18_combout\,
	cout => \debkey3|Add0~19\);

-- Location: LCCOMB_X76_Y37_N8
\debkey3|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~15_combout\ = (\debkey3|s_debounceCnt[5]~2_combout\ & ((\debkey3|Add0~18_combout\) # (!\debkey3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_previousIn~q\,
	datac => \debkey3|Add0~18_combout\,
	datad => \debkey3|s_debounceCnt[5]~2_combout\,
	combout => \debkey3|s_debounceCnt~15_combout\);

-- Location: FF_X76_Y37_N9
\debkey3|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~15_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(9));

-- Location: LCCOMB_X76_Y37_N30
\debkey3|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~20_combout\ = (\debkey3|s_debounceCnt\(10) & ((GND) # (!\debkey3|Add0~19\))) # (!\debkey3|s_debounceCnt\(10) & (\debkey3|Add0~19\ $ (GND)))
-- \debkey3|Add0~21\ = CARRY((\debkey3|s_debounceCnt\(10)) # (!\debkey3|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(10),
	datad => VCC,
	cin => \debkey3|Add0~19\,
	combout => \debkey3|Add0~20_combout\,
	cout => \debkey3|Add0~21\);

-- Location: LCCOMB_X77_Y37_N2
\debkey3|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~16_combout\ = (\debkey3|s_debounceCnt[5]~5_combout\ & \debkey3|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey3|s_debounceCnt[5]~5_combout\,
	datad => \debkey3|Add0~20_combout\,
	combout => \debkey3|s_debounceCnt~16_combout\);

-- Location: FF_X77_Y37_N3
\debkey3|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~16_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(10));

-- Location: LCCOMB_X76_Y36_N0
\debkey3|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~22_combout\ = (\debkey3|s_debounceCnt\(11) & (\debkey3|Add0~21\ & VCC)) # (!\debkey3|s_debounceCnt\(11) & (!\debkey3|Add0~21\))
-- \debkey3|Add0~23\ = CARRY((!\debkey3|s_debounceCnt\(11) & !\debkey3|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_debounceCnt\(11),
	datad => VCC,
	cin => \debkey3|Add0~21\,
	combout => \debkey3|Add0~22_combout\,
	cout => \debkey3|Add0~23\);

-- Location: LCCOMB_X75_Y37_N18
\debkey3|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~17_combout\ = (\debkey3|s_debounceCnt[5]~2_combout\ & ((\debkey3|Add0~22_combout\) # (!\debkey3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_previousIn~q\,
	datac => \debkey3|Add0~22_combout\,
	datad => \debkey3|s_debounceCnt[5]~2_combout\,
	combout => \debkey3|s_debounceCnt~17_combout\);

-- Location: FF_X75_Y37_N19
\debkey3|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~17_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(11));

-- Location: LCCOMB_X76_Y36_N2
\debkey3|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~24_combout\ = (\debkey3|s_debounceCnt\(12) & ((GND) # (!\debkey3|Add0~23\))) # (!\debkey3|s_debounceCnt\(12) & (\debkey3|Add0~23\ $ (GND)))
-- \debkey3|Add0~25\ = CARRY((\debkey3|s_debounceCnt\(12)) # (!\debkey3|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(12),
	datad => VCC,
	cin => \debkey3|Add0~23\,
	combout => \debkey3|Add0~24_combout\,
	cout => \debkey3|Add0~25\);

-- Location: LCCOMB_X77_Y37_N16
\debkey3|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~11_combout\ = (\debkey3|s_debounceCnt[5]~5_combout\ & \debkey3|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey3|s_debounceCnt[5]~5_combout\,
	datad => \debkey3|Add0~24_combout\,
	combout => \debkey3|s_debounceCnt~11_combout\);

-- Location: FF_X77_Y37_N17
\debkey3|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~11_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(12));

-- Location: LCCOMB_X76_Y36_N4
\debkey3|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~26_combout\ = (\debkey3|s_debounceCnt\(13) & (\debkey3|Add0~25\ & VCC)) # (!\debkey3|s_debounceCnt\(13) & (!\debkey3|Add0~25\))
-- \debkey3|Add0~27\ = CARRY((!\debkey3|s_debounceCnt\(13) & !\debkey3|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(13),
	datad => VCC,
	cin => \debkey3|Add0~25\,
	combout => \debkey3|Add0~26_combout\,
	cout => \debkey3|Add0~27\);

-- Location: LCCOMB_X79_Y37_N4
\debkey3|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~12_combout\ = (\debkey3|Add0~26_combout\ & \debkey3|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey3|Add0~26_combout\,
	datad => \debkey3|s_debounceCnt[5]~5_combout\,
	combout => \debkey3|s_debounceCnt~12_combout\);

-- Location: FF_X79_Y37_N5
\debkey3|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~12_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(13));

-- Location: LCCOMB_X76_Y36_N6
\debkey3|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~28_combout\ = (\debkey3|s_debounceCnt\(14) & ((GND) # (!\debkey3|Add0~27\))) # (!\debkey3|s_debounceCnt\(14) & (\debkey3|Add0~27\ $ (GND)))
-- \debkey3|Add0~29\ = CARRY((\debkey3|s_debounceCnt\(14)) # (!\debkey3|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_debounceCnt\(14),
	datad => VCC,
	cin => \debkey3|Add0~27\,
	combout => \debkey3|Add0~28_combout\,
	cout => \debkey3|Add0~29\);

-- Location: LCCOMB_X75_Y37_N16
\debkey3|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~18_combout\ = (\debkey3|s_debounceCnt[5]~2_combout\ & ((\debkey3|Add0~28_combout\) # (!\debkey3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|s_previousIn~q\,
	datac => \debkey3|Add0~28_combout\,
	datad => \debkey3|s_debounceCnt[5]~2_combout\,
	combout => \debkey3|s_debounceCnt~18_combout\);

-- Location: FF_X75_Y37_N17
\debkey3|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~18_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(14));

-- Location: LCCOMB_X77_Y37_N12
\debkey3|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~6_combout\ = (\debkey3|s_debounceCnt[5]~5_combout\ & \debkey3|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey3|s_debounceCnt[5]~5_combout\,
	datad => \debkey3|Add0~30_combout\,
	combout => \debkey3|s_debounceCnt~6_combout\);

-- Location: FF_X77_Y37_N13
\debkey3|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~6_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(15));

-- Location: LCCOMB_X77_Y37_N10
\debkey3|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_pulsedOut~2_combout\ = (!\debkey3|s_debounceCnt\(15) & (!\debkey3|s_debounceCnt\(6) & (!\debkey3|s_debounceCnt\(16) & !\debkey3|s_debounceCnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(15),
	datab => \debkey3|s_debounceCnt\(6),
	datac => \debkey3|s_debounceCnt\(16),
	datad => \debkey3|s_debounceCnt\(17),
	combout => \debkey3|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X77_Y37_N0
\debkey3|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_pulsedOut~4_combout\ = (!\debkey3|s_debounceCnt\(9) & (!\debkey3|s_debounceCnt\(7) & (!\debkey3|s_debounceCnt\(8) & !\debkey3|s_debounceCnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(9),
	datab => \debkey3|s_debounceCnt\(7),
	datac => \debkey3|s_debounceCnt\(8),
	datad => \debkey3|s_debounceCnt\(10),
	combout => \debkey3|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X76_Y36_N24
\debkey3|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_pulsedOut~5_combout\ = (!\debkey3|s_debounceCnt\(19) & (!\debkey3|s_debounceCnt\(14) & (!\debkey3|s_debounceCnt\(18) & !\debkey3|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(19),
	datab => \debkey3|s_debounceCnt\(14),
	datac => \debkey3|s_debounceCnt\(18),
	datad => \debkey3|s_debounceCnt\(11),
	combout => \debkey3|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X77_Y37_N18
\debkey3|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_pulsedOut~3_combout\ = (!\debkey3|s_debounceCnt\(21) & (!\debkey3|s_debounceCnt\(20) & (!\debkey3|s_debounceCnt\(13) & !\debkey3|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(21),
	datab => \debkey3|s_debounceCnt\(20),
	datac => \debkey3|s_debounceCnt\(13),
	datad => \debkey3|s_debounceCnt\(12),
	combout => \debkey3|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X77_Y37_N22
\debkey3|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_pulsedOut~6_combout\ = (\debkey3|s_pulsedOut~2_combout\ & (\debkey3|s_pulsedOut~4_combout\ & (\debkey3|s_pulsedOut~5_combout\ & \debkey3|s_pulsedOut~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_pulsedOut~2_combout\,
	datab => \debkey3|s_pulsedOut~4_combout\,
	datac => \debkey3|s_pulsedOut~5_combout\,
	datad => \debkey3|s_pulsedOut~3_combout\,
	combout => \debkey3|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X75_Y37_N6
\debkey3|s_debounceCnt[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt[5]~29_combout\ = ((\debkey3|s_debounceCnt\(0)) # ((\debkey3|s_debounceCnt\(5)) # (!\debkey3|s_pulsedOut~6_combout\))) # (!\debkey3|s_pulsedOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_pulsedOut~7_combout\,
	datab => \debkey3|s_debounceCnt\(0),
	datac => \debkey3|s_debounceCnt\(5),
	datad => \debkey3|s_pulsedOut~6_combout\,
	combout => \debkey3|s_debounceCnt[5]~29_combout\);

-- Location: LCCOMB_X75_Y37_N0
\debkey3|s_debounceCnt[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt[5]~4_combout\ = (\debkey3|s_debounceCnt\(22)) # (((\debkey3|s_debounceCnt[5]~29_combout\) # (!\debkey3|s_previousIn~q\)) # (!\debkey3|s_dirtyIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(22),
	datab => \debkey3|s_dirtyIn~q\,
	datac => \debkey3|s_previousIn~q\,
	datad => \debkey3|s_debounceCnt[5]~29_combout\,
	combout => \debkey3|s_debounceCnt[5]~4_combout\);

-- Location: LCCOMB_X76_Y36_N20
\debkey3|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~42_combout\ = (\debkey3|s_debounceCnt\(21) & (\debkey3|Add0~41\ & VCC)) # (!\debkey3|s_debounceCnt\(21) & (!\debkey3|Add0~41\))
-- \debkey3|Add0~43\ = CARRY((!\debkey3|s_debounceCnt\(21) & !\debkey3|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(21),
	datad => VCC,
	cin => \debkey3|Add0~41\,
	combout => \debkey3|Add0~42_combout\,
	cout => \debkey3|Add0~43\);

-- Location: LCCOMB_X77_Y37_N30
\debkey3|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt[21]~10_combout\ = (\debkey3|s_debounceCnt[5]~4_combout\ & (\debkey3|s_debounceCnt[5]~5_combout\ & \debkey3|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt[5]~4_combout\,
	datac => \debkey3|s_debounceCnt[5]~5_combout\,
	datad => \debkey3|Add0~42_combout\,
	combout => \debkey3|s_debounceCnt[21]~10_combout\);

-- Location: FF_X77_Y37_N31
\debkey3|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(21));

-- Location: LCCOMB_X76_Y36_N22
\debkey3|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|Add0~44_combout\ = \debkey3|Add0~43\ $ (\debkey3|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debkey3|s_debounceCnt\(22),
	cin => \debkey3|Add0~43\,
	combout => \debkey3|Add0~44_combout\);

-- Location: LCCOMB_X75_Y37_N28
\debkey3|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt[22]~27_combout\ = (\debkey3|s_debounceCnt\(22) & (((!\debkey3|LessThan0~6_combout\)))) # (!\debkey3|s_debounceCnt\(22) & ((\debkey3|s_debounceCnt[5]~29_combout\) # ((!\debkey3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt[5]~29_combout\,
	datab => \debkey3|s_previousIn~q\,
	datac => \debkey3|s_debounceCnt\(22),
	datad => \debkey3|LessThan0~6_combout\,
	combout => \debkey3|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X75_Y37_N30
\debkey3|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt[22]~28_combout\ = (\debkey3|s_dirtyIn~q\ & (\debkey3|s_debounceCnt[22]~27_combout\ & ((\debkey3|Add0~44_combout\) # (!\debkey3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|Add0~44_combout\,
	datab => \debkey3|s_previousIn~q\,
	datac => \debkey3|s_dirtyIn~q\,
	datad => \debkey3|s_debounceCnt[22]~27_combout\,
	combout => \debkey3|s_debounceCnt[22]~28_combout\);

-- Location: FF_X75_Y37_N31
\debkey3|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(22));

-- Location: LCCOMB_X75_Y37_N10
\debkey3|s_debounceCnt[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt[5]~5_combout\ = (\debkey3|s_previousIn~q\ & (\debkey3|s_dirtyIn~q\ & ((!\debkey3|LessThan0~6_combout\) # (!\debkey3|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(22),
	datab => \debkey3|s_previousIn~q\,
	datac => \debkey3|s_dirtyIn~q\,
	datad => \debkey3|LessThan0~6_combout\,
	combout => \debkey3|s_debounceCnt[5]~5_combout\);

-- Location: LCCOMB_X77_Y37_N4
\debkey3|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~26_combout\ = (\debkey3|Add0~0_combout\ & \debkey3|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey3|Add0~0_combout\,
	datac => \debkey3|s_debounceCnt[5]~5_combout\,
	combout => \debkey3|s_debounceCnt~26_combout\);

-- Location: FF_X77_Y37_N5
\debkey3|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~26_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(0));

-- Location: LCCOMB_X75_Y37_N14
\debkey3|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_debounceCnt~21_combout\ = (\debkey3|Add0~2_combout\ & \debkey3|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|Add0~2_combout\,
	datad => \debkey3|s_debounceCnt[5]~5_combout\,
	combout => \debkey3|s_debounceCnt~21_combout\);

-- Location: FF_X75_Y37_N15
\debkey3|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_debounceCnt~21_combout\,
	ena => \debkey3|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_debounceCnt\(1));

-- Location: LCCOMB_X76_Y37_N2
\debkey3|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_pulsedOut~7_combout\ = (!\debkey3|s_debounceCnt\(1) & (!\debkey3|s_debounceCnt\(2) & (!\debkey3|s_debounceCnt\(4) & !\debkey3|s_debounceCnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(1),
	datab => \debkey3|s_debounceCnt\(2),
	datac => \debkey3|s_debounceCnt\(4),
	datad => \debkey3|s_debounceCnt\(3),
	combout => \debkey3|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X75_Y37_N4
\debkey3|s_pulsedOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_pulsedOut~9_combout\ = (!\debkey3|s_debounceCnt\(22) & (\debkey3|s_debounceCnt\(0) & (\debkey3|s_previousIn~q\ & \debkey3|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_debounceCnt\(22),
	datab => \debkey3|s_debounceCnt\(0),
	datac => \debkey3|s_previousIn~q\,
	datad => \debkey3|s_dirtyIn~q\,
	combout => \debkey3|s_pulsedOut~9_combout\);

-- Location: LCCOMB_X75_Y37_N8
\debkey3|s_pulsedOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey3|s_pulsedOut~10_combout\ = (\debkey3|s_pulsedOut~7_combout\ & (\debkey3|s_pulsedOut~9_combout\ & (!\debkey3|s_debounceCnt\(5) & \debkey3|s_pulsedOut~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey3|s_pulsedOut~7_combout\,
	datab => \debkey3|s_pulsedOut~9_combout\,
	datac => \debkey3|s_debounceCnt\(5),
	datad => \debkey3|s_pulsedOut~6_combout\,
	combout => \debkey3|s_pulsedOut~10_combout\);

-- Location: FF_X75_Y37_N9
\debkey3|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey3|s_pulsedOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey3|s_pulsedOut~q\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X96_Y44_N22
\debkey2|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_dirtyIn~0_combout\ = !\KEY[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	combout => \debkey2|s_dirtyIn~0_combout\);

-- Location: FF_X96_Y44_N23
\debkey2|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_dirtyIn~q\);

-- Location: LCCOMB_X97_Y45_N10
\debkey2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~0_combout\ = \debkey2|s_debounceCnt\(0) $ (VCC)
-- \debkey2|Add0~1\ = CARRY(\debkey2|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(0),
	datad => VCC,
	combout => \debkey2|Add0~0_combout\,
	cout => \debkey2|Add0~1\);

-- Location: FF_X96_Y44_N17
\debkey2|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \debkey2|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_previousIn~q\);

-- Location: LCCOMB_X97_Y45_N12
\debkey2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~2_combout\ = (\debkey2|s_debounceCnt\(1) & (\debkey2|Add0~1\ & VCC)) # (!\debkey2|s_debounceCnt\(1) & (!\debkey2|Add0~1\))
-- \debkey2|Add0~3\ = CARRY((!\debkey2|s_debounceCnt\(1) & !\debkey2|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(1),
	datad => VCC,
	cin => \debkey2|Add0~1\,
	combout => \debkey2|Add0~2_combout\,
	cout => \debkey2|Add0~3\);

-- Location: LCCOMB_X97_Y45_N4
\debkey2|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~21_combout\ = (\debkey2|Add0~2_combout\ & \debkey2|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|Add0~2_combout\,
	datad => \debkey2|s_debounceCnt[22]~5_combout\,
	combout => \debkey2|s_debounceCnt~21_combout\);

-- Location: LCCOMB_X97_Y45_N2
\debkey2|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_pulsedOut~7_combout\ = (!\debkey2|s_debounceCnt\(2) & (!\debkey2|s_debounceCnt\(1) & (!\debkey2|s_debounceCnt\(4) & !\debkey2|s_debounceCnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(2),
	datab => \debkey2|s_debounceCnt\(1),
	datac => \debkey2|s_debounceCnt\(4),
	datad => \debkey2|s_debounceCnt\(3),
	combout => \debkey2|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X97_Y44_N14
\debkey2|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~36_combout\ = (\debkey2|s_debounceCnt\(18) & ((GND) # (!\debkey2|Add0~35\))) # (!\debkey2|s_debounceCnt\(18) & (\debkey2|Add0~35\ $ (GND)))
-- \debkey2|Add0~37\ = CARRY((\debkey2|s_debounceCnt\(18)) # (!\debkey2|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(18),
	datad => VCC,
	cin => \debkey2|Add0~35\,
	combout => \debkey2|Add0~36_combout\,
	cout => \debkey2|Add0~37\);

-- Location: LCCOMB_X97_Y44_N16
\debkey2|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~38_combout\ = (\debkey2|s_debounceCnt\(19) & (\debkey2|Add0~37\ & VCC)) # (!\debkey2|s_debounceCnt\(19) & (!\debkey2|Add0~37\))
-- \debkey2|Add0~39\ = CARRY((!\debkey2|s_debounceCnt\(19) & !\debkey2|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(19),
	datad => VCC,
	cin => \debkey2|Add0~37\,
	combout => \debkey2|Add0~38_combout\,
	cout => \debkey2|Add0~39\);

-- Location: LCCOMB_X96_Y44_N8
\debkey2|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt[22]~27_combout\ = (\debkey2|s_debounceCnt\(22) & (!\debkey2|LessThan0~6_combout\)) # (!\debkey2|s_debounceCnt\(22) & (((\debkey2|s_debounceCnt[22]~29_combout\) # (!\debkey2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|LessThan0~6_combout\,
	datab => \debkey2|s_debounceCnt[22]~29_combout\,
	datac => \debkey2|s_previousIn~q\,
	datad => \debkey2|s_debounceCnt\(22),
	combout => \debkey2|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X97_Y44_N18
\debkey2|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~40_combout\ = (\debkey2|s_debounceCnt\(20) & ((GND) # (!\debkey2|Add0~39\))) # (!\debkey2|s_debounceCnt\(20) & (\debkey2|Add0~39\ $ (GND)))
-- \debkey2|Add0~41\ = CARRY((\debkey2|s_debounceCnt\(20)) # (!\debkey2|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(20),
	datad => VCC,
	cin => \debkey2|Add0~39\,
	combout => \debkey2|Add0~40_combout\,
	cout => \debkey2|Add0~41\);

-- Location: LCCOMB_X98_Y44_N22
\debkey2|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt[20]~9_combout\ = (\debkey2|s_debounceCnt[22]~4_combout\ & (\debkey2|s_debounceCnt[22]~5_combout\ & \debkey2|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt[22]~4_combout\,
	datac => \debkey2|s_debounceCnt[22]~5_combout\,
	datad => \debkey2|Add0~40_combout\,
	combout => \debkey2|s_debounceCnt[20]~9_combout\);

-- Location: FF_X98_Y44_N23
\debkey2|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(20));

-- Location: LCCOMB_X97_Y44_N20
\debkey2|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~42_combout\ = (\debkey2|s_debounceCnt\(21) & (\debkey2|Add0~41\ & VCC)) # (!\debkey2|s_debounceCnt\(21) & (!\debkey2|Add0~41\))
-- \debkey2|Add0~43\ = CARRY((!\debkey2|s_debounceCnt\(21) & !\debkey2|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(21),
	datad => VCC,
	cin => \debkey2|Add0~41\,
	combout => \debkey2|Add0~42_combout\,
	cout => \debkey2|Add0~43\);

-- Location: LCCOMB_X98_Y44_N12
\debkey2|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt[21]~10_combout\ = (\debkey2|s_debounceCnt[22]~4_combout\ & (\debkey2|s_debounceCnt[22]~5_combout\ & \debkey2|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt[22]~4_combout\,
	datac => \debkey2|s_debounceCnt[22]~5_combout\,
	datad => \debkey2|Add0~42_combout\,
	combout => \debkey2|s_debounceCnt[21]~10_combout\);

-- Location: FF_X98_Y44_N13
\debkey2|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(21));

-- Location: LCCOMB_X97_Y44_N22
\debkey2|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~44_combout\ = \debkey2|Add0~43\ $ (\debkey2|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debkey2|s_debounceCnt\(22),
	cin => \debkey2|Add0~43\,
	combout => \debkey2|Add0~44_combout\);

-- Location: LCCOMB_X96_Y44_N2
\debkey2|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt[22]~28_combout\ = (\debkey2|s_dirtyIn~q\ & (\debkey2|s_debounceCnt[22]~27_combout\ & ((\debkey2|Add0~44_combout\) # (!\debkey2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_dirtyIn~q\,
	datab => \debkey2|s_previousIn~q\,
	datac => \debkey2|s_debounceCnt[22]~27_combout\,
	datad => \debkey2|Add0~44_combout\,
	combout => \debkey2|s_debounceCnt[22]~28_combout\);

-- Location: FF_X96_Y44_N3
\debkey2|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(22));

-- Location: LCCOMB_X96_Y44_N24
\debkey2|s_debounceCnt[22]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt[22]~2_combout\ = (\debkey2|s_dirtyIn~q\ & ((!\debkey2|s_debounceCnt\(22)) # (!\debkey2|LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_dirtyIn~q\,
	datac => \debkey2|LessThan0~6_combout\,
	datad => \debkey2|s_debounceCnt\(22),
	combout => \debkey2|s_debounceCnt[22]~2_combout\);

-- Location: LCCOMB_X96_Y44_N10
\debkey2|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt[19]~20_combout\ = (\debkey2|s_debounceCnt[22]~2_combout\ & (\debkey2|s_debounceCnt[22]~4_combout\ & ((\debkey2|Add0~38_combout\) # (!\debkey2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|Add0~38_combout\,
	datab => \debkey2|s_debounceCnt[22]~2_combout\,
	datac => \debkey2|s_previousIn~q\,
	datad => \debkey2|s_debounceCnt[22]~4_combout\,
	combout => \debkey2|s_debounceCnt[19]~20_combout\);

-- Location: FF_X96_Y44_N11
\debkey2|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(19));

-- Location: LCCOMB_X97_Y44_N30
\debkey2|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_pulsedOut~5_combout\ = (!\debkey2|s_debounceCnt\(19) & (!\debkey2|s_debounceCnt\(18) & (!\debkey2|s_debounceCnt\(14) & !\debkey2|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(19),
	datab => \debkey2|s_debounceCnt\(18),
	datac => \debkey2|s_debounceCnt\(14),
	datad => \debkey2|s_debounceCnt\(11),
	combout => \debkey2|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X98_Y44_N28
\debkey2|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_pulsedOut~4_combout\ = (!\debkey2|s_debounceCnt\(10) & (!\debkey2|s_debounceCnt\(9) & (!\debkey2|s_debounceCnt\(8) & !\debkey2|s_debounceCnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(10),
	datab => \debkey2|s_debounceCnt\(9),
	datac => \debkey2|s_debounceCnt\(8),
	datad => \debkey2|s_debounceCnt\(7),
	combout => \debkey2|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X95_Y44_N28
\debkey2|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_pulsedOut~2_combout\ = (!\debkey2|s_debounceCnt\(16) & (!\debkey2|s_debounceCnt\(15) & (!\debkey2|s_debounceCnt\(6) & !\debkey2|s_debounceCnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(16),
	datab => \debkey2|s_debounceCnt\(15),
	datac => \debkey2|s_debounceCnt\(6),
	datad => \debkey2|s_debounceCnt\(17),
	combout => \debkey2|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X98_Y44_N26
\debkey2|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_pulsedOut~3_combout\ = (!\debkey2|s_debounceCnt\(21) & (!\debkey2|s_debounceCnt\(13) & (!\debkey2|s_debounceCnt\(20) & !\debkey2|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(21),
	datab => \debkey2|s_debounceCnt\(13),
	datac => \debkey2|s_debounceCnt\(20),
	datad => \debkey2|s_debounceCnt\(12),
	combout => \debkey2|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X97_Y44_N24
\debkey2|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_pulsedOut~6_combout\ = (\debkey2|s_pulsedOut~5_combout\ & (\debkey2|s_pulsedOut~4_combout\ & (\debkey2|s_pulsedOut~2_combout\ & \debkey2|s_pulsedOut~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_pulsedOut~5_combout\,
	datab => \debkey2|s_pulsedOut~4_combout\,
	datac => \debkey2|s_pulsedOut~2_combout\,
	datad => \debkey2|s_pulsedOut~3_combout\,
	combout => \debkey2|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X96_Y44_N0
\debkey2|s_debounceCnt[22]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt[22]~29_combout\ = (\debkey2|s_debounceCnt\(5)) # ((\debkey2|s_debounceCnt\(0)) # ((!\debkey2|s_pulsedOut~6_combout\) # (!\debkey2|s_pulsedOut~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(5),
	datab => \debkey2|s_debounceCnt\(0),
	datac => \debkey2|s_pulsedOut~7_combout\,
	datad => \debkey2|s_pulsedOut~6_combout\,
	combout => \debkey2|s_debounceCnt[22]~29_combout\);

-- Location: LCCOMB_X96_Y44_N16
\debkey2|s_debounceCnt[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt[22]~4_combout\ = ((\debkey2|s_debounceCnt[22]~29_combout\) # ((\debkey2|s_debounceCnt\(22)) # (!\debkey2|s_previousIn~q\))) # (!\debkey2|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_dirtyIn~q\,
	datab => \debkey2|s_debounceCnt[22]~29_combout\,
	datac => \debkey2|s_previousIn~q\,
	datad => \debkey2|s_debounceCnt\(22),
	combout => \debkey2|s_debounceCnt[22]~4_combout\);

-- Location: FF_X97_Y45_N5
\debkey2|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~21_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(1));

-- Location: LCCOMB_X97_Y45_N14
\debkey2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~4_combout\ = (\debkey2|s_debounceCnt\(2) & ((GND) # (!\debkey2|Add0~3\))) # (!\debkey2|s_debounceCnt\(2) & (\debkey2|Add0~3\ $ (GND)))
-- \debkey2|Add0~5\ = CARRY((\debkey2|s_debounceCnt\(2)) # (!\debkey2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(2),
	datad => VCC,
	cin => \debkey2|Add0~3\,
	combout => \debkey2|Add0~4_combout\,
	cout => \debkey2|Add0~5\);

-- Location: LCCOMB_X96_Y45_N16
\debkey2|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~22_combout\ = (\debkey2|Add0~4_combout\ & \debkey2|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey2|Add0~4_combout\,
	datad => \debkey2|s_debounceCnt[22]~5_combout\,
	combout => \debkey2|s_debounceCnt~22_combout\);

-- Location: FF_X96_Y45_N17
\debkey2|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~22_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(2));

-- Location: LCCOMB_X97_Y45_N16
\debkey2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~6_combout\ = (\debkey2|s_debounceCnt\(3) & (\debkey2|Add0~5\ & VCC)) # (!\debkey2|s_debounceCnt\(3) & (!\debkey2|Add0~5\))
-- \debkey2|Add0~7\ = CARRY((!\debkey2|s_debounceCnt\(3) & !\debkey2|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(3),
	datad => VCC,
	cin => \debkey2|Add0~5\,
	combout => \debkey2|Add0~6_combout\,
	cout => \debkey2|Add0~7\);

-- Location: LCCOMB_X97_Y45_N6
\debkey2|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~23_combout\ = (\debkey2|Add0~6_combout\ & \debkey2|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|Add0~6_combout\,
	datad => \debkey2|s_debounceCnt[22]~5_combout\,
	combout => \debkey2|s_debounceCnt~23_combout\);

-- Location: FF_X97_Y45_N7
\debkey2|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~23_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(3));

-- Location: LCCOMB_X97_Y45_N18
\debkey2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~8_combout\ = (\debkey2|s_debounceCnt\(4) & ((GND) # (!\debkey2|Add0~7\))) # (!\debkey2|s_debounceCnt\(4) & (\debkey2|Add0~7\ $ (GND)))
-- \debkey2|Add0~9\ = CARRY((\debkey2|s_debounceCnt\(4)) # (!\debkey2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(4),
	datad => VCC,
	cin => \debkey2|Add0~7\,
	combout => \debkey2|Add0~8_combout\,
	cout => \debkey2|Add0~9\);

-- Location: LCCOMB_X97_Y45_N8
\debkey2|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~24_combout\ = (\debkey2|Add0~8_combout\ & \debkey2|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|Add0~8_combout\,
	datad => \debkey2|s_debounceCnt[22]~5_combout\,
	combout => \debkey2|s_debounceCnt~24_combout\);

-- Location: FF_X97_Y45_N9
\debkey2|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~24_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(4));

-- Location: LCCOMB_X97_Y45_N20
\debkey2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~10_combout\ = (\debkey2|s_debounceCnt\(5) & (\debkey2|Add0~9\ & VCC)) # (!\debkey2|s_debounceCnt\(5) & (!\debkey2|Add0~9\))
-- \debkey2|Add0~11\ = CARRY((!\debkey2|s_debounceCnt\(5) & !\debkey2|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(5),
	datad => VCC,
	cin => \debkey2|Add0~9\,
	combout => \debkey2|Add0~10_combout\,
	cout => \debkey2|Add0~11\);

-- Location: LCCOMB_X96_Y44_N18
\debkey2|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~25_combout\ = (\debkey2|Add0~10_combout\ & \debkey2|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|Add0~10_combout\,
	datac => \debkey2|s_debounceCnt[22]~5_combout\,
	combout => \debkey2|s_debounceCnt~25_combout\);

-- Location: FF_X96_Y44_N19
\debkey2|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~25_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(5));

-- Location: LCCOMB_X97_Y45_N22
\debkey2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~12_combout\ = (\debkey2|s_debounceCnt\(6) & ((GND) # (!\debkey2|Add0~11\))) # (!\debkey2|s_debounceCnt\(6) & (\debkey2|Add0~11\ $ (GND)))
-- \debkey2|Add0~13\ = CARRY((\debkey2|s_debounceCnt\(6)) # (!\debkey2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(6),
	datad => VCC,
	cin => \debkey2|Add0~11\,
	combout => \debkey2|Add0~12_combout\,
	cout => \debkey2|Add0~13\);

-- Location: LCCOMB_X96_Y44_N12
\debkey2|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~3_combout\ = (\debkey2|s_debounceCnt[22]~2_combout\ & ((\debkey2|Add0~12_combout\) # (!\debkey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|Add0~12_combout\,
	datac => \debkey2|s_previousIn~q\,
	datad => \debkey2|s_debounceCnt[22]~2_combout\,
	combout => \debkey2|s_debounceCnt~3_combout\);

-- Location: FF_X96_Y44_N13
\debkey2|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~3_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(6));

-- Location: LCCOMB_X97_Y45_N24
\debkey2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~14_combout\ = (\debkey2|s_debounceCnt\(7) & (\debkey2|Add0~13\ & VCC)) # (!\debkey2|s_debounceCnt\(7) & (!\debkey2|Add0~13\))
-- \debkey2|Add0~15\ = CARRY((!\debkey2|s_debounceCnt\(7) & !\debkey2|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(7),
	datad => VCC,
	cin => \debkey2|Add0~13\,
	combout => \debkey2|Add0~14_combout\,
	cout => \debkey2|Add0~15\);

-- Location: LCCOMB_X98_Y44_N0
\debkey2|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~13_combout\ = (\debkey2|s_debounceCnt[22]~5_combout\ & \debkey2|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey2|s_debounceCnt[22]~5_combout\,
	datad => \debkey2|Add0~14_combout\,
	combout => \debkey2|s_debounceCnt~13_combout\);

-- Location: FF_X98_Y44_N1
\debkey2|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~13_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(7));

-- Location: LCCOMB_X97_Y45_N26
\debkey2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~16_combout\ = (\debkey2|s_debounceCnt\(8) & ((GND) # (!\debkey2|Add0~15\))) # (!\debkey2|s_debounceCnt\(8) & (\debkey2|Add0~15\ $ (GND)))
-- \debkey2|Add0~17\ = CARRY((\debkey2|s_debounceCnt\(8)) # (!\debkey2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(8),
	datad => VCC,
	cin => \debkey2|Add0~15\,
	combout => \debkey2|Add0~16_combout\,
	cout => \debkey2|Add0~17\);

-- Location: LCCOMB_X98_Y44_N14
\debkey2|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~14_combout\ = (\debkey2|s_debounceCnt[22]~2_combout\ & ((\debkey2|Add0~16_combout\) # (!\debkey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_previousIn~q\,
	datac => \debkey2|Add0~16_combout\,
	datad => \debkey2|s_debounceCnt[22]~2_combout\,
	combout => \debkey2|s_debounceCnt~14_combout\);

-- Location: FF_X98_Y44_N15
\debkey2|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~14_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(8));

-- Location: LCCOMB_X97_Y45_N28
\debkey2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~18_combout\ = (\debkey2|s_debounceCnt\(9) & (\debkey2|Add0~17\ & VCC)) # (!\debkey2|s_debounceCnt\(9) & (!\debkey2|Add0~17\))
-- \debkey2|Add0~19\ = CARRY((!\debkey2|s_debounceCnt\(9) & !\debkey2|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(9),
	datad => VCC,
	cin => \debkey2|Add0~17\,
	combout => \debkey2|Add0~18_combout\,
	cout => \debkey2|Add0~19\);

-- Location: LCCOMB_X98_Y44_N24
\debkey2|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~15_combout\ = (\debkey2|s_debounceCnt[22]~2_combout\ & ((\debkey2|Add0~18_combout\) # (!\debkey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|Add0~18_combout\,
	datac => \debkey2|s_previousIn~q\,
	datad => \debkey2|s_debounceCnt[22]~2_combout\,
	combout => \debkey2|s_debounceCnt~15_combout\);

-- Location: FF_X98_Y44_N25
\debkey2|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~15_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(9));

-- Location: LCCOMB_X97_Y45_N30
\debkey2|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~20_combout\ = (\debkey2|s_debounceCnt\(10) & ((GND) # (!\debkey2|Add0~19\))) # (!\debkey2|s_debounceCnt\(10) & (\debkey2|Add0~19\ $ (GND)))
-- \debkey2|Add0~21\ = CARRY((\debkey2|s_debounceCnt\(10)) # (!\debkey2|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(10),
	datad => VCC,
	cin => \debkey2|Add0~19\,
	combout => \debkey2|Add0~20_combout\,
	cout => \debkey2|Add0~21\);

-- Location: LCCOMB_X98_Y44_N6
\debkey2|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~16_combout\ = (\debkey2|s_debounceCnt[22]~5_combout\ & \debkey2|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey2|s_debounceCnt[22]~5_combout\,
	datad => \debkey2|Add0~20_combout\,
	combout => \debkey2|s_debounceCnt~16_combout\);

-- Location: FF_X98_Y44_N7
\debkey2|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~16_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(10));

-- Location: LCCOMB_X97_Y44_N0
\debkey2|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~22_combout\ = (\debkey2|s_debounceCnt\(11) & (\debkey2|Add0~21\ & VCC)) # (!\debkey2|s_debounceCnt\(11) & (!\debkey2|Add0~21\))
-- \debkey2|Add0~23\ = CARRY((!\debkey2|s_debounceCnt\(11) & !\debkey2|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(11),
	datad => VCC,
	cin => \debkey2|Add0~21\,
	combout => \debkey2|Add0~22_combout\,
	cout => \debkey2|Add0~23\);

-- Location: LCCOMB_X98_Y44_N2
\debkey2|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~17_combout\ = (\debkey2|s_debounceCnt[22]~2_combout\ & ((\debkey2|Add0~22_combout\) # (!\debkey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_previousIn~q\,
	datac => \debkey2|Add0~22_combout\,
	datad => \debkey2|s_debounceCnt[22]~2_combout\,
	combout => \debkey2|s_debounceCnt~17_combout\);

-- Location: FF_X98_Y44_N3
\debkey2|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~17_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(11));

-- Location: LCCOMB_X97_Y44_N2
\debkey2|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~24_combout\ = (\debkey2|s_debounceCnt\(12) & ((GND) # (!\debkey2|Add0~23\))) # (!\debkey2|s_debounceCnt\(12) & (\debkey2|Add0~23\ $ (GND)))
-- \debkey2|Add0~25\ = CARRY((\debkey2|s_debounceCnt\(12)) # (!\debkey2|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(12),
	datad => VCC,
	cin => \debkey2|Add0~23\,
	combout => \debkey2|Add0~24_combout\,
	cout => \debkey2|Add0~25\);

-- Location: LCCOMB_X98_Y44_N10
\debkey2|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~11_combout\ = (\debkey2|s_debounceCnt[22]~5_combout\ & \debkey2|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey2|s_debounceCnt[22]~5_combout\,
	datad => \debkey2|Add0~24_combout\,
	combout => \debkey2|s_debounceCnt~11_combout\);

-- Location: FF_X98_Y44_N11
\debkey2|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~11_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(12));

-- Location: LCCOMB_X97_Y44_N4
\debkey2|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~26_combout\ = (\debkey2|s_debounceCnt\(13) & (\debkey2|Add0~25\ & VCC)) # (!\debkey2|s_debounceCnt\(13) & (!\debkey2|Add0~25\))
-- \debkey2|Add0~27\ = CARRY((!\debkey2|s_debounceCnt\(13) & !\debkey2|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(13),
	datad => VCC,
	cin => \debkey2|Add0~25\,
	combout => \debkey2|Add0~26_combout\,
	cout => \debkey2|Add0~27\);

-- Location: LCCOMB_X98_Y44_N4
\debkey2|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~12_combout\ = (\debkey2|Add0~26_combout\ & \debkey2|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|Add0~26_combout\,
	datac => \debkey2|s_debounceCnt[22]~5_combout\,
	combout => \debkey2|s_debounceCnt~12_combout\);

-- Location: FF_X98_Y44_N5
\debkey2|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~12_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(13));

-- Location: LCCOMB_X97_Y44_N6
\debkey2|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~28_combout\ = (\debkey2|s_debounceCnt\(14) & ((GND) # (!\debkey2|Add0~27\))) # (!\debkey2|s_debounceCnt\(14) & (\debkey2|Add0~27\ $ (GND)))
-- \debkey2|Add0~29\ = CARRY((\debkey2|s_debounceCnt\(14)) # (!\debkey2|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(14),
	datad => VCC,
	cin => \debkey2|Add0~27\,
	combout => \debkey2|Add0~28_combout\,
	cout => \debkey2|Add0~29\);

-- Location: LCCOMB_X98_Y44_N8
\debkey2|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~18_combout\ = (\debkey2|s_debounceCnt[22]~2_combout\ & ((\debkey2|Add0~28_combout\) # (!\debkey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_previousIn~q\,
	datac => \debkey2|Add0~28_combout\,
	datad => \debkey2|s_debounceCnt[22]~2_combout\,
	combout => \debkey2|s_debounceCnt~18_combout\);

-- Location: FF_X98_Y44_N9
\debkey2|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~18_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(14));

-- Location: LCCOMB_X97_Y44_N8
\debkey2|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~30_combout\ = (\debkey2|s_debounceCnt\(15) & (\debkey2|Add0~29\ & VCC)) # (!\debkey2|s_debounceCnt\(15) & (!\debkey2|Add0~29\))
-- \debkey2|Add0~31\ = CARRY((!\debkey2|s_debounceCnt\(15) & !\debkey2|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(15),
	datad => VCC,
	cin => \debkey2|Add0~29\,
	combout => \debkey2|Add0~30_combout\,
	cout => \debkey2|Add0~31\);

-- Location: LCCOMB_X96_Y44_N28
\debkey2|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~6_combout\ = (\debkey2|Add0~30_combout\ & \debkey2|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|Add0~30_combout\,
	datac => \debkey2|s_debounceCnt[22]~5_combout\,
	combout => \debkey2|s_debounceCnt~6_combout\);

-- Location: FF_X96_Y44_N29
\debkey2|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~6_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(15));

-- Location: LCCOMB_X97_Y44_N10
\debkey2|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~32_combout\ = (\debkey2|s_debounceCnt\(16) & ((GND) # (!\debkey2|Add0~31\))) # (!\debkey2|s_debounceCnt\(16) & (\debkey2|Add0~31\ $ (GND)))
-- \debkey2|Add0~33\ = CARRY((\debkey2|s_debounceCnt\(16)) # (!\debkey2|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(16),
	datad => VCC,
	cin => \debkey2|Add0~31\,
	combout => \debkey2|Add0~32_combout\,
	cout => \debkey2|Add0~33\);

-- Location: LCCOMB_X98_Y44_N20
\debkey2|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~7_combout\ = (\debkey2|s_debounceCnt[22]~5_combout\ & \debkey2|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey2|s_debounceCnt[22]~5_combout\,
	datad => \debkey2|Add0~32_combout\,
	combout => \debkey2|s_debounceCnt~7_combout\);

-- Location: FF_X98_Y44_N21
\debkey2|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~7_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(16));

-- Location: LCCOMB_X97_Y44_N12
\debkey2|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|Add0~34_combout\ = (\debkey2|s_debounceCnt\(17) & (\debkey2|Add0~33\ & VCC)) # (!\debkey2|s_debounceCnt\(17) & (!\debkey2|Add0~33\))
-- \debkey2|Add0~35\ = CARRY((!\debkey2|s_debounceCnt\(17) & !\debkey2|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(17),
	datad => VCC,
	cin => \debkey2|Add0~33\,
	combout => \debkey2|Add0~34_combout\,
	cout => \debkey2|Add0~35\);

-- Location: LCCOMB_X97_Y44_N28
\debkey2|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~8_combout\ = (\debkey2|s_debounceCnt[22]~5_combout\ & \debkey2|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt[22]~5_combout\,
	datad => \debkey2|Add0~34_combout\,
	combout => \debkey2|s_debounceCnt~8_combout\);

-- Location: FF_X97_Y44_N29
\debkey2|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~8_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(17));

-- Location: LCCOMB_X96_Y44_N30
\debkey2|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt[18]~19_combout\ = (\debkey2|s_debounceCnt[22]~4_combout\ & (\debkey2|s_debounceCnt[22]~2_combout\ & ((\debkey2|Add0~36_combout\) # (!\debkey2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|Add0~36_combout\,
	datab => \debkey2|s_debounceCnt[22]~4_combout\,
	datac => \debkey2|s_previousIn~q\,
	datad => \debkey2|s_debounceCnt[22]~2_combout\,
	combout => \debkey2|s_debounceCnt[18]~19_combout\);

-- Location: FF_X96_Y44_N31
\debkey2|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(18));

-- Location: LCCOMB_X97_Y44_N26
\debkey2|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|LessThan0~5_combout\ = (!\debkey2|s_debounceCnt\(20) & !\debkey2|s_debounceCnt\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debkey2|s_debounceCnt\(20),
	datac => \debkey2|s_debounceCnt\(21),
	combout => \debkey2|LessThan0~5_combout\);

-- Location: LCCOMB_X98_Y44_N30
\debkey2|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|LessThan0~0_combout\ = (\debkey2|s_debounceCnt\(12)) # ((\debkey2|s_debounceCnt\(13)) # ((\debkey2|s_debounceCnt\(11) & \debkey2|s_debounceCnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(12),
	datab => \debkey2|s_debounceCnt\(11),
	datac => \debkey2|s_debounceCnt\(13),
	datad => \debkey2|s_debounceCnt\(10),
	combout => \debkey2|LessThan0~0_combout\);

-- Location: LCCOMB_X98_Y44_N16
\debkey2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|LessThan0~1_combout\ = (\debkey2|s_debounceCnt\(14) & ((\debkey2|LessThan0~0_combout\) # ((\debkey2|s_debounceCnt\(8) & \debkey2|s_debounceCnt\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|LessThan0~0_combout\,
	datab => \debkey2|s_debounceCnt\(14),
	datac => \debkey2|s_debounceCnt\(8),
	datad => \debkey2|s_debounceCnt\(9),
	combout => \debkey2|LessThan0~1_combout\);

-- Location: LCCOMB_X96_Y44_N6
\debkey2|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_pulsedOut~8_combout\ = (\debkey2|s_pulsedOut~7_combout\ & !\debkey2|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debkey2|s_pulsedOut~7_combout\,
	datad => \debkey2|s_debounceCnt\(5),
	combout => \debkey2|s_pulsedOut~8_combout\);

-- Location: LCCOMB_X95_Y44_N30
\debkey2|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|LessThan0~2_combout\ = (\debkey2|s_debounceCnt\(7)) # ((\debkey2|s_debounceCnt\(6) & ((\debkey2|s_debounceCnt\(0)) # (!\debkey2|s_pulsedOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_pulsedOut~8_combout\,
	datab => \debkey2|s_debounceCnt\(6),
	datac => \debkey2|s_debounceCnt\(0),
	datad => \debkey2|s_debounceCnt\(7),
	combout => \debkey2|LessThan0~2_combout\);

-- Location: LCCOMB_X95_Y44_N8
\debkey2|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|LessThan0~3_combout\ = (\debkey2|LessThan0~1_combout\ & ((\debkey2|LessThan0~0_combout\) # ((\debkey2|s_debounceCnt\(11) & \debkey2|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|LessThan0~1_combout\,
	datab => \debkey2|s_debounceCnt\(11),
	datac => \debkey2|LessThan0~2_combout\,
	datad => \debkey2|LessThan0~0_combout\,
	combout => \debkey2|LessThan0~3_combout\);

-- Location: LCCOMB_X95_Y44_N6
\debkey2|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|LessThan0~4_combout\ = (\debkey2|s_debounceCnt\(16)) # ((\debkey2|s_debounceCnt\(15)) # ((\debkey2|LessThan0~3_combout\) # (\debkey2|s_debounceCnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(16),
	datab => \debkey2|s_debounceCnt\(15),
	datac => \debkey2|LessThan0~3_combout\,
	datad => \debkey2|s_debounceCnt\(17),
	combout => \debkey2|LessThan0~4_combout\);

-- Location: LCCOMB_X96_Y44_N4
\debkey2|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|LessThan0~6_combout\ = ((\debkey2|s_debounceCnt\(18) & (\debkey2|LessThan0~4_combout\ & \debkey2|s_debounceCnt\(19)))) # (!\debkey2|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_debounceCnt\(18),
	datab => \debkey2|LessThan0~5_combout\,
	datac => \debkey2|LessThan0~4_combout\,
	datad => \debkey2|s_debounceCnt\(19),
	combout => \debkey2|LessThan0~6_combout\);

-- Location: LCCOMB_X96_Y44_N14
\debkey2|s_debounceCnt[22]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt[22]~5_combout\ = (\debkey2|s_dirtyIn~q\ & (\debkey2|s_previousIn~q\ & ((!\debkey2|s_debounceCnt\(22)) # (!\debkey2|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_dirtyIn~q\,
	datab => \debkey2|s_previousIn~q\,
	datac => \debkey2|LessThan0~6_combout\,
	datad => \debkey2|s_debounceCnt\(22),
	combout => \debkey2|s_debounceCnt[22]~5_combout\);

-- Location: LCCOMB_X97_Y45_N0
\debkey2|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_debounceCnt~26_combout\ = (\debkey2|Add0~0_combout\ & \debkey2|s_debounceCnt[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|Add0~0_combout\,
	datad => \debkey2|s_debounceCnt[22]~5_combout\,
	combout => \debkey2|s_debounceCnt~26_combout\);

-- Location: FF_X97_Y45_N1
\debkey2|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_debounceCnt~26_combout\,
	ena => \debkey2|s_debounceCnt[22]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_debounceCnt\(0));

-- Location: LCCOMB_X96_Y44_N26
\debkey2|s_pulsedOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_pulsedOut~9_combout\ = (\debkey2|s_dirtyIn~q\ & (\debkey2|s_debounceCnt\(0) & (\debkey2|s_previousIn~q\ & !\debkey2|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_dirtyIn~q\,
	datab => \debkey2|s_debounceCnt\(0),
	datac => \debkey2|s_previousIn~q\,
	datad => \debkey2|s_debounceCnt\(22),
	combout => \debkey2|s_pulsedOut~9_combout\);

-- Location: LCCOMB_X96_Y44_N20
\debkey2|s_pulsedOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debkey2|s_pulsedOut~10_combout\ = (\debkey2|s_pulsedOut~9_combout\ & (!\debkey2|s_debounceCnt\(5) & (\debkey2|s_pulsedOut~7_combout\ & \debkey2|s_pulsedOut~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey2|s_pulsedOut~9_combout\,
	datab => \debkey2|s_debounceCnt\(5),
	datac => \debkey2|s_pulsedOut~7_combout\,
	datad => \debkey2|s_pulsedOut~6_combout\,
	combout => \debkey2|s_pulsedOut~10_combout\);

-- Location: FF_X96_Y44_N21
\debkey2|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debkey2|s_pulsedOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debkey2|s_pulsedOut~q\);

-- Location: LCCOMB_X65_Y43_N20
\Troco|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|process_0~2_combout\ = (!\debkey0|s_pulsedOut~q\ & (!\debkey1|s_pulsedOut~q\ & (\debkey3|s_pulsedOut~q\ & !\debkey2|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_pulsedOut~q\,
	datab => \debkey1|s_pulsedOut~q\,
	datac => \debkey3|s_pulsedOut~q\,
	datad => \debkey2|s_pulsedOut~q\,
	combout => \Troco|process_0~2_combout\);

-- Location: FF_X65_Y43_N21
\valorAcc|s_valor[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Troco|process_0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|s_valor\(5));

-- Location: LCCOMB_X65_Y43_N14
\Troco|s_leds~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds~0_combout\ = (!\debkey0|s_pulsedOut~q\ & (!\debkey1|s_pulsedOut~q\ & (\debkey3|s_pulsedOut~q\ $ (\debkey2|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_pulsedOut~q\,
	datab => \debkey1|s_pulsedOut~q\,
	datac => \debkey3|s_pulsedOut~q\,
	datad => \debkey2|s_pulsedOut~q\,
	combout => \Troco|s_leds~0_combout\);

-- Location: FF_X63_Y43_N17
\valorAcc|s_valor[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Troco|s_leds~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|s_valor\(4));

-- Location: LCCOMB_X65_Y43_N16
\Troco|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|process_0~0_combout\ = (!\debkey0|s_pulsedOut~q\ & (\debkey1|s_pulsedOut~q\ & (!\debkey3|s_pulsedOut~q\ & !\debkey2|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_pulsedOut~q\,
	datab => \debkey1|s_pulsedOut~q\,
	datac => \debkey3|s_pulsedOut~q\,
	datad => \debkey2|s_pulsedOut~q\,
	combout => \Troco|process_0~0_combout\);

-- Location: LCCOMB_X65_Y43_N6
\valorAcc|s_valor[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|s_valor[3]~feeder_combout\ = \Troco|process_0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Troco|process_0~0_combout\,
	combout => \valorAcc|s_valor[3]~feeder_combout\);

-- Location: FF_X65_Y43_N7
\valorAcc|s_valor[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|s_valor[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|s_valor\(3));

-- Location: LCCOMB_X65_Y43_N12
\valorAcc|s_valor~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|s_valor~0_combout\ = (!\debkey1|s_pulsedOut~q\ & (!\debkey3|s_pulsedOut~q\ & (\debkey0|s_pulsedOut~q\ $ (\debkey2|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_pulsedOut~q\,
	datab => \debkey1|s_pulsedOut~q\,
	datac => \debkey3|s_pulsedOut~q\,
	datad => \debkey2|s_pulsedOut~q\,
	combout => \valorAcc|s_valor~0_combout\);

-- Location: FF_X65_Y43_N13
\valorAcc|s_valor[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|s_valor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|s_valor\(2));

-- Location: LCCOMB_X65_Y43_N22
\valorAcc|s_valor~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|s_valor~1_combout\ = (!\debkey0|s_pulsedOut~q\ & (!\debkey2|s_pulsedOut~q\ & (\debkey1|s_pulsedOut~q\ $ (\debkey3|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_pulsedOut~q\,
	datab => \debkey1|s_pulsedOut~q\,
	datac => \debkey3|s_pulsedOut~q\,
	datad => \debkey2|s_pulsedOut~q\,
	combout => \valorAcc|s_valor~1_combout\);

-- Location: FF_X65_Y43_N23
\valorAcc|s_valor[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|s_valor~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|s_valor\(1));

-- Location: LCCOMB_X65_Y43_N24
\Troco|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|process_0~1_combout\ = (\debkey0|s_pulsedOut~q\ & (!\debkey1|s_pulsedOut~q\ & (!\debkey3|s_pulsedOut~q\ & !\debkey2|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_pulsedOut~q\,
	datab => \debkey1|s_pulsedOut~q\,
	datac => \debkey3|s_pulsedOut~q\,
	datad => \debkey2|s_pulsedOut~q\,
	combout => \Troco|process_0~1_combout\);

-- Location: FF_X63_Y43_N9
\valorAcc|s_valor[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Troco|process_0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|s_valor\(0));

-- Location: LCCOMB_X59_Y43_N4
\valorAcc|Registo_N|dataOut[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[0]~14_combout\ = (\valorAcc|Registo_N|dataOut\(0) & (\valorAcc|s_valor\(0) $ (VCC))) # (!\valorAcc|Registo_N|dataOut\(0) & (\valorAcc|s_valor\(0) & VCC))
-- \valorAcc|Registo_N|dataOut[0]~15\ = CARRY((\valorAcc|Registo_N|dataOut\(0) & \valorAcc|s_valor\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(0),
	datab => \valorAcc|s_valor\(0),
	datad => VCC,
	combout => \valorAcc|Registo_N|dataOut[0]~14_combout\,
	cout => \valorAcc|Registo_N|dataOut[0]~15\);

-- Location: LCCOMB_X63_Y43_N26
\fsm|centimo[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[10]~0_combout\ = (s_sw(3) & ((s_sw(2)) # ((s_sw(0)) # (s_sw(1))))) # (!s_sw(3) & ((s_sw(2) & ((s_sw(0)) # (s_sw(1)))) # (!s_sw(2) & (s_sw(0) $ (!s_sw(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_sw(3),
	datab => s_sw(2),
	datac => s_sw(0),
	datad => s_sw(1),
	combout => \fsm|centimo[10]~0_combout\);

-- Location: LCCOMB_X62_Y43_N18
\fsm|s_nextState.INIT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_nextState.INIT~0_combout\ = (!\debsw4|s_pulsedOut~q\ & (((\fsm|s_produto~2_combout\ & !\fsm|centimo[10]~0_combout\)) # (!\fsm|s_currentState.LEVANTAMENTO~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|s_produto~2_combout\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|centimo[10]~0_combout\,
	combout => \fsm|s_nextState.INIT~0_combout\);

-- Location: LCCOMB_X63_Y43_N22
\fsm|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Equal5~0_combout\ = (!s_sw(3) & (!s_sw(2) & (!s_sw(0) & !s_sw(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_sw(3),
	datab => s_sw(2),
	datac => s_sw(0),
	datad => s_sw(1),
	combout => \fsm|Equal5~0_combout\);

-- Location: LCCOMB_X62_Y43_N12
\fsm|s_nextState.INIT~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_nextState.INIT~1_combout\ = (\fsm|Equal5~0_combout\ & (((\fsm|s_currentState.FREEZE~q\) # (!\fsm|s_currentState.INIT~q\)) # (!\fsm|euro[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[5]~6_combout\,
	datab => \fsm|s_currentState.INIT~q\,
	datac => \fsm|s_currentState.FREEZE~q\,
	datad => \fsm|Equal5~0_combout\,
	combout => \fsm|s_nextState.INIT~1_combout\);

-- Location: LCCOMB_X62_Y43_N28
\fsm|s_nextState.INIT~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_nextState.INIT~2_combout\ = (\fsm|s_nextState.INIT~0_combout\ & ((\fsm|Equal0~5_combout\ & (!\fsm|s_nextState.INIT~1_combout\)) # (!\fsm|Equal0~5_combout\ & ((\fsm|s_currentState.INIT~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_nextState.INIT~1_combout\,
	datab => \fsm|Equal0~5_combout\,
	datac => \fsm|s_currentState.INIT~q\,
	datad => \fsm|s_nextState.INIT~0_combout\,
	combout => \fsm|s_nextState.INIT~2_combout\);

-- Location: FF_X62_Y43_N29
\fsm|s_currentState.INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \fsm|s_nextState.INIT~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm|s_currentState.INIT~q\);

-- Location: LCCOMB_X62_Y43_N30
\fsm|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector36~0_combout\ = (\fsm|Equal5~0_combout\) # ((\fsm|euro[5]~6_combout\ & (\fsm|s_currentState.INIT~q\ & !\fsm|s_currentState.FREEZE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[5]~6_combout\,
	datab => \fsm|s_currentState.INIT~q\,
	datac => \fsm|s_currentState.FREEZE~q\,
	datad => \fsm|Equal5~0_combout\,
	combout => \fsm|Selector36~0_combout\);

-- Location: LCCOMB_X62_Y43_N8
\fsm|Selector36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector36~1_combout\ = (\fsm|Equal0~5_combout\ & (!\fsm|Selector36~0_combout\ & ((\fsm|centimo[10]~0_combout\)))) # (!\fsm|Equal0~5_combout\ & (((\fsm|s_currentState.FREEZE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Selector36~0_combout\,
	datab => \fsm|Equal0~5_combout\,
	datac => \fsm|s_currentState.FREEZE~q\,
	datad => \fsm|centimo[10]~0_combout\,
	combout => \fsm|Selector36~1_combout\);

-- Location: FF_X62_Y43_N9
\fsm|s_currentState.FREEZE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \fsm|Selector36~1_combout\,
	sclr => \debsw4|s_pulsedOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm|s_currentState.FREEZE~q\);

-- Location: LCCOMB_X62_Y43_N16
\fsm|reset_acc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|reset_acc~0_combout\ = ((!\fsm|Equal0~5_combout\ & ((\fsm|s_currentState.FREEZE~q\) # (!\fsm|s_currentState.INIT~q\)))) # (!\fsm|s_nextState.INIT~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Equal0~5_combout\,
	datab => \fsm|s_nextState.INIT~0_combout\,
	datac => \fsm|s_currentState.FREEZE~q\,
	datad => \fsm|s_currentState.INIT~q\,
	combout => \fsm|reset_acc~0_combout\);

-- Location: FF_X58_Y43_N9
\valorAcc|Registo_N|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \valorAcc|Registo_N|dataOut[0]~14_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(0));

-- Location: LCCOMB_X59_Y43_N6
\valorAcc|Registo_N|dataOut[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[1]~16_combout\ = (\valorAcc|s_valor\(1) & ((\valorAcc|Registo_N|dataOut\(1) & (\valorAcc|Registo_N|dataOut[0]~15\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(1) & (!\valorAcc|Registo_N|dataOut[0]~15\)))) # (!\valorAcc|s_valor\(1) 
-- & ((\valorAcc|Registo_N|dataOut\(1) & (!\valorAcc|Registo_N|dataOut[0]~15\)) # (!\valorAcc|Registo_N|dataOut\(1) & ((\valorAcc|Registo_N|dataOut[0]~15\) # (GND)))))
-- \valorAcc|Registo_N|dataOut[1]~17\ = CARRY((\valorAcc|s_valor\(1) & (!\valorAcc|Registo_N|dataOut\(1) & !\valorAcc|Registo_N|dataOut[0]~15\)) # (!\valorAcc|s_valor\(1) & ((!\valorAcc|Registo_N|dataOut[0]~15\) # (!\valorAcc|Registo_N|dataOut\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|s_valor\(1),
	datab => \valorAcc|Registo_N|dataOut\(1),
	datad => VCC,
	cin => \valorAcc|Registo_N|dataOut[0]~15\,
	combout => \valorAcc|Registo_N|dataOut[1]~16_combout\,
	cout => \valorAcc|Registo_N|dataOut[1]~17\);

-- Location: FF_X59_Y43_N7
\valorAcc|Registo_N|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|Registo_N|dataOut[1]~16_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(1));

-- Location: LCCOMB_X59_Y43_N8
\valorAcc|Registo_N|dataOut[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[2]~18_combout\ = ((\valorAcc|s_valor\(2) $ (\valorAcc|Registo_N|dataOut\(2) $ (!\valorAcc|Registo_N|dataOut[1]~17\)))) # (GND)
-- \valorAcc|Registo_N|dataOut[2]~19\ = CARRY((\valorAcc|s_valor\(2) & ((\valorAcc|Registo_N|dataOut\(2)) # (!\valorAcc|Registo_N|dataOut[1]~17\))) # (!\valorAcc|s_valor\(2) & (\valorAcc|Registo_N|dataOut\(2) & !\valorAcc|Registo_N|dataOut[1]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|s_valor\(2),
	datab => \valorAcc|Registo_N|dataOut\(2),
	datad => VCC,
	cin => \valorAcc|Registo_N|dataOut[1]~17\,
	combout => \valorAcc|Registo_N|dataOut[2]~18_combout\,
	cout => \valorAcc|Registo_N|dataOut[2]~19\);

-- Location: FF_X59_Y43_N9
\valorAcc|Registo_N|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|Registo_N|dataOut[2]~18_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(2));

-- Location: LCCOMB_X59_Y43_N10
\valorAcc|Registo_N|dataOut[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[3]~20_combout\ = (\valorAcc|s_valor\(3) & ((\valorAcc|Registo_N|dataOut\(3) & (\valorAcc|Registo_N|dataOut[2]~19\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(3) & (!\valorAcc|Registo_N|dataOut[2]~19\)))) # (!\valorAcc|s_valor\(3) 
-- & ((\valorAcc|Registo_N|dataOut\(3) & (!\valorAcc|Registo_N|dataOut[2]~19\)) # (!\valorAcc|Registo_N|dataOut\(3) & ((\valorAcc|Registo_N|dataOut[2]~19\) # (GND)))))
-- \valorAcc|Registo_N|dataOut[3]~21\ = CARRY((\valorAcc|s_valor\(3) & (!\valorAcc|Registo_N|dataOut\(3) & !\valorAcc|Registo_N|dataOut[2]~19\)) # (!\valorAcc|s_valor\(3) & ((!\valorAcc|Registo_N|dataOut[2]~19\) # (!\valorAcc|Registo_N|dataOut\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|s_valor\(3),
	datab => \valorAcc|Registo_N|dataOut\(3),
	datad => VCC,
	cin => \valorAcc|Registo_N|dataOut[2]~19\,
	combout => \valorAcc|Registo_N|dataOut[3]~20_combout\,
	cout => \valorAcc|Registo_N|dataOut[3]~21\);

-- Location: FF_X59_Y43_N11
\valorAcc|Registo_N|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|Registo_N|dataOut[3]~20_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(3));

-- Location: LCCOMB_X59_Y43_N12
\valorAcc|Registo_N|dataOut[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[4]~22_combout\ = ((\valorAcc|s_valor\(4) $ (\valorAcc|Registo_N|dataOut\(4) $ (!\valorAcc|Registo_N|dataOut[3]~21\)))) # (GND)
-- \valorAcc|Registo_N|dataOut[4]~23\ = CARRY((\valorAcc|s_valor\(4) & ((\valorAcc|Registo_N|dataOut\(4)) # (!\valorAcc|Registo_N|dataOut[3]~21\))) # (!\valorAcc|s_valor\(4) & (\valorAcc|Registo_N|dataOut\(4) & !\valorAcc|Registo_N|dataOut[3]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|s_valor\(4),
	datab => \valorAcc|Registo_N|dataOut\(4),
	datad => VCC,
	cin => \valorAcc|Registo_N|dataOut[3]~21\,
	combout => \valorAcc|Registo_N|dataOut[4]~22_combout\,
	cout => \valorAcc|Registo_N|dataOut[4]~23\);

-- Location: FF_X59_Y43_N13
\valorAcc|Registo_N|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|Registo_N|dataOut[4]~22_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(4));

-- Location: LCCOMB_X59_Y43_N14
\valorAcc|Registo_N|dataOut[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[5]~24_combout\ = (\valorAcc|s_valor\(5) & ((\valorAcc|Registo_N|dataOut\(5) & (\valorAcc|Registo_N|dataOut[4]~23\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(5) & (!\valorAcc|Registo_N|dataOut[4]~23\)))) # (!\valorAcc|s_valor\(5) 
-- & ((\valorAcc|Registo_N|dataOut\(5) & (!\valorAcc|Registo_N|dataOut[4]~23\)) # (!\valorAcc|Registo_N|dataOut\(5) & ((\valorAcc|Registo_N|dataOut[4]~23\) # (GND)))))
-- \valorAcc|Registo_N|dataOut[5]~25\ = CARRY((\valorAcc|s_valor\(5) & (!\valorAcc|Registo_N|dataOut\(5) & !\valorAcc|Registo_N|dataOut[4]~23\)) # (!\valorAcc|s_valor\(5) & ((!\valorAcc|Registo_N|dataOut[4]~23\) # (!\valorAcc|Registo_N|dataOut\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|s_valor\(5),
	datab => \valorAcc|Registo_N|dataOut\(5),
	datad => VCC,
	cin => \valorAcc|Registo_N|dataOut[4]~23\,
	combout => \valorAcc|Registo_N|dataOut[5]~24_combout\,
	cout => \valorAcc|Registo_N|dataOut[5]~25\);

-- Location: FF_X59_Y43_N15
\valorAcc|Registo_N|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|Registo_N|dataOut[5]~24_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(5));

-- Location: LCCOMB_X59_Y43_N16
\valorAcc|Registo_N|dataOut[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[6]~26_combout\ = (\valorAcc|Registo_N|dataOut\(6) & (\valorAcc|Registo_N|dataOut[5]~25\ $ (GND))) # (!\valorAcc|Registo_N|dataOut\(6) & (!\valorAcc|Registo_N|dataOut[5]~25\ & VCC))
-- \valorAcc|Registo_N|dataOut[6]~27\ = CARRY((\valorAcc|Registo_N|dataOut\(6) & !\valorAcc|Registo_N|dataOut[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(6),
	datad => VCC,
	cin => \valorAcc|Registo_N|dataOut[5]~25\,
	combout => \valorAcc|Registo_N|dataOut[6]~26_combout\,
	cout => \valorAcc|Registo_N|dataOut[6]~27\);

-- Location: FF_X59_Y43_N17
\valorAcc|Registo_N|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|Registo_N|dataOut[6]~26_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(6));

-- Location: LCCOMB_X59_Y43_N18
\valorAcc|Registo_N|dataOut[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[7]~28_combout\ = (\valorAcc|Registo_N|dataOut\(7) & (!\valorAcc|Registo_N|dataOut[6]~27\)) # (!\valorAcc|Registo_N|dataOut\(7) & ((\valorAcc|Registo_N|dataOut[6]~27\) # (GND)))
-- \valorAcc|Registo_N|dataOut[7]~29\ = CARRY((!\valorAcc|Registo_N|dataOut[6]~27\) # (!\valorAcc|Registo_N|dataOut\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(7),
	datad => VCC,
	cin => \valorAcc|Registo_N|dataOut[6]~27\,
	combout => \valorAcc|Registo_N|dataOut[7]~28_combout\,
	cout => \valorAcc|Registo_N|dataOut[7]~29\);

-- Location: FF_X59_Y43_N19
\valorAcc|Registo_N|dataOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|Registo_N|dataOut[7]~28_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(7));

-- Location: LCCOMB_X59_Y43_N20
\valorAcc|Registo_N|dataOut[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[8]~30_combout\ = (\valorAcc|Registo_N|dataOut\(8) & (\valorAcc|Registo_N|dataOut[7]~29\ $ (GND))) # (!\valorAcc|Registo_N|dataOut\(8) & (!\valorAcc|Registo_N|dataOut[7]~29\ & VCC))
-- \valorAcc|Registo_N|dataOut[8]~31\ = CARRY((\valorAcc|Registo_N|dataOut\(8) & !\valorAcc|Registo_N|dataOut[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(8),
	datad => VCC,
	cin => \valorAcc|Registo_N|dataOut[7]~29\,
	combout => \valorAcc|Registo_N|dataOut[8]~30_combout\,
	cout => \valorAcc|Registo_N|dataOut[8]~31\);

-- Location: FF_X59_Y43_N21
\valorAcc|Registo_N|dataOut[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|Registo_N|dataOut[8]~30_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(8));

-- Location: LCCOMB_X59_Y43_N22
\valorAcc|Registo_N|dataOut[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[9]~32_combout\ = (\valorAcc|Registo_N|dataOut\(9) & (!\valorAcc|Registo_N|dataOut[8]~31\)) # (!\valorAcc|Registo_N|dataOut\(9) & ((\valorAcc|Registo_N|dataOut[8]~31\) # (GND)))
-- \valorAcc|Registo_N|dataOut[9]~33\ = CARRY((!\valorAcc|Registo_N|dataOut[8]~31\) # (!\valorAcc|Registo_N|dataOut\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(9),
	datad => VCC,
	cin => \valorAcc|Registo_N|dataOut[8]~31\,
	combout => \valorAcc|Registo_N|dataOut[9]~32_combout\,
	cout => \valorAcc|Registo_N|dataOut[9]~33\);

-- Location: FF_X59_Y43_N23
\valorAcc|Registo_N|dataOut[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|Registo_N|dataOut[9]~32_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(9));

-- Location: LCCOMB_X59_Y43_N24
\valorAcc|Registo_N|dataOut[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[10]~34_combout\ = (\valorAcc|Registo_N|dataOut\(10) & (\valorAcc|Registo_N|dataOut[9]~33\ $ (GND))) # (!\valorAcc|Registo_N|dataOut\(10) & (!\valorAcc|Registo_N|dataOut[9]~33\ & VCC))
-- \valorAcc|Registo_N|dataOut[10]~35\ = CARRY((\valorAcc|Registo_N|dataOut\(10) & !\valorAcc|Registo_N|dataOut[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(10),
	datad => VCC,
	cin => \valorAcc|Registo_N|dataOut[9]~33\,
	combout => \valorAcc|Registo_N|dataOut[10]~34_combout\,
	cout => \valorAcc|Registo_N|dataOut[10]~35\);

-- Location: FF_X59_Y43_N25
\valorAcc|Registo_N|dataOut[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|Registo_N|dataOut[10]~34_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(10));

-- Location: LCCOMB_X59_Y43_N26
\valorAcc|Registo_N|dataOut[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[11]~36_combout\ = (\valorAcc|Registo_N|dataOut\(11) & (!\valorAcc|Registo_N|dataOut[10]~35\)) # (!\valorAcc|Registo_N|dataOut\(11) & ((\valorAcc|Registo_N|dataOut[10]~35\) # (GND)))
-- \valorAcc|Registo_N|dataOut[11]~37\ = CARRY((!\valorAcc|Registo_N|dataOut[10]~35\) # (!\valorAcc|Registo_N|dataOut\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(11),
	datad => VCC,
	cin => \valorAcc|Registo_N|dataOut[10]~35\,
	combout => \valorAcc|Registo_N|dataOut[11]~36_combout\,
	cout => \valorAcc|Registo_N|dataOut[11]~37\);

-- Location: FF_X59_Y43_N27
\valorAcc|Registo_N|dataOut[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|Registo_N|dataOut[11]~36_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(11));

-- Location: LCCOMB_X59_Y43_N28
\valorAcc|Registo_N|dataOut[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[12]~38_combout\ = (\valorAcc|Registo_N|dataOut\(12) & (\valorAcc|Registo_N|dataOut[11]~37\ $ (GND))) # (!\valorAcc|Registo_N|dataOut\(12) & (!\valorAcc|Registo_N|dataOut[11]~37\ & VCC))
-- \valorAcc|Registo_N|dataOut[12]~39\ = CARRY((\valorAcc|Registo_N|dataOut\(12) & !\valorAcc|Registo_N|dataOut[11]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(12),
	datad => VCC,
	cin => \valorAcc|Registo_N|dataOut[11]~37\,
	combout => \valorAcc|Registo_N|dataOut[12]~38_combout\,
	cout => \valorAcc|Registo_N|dataOut[12]~39\);

-- Location: FF_X59_Y43_N29
\valorAcc|Registo_N|dataOut[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|Registo_N|dataOut[12]~38_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(12));

-- Location: LCCOMB_X59_Y43_N30
\valorAcc|Registo_N|dataOut[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \valorAcc|Registo_N|dataOut[13]~40_combout\ = \valorAcc|Registo_N|dataOut\(13) $ (\valorAcc|Registo_N|dataOut[12]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(13),
	cin => \valorAcc|Registo_N|dataOut[12]~39\,
	combout => \valorAcc|Registo_N|dataOut[13]~40_combout\);

-- Location: FF_X59_Y43_N31
\valorAcc|Registo_N|dataOut[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \valorAcc|Registo_N|dataOut[13]~40_combout\,
	sclr => \fsm|reset_acc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \valorAcc|Registo_N|dataOut\(13));

-- Location: LCCOMB_X58_Y43_N6
\fsm|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Equal0~4_combout\ = (!\valorAcc|Registo_N|dataOut\(13) & !\valorAcc|Registo_N|dataOut\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \valorAcc|Registo_N|dataOut\(13),
	datad => \valorAcc|Registo_N|dataOut\(6),
	combout => \fsm|Equal0~4_combout\);

-- Location: LCCOMB_X59_Y43_N0
\fsm|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Equal0~0_combout\ = (!\valorAcc|Registo_N|dataOut\(9) & (!\valorAcc|Registo_N|dataOut\(8) & (!\valorAcc|Registo_N|dataOut\(10) & !\valorAcc|Registo_N|dataOut\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(9),
	datab => \valorAcc|Registo_N|dataOut\(8),
	datac => \valorAcc|Registo_N|dataOut\(10),
	datad => \valorAcc|Registo_N|dataOut\(7),
	combout => \fsm|Equal0~0_combout\);

-- Location: LCCOMB_X58_Y43_N0
\fsm|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Equal0~3_combout\ = (!\valorAcc|Registo_N|dataOut\(1) & (!\valorAcc|Registo_N|dataOut\(12) & (!\valorAcc|Registo_N|dataOut\(0) & !\valorAcc|Registo_N|dataOut\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(1),
	datab => \valorAcc|Registo_N|dataOut\(12),
	datac => \valorAcc|Registo_N|dataOut\(0),
	datad => \valorAcc|Registo_N|dataOut\(11),
	combout => \fsm|Equal0~3_combout\);

-- Location: LCCOMB_X60_Y43_N22
\fsm|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Equal0~2_combout\ = (!\valorAcc|Registo_N|dataOut\(5) & (!\valorAcc|Registo_N|dataOut\(4) & (!\valorAcc|Registo_N|dataOut\(3) & !\valorAcc|Registo_N|dataOut\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(5),
	datab => \valorAcc|Registo_N|dataOut\(4),
	datac => \valorAcc|Registo_N|dataOut\(3),
	datad => \valorAcc|Registo_N|dataOut\(2),
	combout => \fsm|Equal0~2_combout\);

-- Location: LCCOMB_X58_Y43_N20
\fsm|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Equal0~5_combout\ = (\fsm|Equal0~4_combout\ & (\fsm|Equal0~0_combout\ & (\fsm|Equal0~3_combout\ & \fsm|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Equal0~4_combout\,
	datab => \fsm|Equal0~0_combout\,
	datac => \fsm|Equal0~3_combout\,
	datad => \fsm|Equal0~2_combout\,
	combout => \fsm|Equal0~5_combout\);

-- Location: LCCOMB_X62_Y43_N26
\fsm|s_nextState.CURTO~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_nextState.CURTO~0_combout\ = (!\debsw4|s_pulsedOut~q\ & (!\fsm|s_currentState.PAY~q\ & (!\fsm|s_currentState.LEVANTAMENTO~q\ & \fsm|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|s_currentState.PAY~q\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|Equal0~5_combout\,
	combout => \fsm|s_nextState.CURTO~0_combout\);

-- Location: LCCOMB_X63_Y43_N6
\fsm|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Equal4~0_combout\ = (!s_sw(0) & (!s_sw(2) & (s_sw(3) & !s_sw(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_sw(0),
	datab => s_sw(2),
	datac => s_sw(3),
	datad => s_sw(1),
	combout => \fsm|Equal4~0_combout\);

-- Location: LCCOMB_X62_Y43_N10
\fsm|s_nextState.CAPPU~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_nextState.CAPPU~0_combout\ = (\fsm|s_nextState.CURTO~0_combout\ & \fsm|Equal4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|s_nextState.CURTO~0_combout\,
	datad => \fsm|Equal4~0_combout\,
	combout => \fsm|s_nextState.CAPPU~0_combout\);

-- Location: FF_X62_Y43_N11
\fsm|s_currentState.CAPPU\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \fsm|s_nextState.CAPPU~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm|s_currentState.CAPPU~q\);

-- Location: LCCOMB_X60_Y43_N12
\fsm|s_nextState.CURTO~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_nextState.CURTO~1_combout\ = (\fsm|Equal1~0_combout\ & \fsm|s_nextState.CURTO~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Equal1~0_combout\,
	datad => \fsm|s_nextState.CURTO~0_combout\,
	combout => \fsm|s_nextState.CURTO~1_combout\);

-- Location: FF_X60_Y43_N13
\fsm|s_currentState.CURTO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \fsm|s_nextState.CURTO~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm|s_currentState.CURTO~q\);

-- Location: LCCOMB_X58_Y43_N22
\fsm|s_nextState.LONGO~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_nextState.LONGO~0_combout\ = (\fsm|Equal2~0_combout\ & \fsm|s_nextState.CURTO~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Equal2~0_combout\,
	datad => \fsm|s_nextState.CURTO~0_combout\,
	combout => \fsm|s_nextState.LONGO~0_combout\);

-- Location: FF_X58_Y43_N23
\fsm|s_currentState.LONGO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \fsm|s_nextState.LONGO~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm|s_currentState.LONGO~q\);

-- Location: LCCOMB_X63_Y43_N28
\fsm|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Equal3~0_combout\ = (!s_sw(0) & (s_sw(2) & (!s_sw(1) & !s_sw(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => s_sw(0),
	datab => s_sw(2),
	datac => s_sw(1),
	datad => s_sw(3),
	combout => \fsm|Equal3~0_combout\);

-- Location: LCCOMB_X58_Y43_N4
\fsm|s_nextState.CHOC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_nextState.CHOC~0_combout\ = (\fsm|Equal3~0_combout\ & \fsm|s_nextState.CURTO~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Equal3~0_combout\,
	datad => \fsm|s_nextState.CURTO~0_combout\,
	combout => \fsm|s_nextState.CHOC~0_combout\);

-- Location: FF_X58_Y43_N5
\fsm|s_currentState.CHOC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \fsm|s_nextState.CHOC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm|s_currentState.CHOC~q\);

-- Location: LCCOMB_X62_Y43_N0
\fsm|euro[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[5]~6_combout\ = (!\fsm|s_currentState.CAPPU~q\ & (!\fsm|s_currentState.CURTO~q\ & (!\fsm|s_currentState.LONGO~q\ & !\fsm|s_currentState.CHOC~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_currentState.CAPPU~q\,
	datab => \fsm|s_currentState.CURTO~q\,
	datac => \fsm|s_currentState.LONGO~q\,
	datad => \fsm|s_currentState.CHOC~q\,
	combout => \fsm|euro[5]~6_combout\);

-- Location: LCCOMB_X60_Y43_N24
\fsm|comb_proc~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~7_combout\ = (\fsm|s_currentState.CURTO~q\ & (((\fsm|comb_proc~9_combout\ & \fsm|s_currentState.PAY~q\)) # (!\fsm|Equal0~2_combout\))) # (!\fsm|s_currentState.CURTO~q\ & (\fsm|comb_proc~9_combout\ & ((\fsm|s_currentState.PAY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_currentState.CURTO~q\,
	datab => \fsm|comb_proc~9_combout\,
	datac => \fsm|Equal0~2_combout\,
	datad => \fsm|s_currentState.PAY~q\,
	combout => \fsm|comb_proc~7_combout\);

-- Location: LCCOMB_X58_Y43_N30
\fsm|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Equal0~6_combout\ = (!\valorAcc|Registo_N|dataOut\(1) & (!\valorAcc|Registo_N|dataOut\(0) & (!\valorAcc|Registo_N|dataOut\(13) & !\valorAcc|Registo_N|dataOut\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(1),
	datab => \valorAcc|Registo_N|dataOut\(0),
	datac => \valorAcc|Registo_N|dataOut\(13),
	datad => \valorAcc|Registo_N|dataOut\(6),
	combout => \fsm|Equal0~6_combout\);

-- Location: LCCOMB_X59_Y43_N2
\fsm|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Equal0~1_combout\ = (!\valorAcc|Registo_N|dataOut\(12) & (!\valorAcc|Registo_N|dataOut\(11) & \fsm|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(12),
	datac => \valorAcc|Registo_N|dataOut\(11),
	datad => \fsm|Equal0~0_combout\,
	combout => \fsm|Equal0~1_combout\);

-- Location: LCCOMB_X58_Y43_N14
\fsm|comb_proc~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~8_combout\ = (\fsm|comb_proc~7_combout\) # ((\fsm|s_currentState.CURTO~q\ & ((!\fsm|Equal0~1_combout\) # (!\fsm|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~7_combout\,
	datab => \fsm|s_currentState.CURTO~q\,
	datac => \fsm|Equal0~6_combout\,
	datad => \fsm|Equal0~1_combout\,
	combout => \fsm|comb_proc~8_combout\);

-- Location: LCCOMB_X60_Y43_N18
\fsm|comb_proc~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~9_combout\ = (\fsm|Equal1~0_combout\) # ((\fsm|comb_proc~8_combout\ & !\debsw4|s_pulsedOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|comb_proc~8_combout\,
	datac => \fsm|Equal1~0_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \fsm|comb_proc~9_combout\);

-- Location: LCCOMB_X62_Y42_N4
\fsm|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~1_cout\ = CARRY(!\valorAcc|Registo_N|dataOut\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(0),
	datad => VCC,
	cout => \fsm|Add0~1_cout\);

-- Location: LCCOMB_X62_Y42_N6
\fsm|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~2_combout\ = (\valorAcc|Registo_N|dataOut\(1) & (!\fsm|Add0~1_cout\)) # (!\valorAcc|Registo_N|dataOut\(1) & (\fsm|Add0~1_cout\ & VCC))
-- \fsm|Add0~3\ = CARRY((\valorAcc|Registo_N|dataOut\(1) & !\fsm|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(1),
	datad => VCC,
	cin => \fsm|Add0~1_cout\,
	combout => \fsm|Add0~2_combout\,
	cout => \fsm|Add0~3\);

-- Location: LCCOMB_X62_Y42_N8
\fsm|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~4_combout\ = (\valorAcc|Registo_N|dataOut\(2) & (\fsm|Add0~3\ $ (GND))) # (!\valorAcc|Registo_N|dataOut\(2) & ((GND) # (!\fsm|Add0~3\)))
-- \fsm|Add0~5\ = CARRY((!\fsm|Add0~3\) # (!\valorAcc|Registo_N|dataOut\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(2),
	datad => VCC,
	cin => \fsm|Add0~3\,
	combout => \fsm|Add0~4_combout\,
	cout => \fsm|Add0~5\);

-- Location: LCCOMB_X62_Y42_N10
\fsm|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~6_combout\ = (\valorAcc|Registo_N|dataOut\(3) & (!\fsm|Add0~5\)) # (!\valorAcc|Registo_N|dataOut\(3) & (\fsm|Add0~5\ & VCC))
-- \fsm|Add0~7\ = CARRY((\valorAcc|Registo_N|dataOut\(3) & !\fsm|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(3),
	datad => VCC,
	cin => \fsm|Add0~5\,
	combout => \fsm|Add0~6_combout\,
	cout => \fsm|Add0~7\);

-- Location: LCCOMB_X62_Y42_N12
\fsm|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~8_combout\ = (\valorAcc|Registo_N|dataOut\(4) & (\fsm|Add0~7\ $ (GND))) # (!\valorAcc|Registo_N|dataOut\(4) & ((GND) # (!\fsm|Add0~7\)))
-- \fsm|Add0~9\ = CARRY((!\fsm|Add0~7\) # (!\valorAcc|Registo_N|dataOut\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(4),
	datad => VCC,
	cin => \fsm|Add0~7\,
	combout => \fsm|Add0~8_combout\,
	cout => \fsm|Add0~9\);

-- Location: LCCOMB_X62_Y42_N0
\fsm|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan0~0_combout\ = (!\fsm|Add0~6_combout\ & (!\fsm|Add0~8_combout\ & (!\fsm|Add0~4_combout\ & !\fsm|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add0~6_combout\,
	datab => \fsm|Add0~8_combout\,
	datac => \fsm|Add0~4_combout\,
	datad => \fsm|Add0~2_combout\,
	combout => \fsm|LessThan0~0_combout\);

-- Location: LCCOMB_X62_Y42_N14
\fsm|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~10_combout\ = (\valorAcc|Registo_N|dataOut\(5) & ((\fsm|Add0~9\) # (GND))) # (!\valorAcc|Registo_N|dataOut\(5) & (!\fsm|Add0~9\))
-- \fsm|Add0~11\ = CARRY((\valorAcc|Registo_N|dataOut\(5)) # (!\fsm|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(5),
	datad => VCC,
	cin => \fsm|Add0~9\,
	combout => \fsm|Add0~10_combout\,
	cout => \fsm|Add0~11\);

-- Location: LCCOMB_X62_Y42_N16
\fsm|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~12_combout\ = (\valorAcc|Registo_N|dataOut\(6) & (!\fsm|Add0~11\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(6) & (\fsm|Add0~11\ $ (GND)))
-- \fsm|Add0~13\ = CARRY((!\valorAcc|Registo_N|dataOut\(6) & !\fsm|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(6),
	datad => VCC,
	cin => \fsm|Add0~11\,
	combout => \fsm|Add0~12_combout\,
	cout => \fsm|Add0~13\);

-- Location: LCCOMB_X62_Y42_N2
\fsm|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan0~1_combout\ = (\fsm|LessThan0~0_combout\ & (!\valorAcc|Registo_N|dataOut\(0) & (!\fsm|Add0~10_combout\ & !\fsm|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan0~0_combout\,
	datab => \valorAcc|Registo_N|dataOut\(0),
	datac => \fsm|Add0~10_combout\,
	datad => \fsm|Add0~12_combout\,
	combout => \fsm|LessThan0~1_combout\);

-- Location: LCCOMB_X62_Y42_N18
\fsm|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~14_combout\ = (\valorAcc|Registo_N|dataOut\(7) & ((\fsm|Add0~13\) # (GND))) # (!\valorAcc|Registo_N|dataOut\(7) & (!\fsm|Add0~13\))
-- \fsm|Add0~15\ = CARRY((\valorAcc|Registo_N|dataOut\(7)) # (!\fsm|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(7),
	datad => VCC,
	cin => \fsm|Add0~13\,
	combout => \fsm|Add0~14_combout\,
	cout => \fsm|Add0~15\);

-- Location: LCCOMB_X62_Y42_N20
\fsm|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~16_combout\ = (\valorAcc|Registo_N|dataOut\(8) & (!\fsm|Add0~15\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(8) & (\fsm|Add0~15\ $ (GND)))
-- \fsm|Add0~17\ = CARRY((!\valorAcc|Registo_N|dataOut\(8) & !\fsm|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(8),
	datad => VCC,
	cin => \fsm|Add0~15\,
	combout => \fsm|Add0~16_combout\,
	cout => \fsm|Add0~17\);

-- Location: LCCOMB_X62_Y42_N22
\fsm|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~18_combout\ = (\valorAcc|Registo_N|dataOut\(9) & ((\fsm|Add0~17\) # (GND))) # (!\valorAcc|Registo_N|dataOut\(9) & (!\fsm|Add0~17\))
-- \fsm|Add0~19\ = CARRY((\valorAcc|Registo_N|dataOut\(9)) # (!\fsm|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(9),
	datad => VCC,
	cin => \fsm|Add0~17\,
	combout => \fsm|Add0~18_combout\,
	cout => \fsm|Add0~19\);

-- Location: LCCOMB_X63_Y42_N12
\fsm|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan0~2_combout\ = (\fsm|LessThan0~1_combout\ & (!\fsm|Add0~18_combout\ & (!\fsm|Add0~16_combout\ & !\fsm|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan0~1_combout\,
	datab => \fsm|Add0~18_combout\,
	datac => \fsm|Add0~16_combout\,
	datad => \fsm|Add0~14_combout\,
	combout => \fsm|LessThan0~2_combout\);

-- Location: LCCOMB_X62_Y42_N24
\fsm|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~20_combout\ = (\valorAcc|Registo_N|dataOut\(10) & (!\fsm|Add0~19\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(10) & (\fsm|Add0~19\ $ (GND)))
-- \fsm|Add0~21\ = CARRY((!\valorAcc|Registo_N|dataOut\(10) & !\fsm|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(10),
	datad => VCC,
	cin => \fsm|Add0~19\,
	combout => \fsm|Add0~20_combout\,
	cout => \fsm|Add0~21\);

-- Location: LCCOMB_X62_Y42_N26
\fsm|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~22_combout\ = (\valorAcc|Registo_N|dataOut\(11) & ((\fsm|Add0~21\) # (GND))) # (!\valorAcc|Registo_N|dataOut\(11) & (!\fsm|Add0~21\))
-- \fsm|Add0~23\ = CARRY((\valorAcc|Registo_N|dataOut\(11)) # (!\fsm|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(11),
	datad => VCC,
	cin => \fsm|Add0~21\,
	combout => \fsm|Add0~22_combout\,
	cout => \fsm|Add0~23\);

-- Location: LCCOMB_X62_Y42_N28
\fsm|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~24_combout\ = (\valorAcc|Registo_N|dataOut\(12) & (!\fsm|Add0~23\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(12) & (\fsm|Add0~23\ $ (GND)))
-- \fsm|Add0~25\ = CARRY((!\valorAcc|Registo_N|dataOut\(12) & !\fsm|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(12),
	datad => VCC,
	cin => \fsm|Add0~23\,
	combout => \fsm|Add0~24_combout\,
	cout => \fsm|Add0~25\);

-- Location: LCCOMB_X63_Y42_N30
\fsm|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan0~3_combout\ = (!\fsm|Add0~22_combout\ & !\fsm|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add0~22_combout\,
	datad => \fsm|Add0~20_combout\,
	combout => \fsm|LessThan0~3_combout\);

-- Location: LCCOMB_X62_Y42_N30
\fsm|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add0~26_combout\ = \fsm|Add0~25\ $ (!\valorAcc|Registo_N|dataOut\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \valorAcc|Registo_N|dataOut\(13),
	cin => \fsm|Add0~25\,
	combout => \fsm|Add0~26_combout\);

-- Location: LCCOMB_X63_Y42_N0
\fsm|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan0~4_combout\ = (\fsm|Add0~26_combout\) # ((\fsm|LessThan0~2_combout\ & (!\fsm|Add0~24_combout\ & \fsm|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan0~2_combout\,
	datab => \fsm|Add0~24_combout\,
	datac => \fsm|LessThan0~3_combout\,
	datad => \fsm|Add0~26_combout\,
	combout => \fsm|LessThan0~4_combout\);

-- Location: LCCOMB_X60_Y43_N20
\fsm|comb_proc~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~5_combout\ = (\fsm|comb_proc~6_combout\ & (\fsm|s_currentState.PAY~q\ & !\fsm|comb_proc~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~6_combout\,
	datac => \fsm|s_currentState.PAY~q\,
	datad => \fsm|comb_proc~9_combout\,
	combout => \fsm|comb_proc~5_combout\);

-- Location: LCCOMB_X58_Y43_N24
\fsm|comb_proc~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~4_combout\ = (\fsm|s_currentState.LONGO~q\ & (((!\fsm|Equal0~2_combout\) # (!\fsm|Equal0~6_combout\)) # (!\fsm|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Equal0~1_combout\,
	datab => \fsm|s_currentState.LONGO~q\,
	datac => \fsm|Equal0~6_combout\,
	datad => \fsm|Equal0~2_combout\,
	combout => \fsm|comb_proc~4_combout\);

-- Location: LCCOMB_X60_Y43_N6
\fsm|comb_proc~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~6_combout\ = (\fsm|Equal2~0_combout\) # ((!\debsw4|s_pulsedOut~q\ & ((\fsm|comb_proc~5_combout\) # (\fsm|comb_proc~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Equal2~0_combout\,
	datab => \fsm|comb_proc~5_combout\,
	datac => \fsm|comb_proc~4_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \fsm|comb_proc~6_combout\);

-- Location: LCCOMB_X60_Y43_N16
\fsm|comb_proc~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~13_combout\ = (!\fsm|comb_proc~9_combout\ & (\fsm|comb_proc~15_combout\ & !\fsm|comb_proc~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|comb_proc~9_combout\,
	datac => \fsm|comb_proc~15_combout\,
	datad => \fsm|comb_proc~6_combout\,
	combout => \fsm|comb_proc~13_combout\);

-- Location: LCCOMB_X58_Y43_N28
\fsm|comb_proc~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~14_combout\ = (\fsm|s_currentState.PAY~q\ & ((\fsm|comb_proc~13_combout\) # ((\fsm|s_currentState.CHOC~q\ & !\fsm|Equal0~5_combout\)))) # (!\fsm|s_currentState.PAY~q\ & (\fsm|s_currentState.CHOC~q\ & ((!\fsm|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_currentState.PAY~q\,
	datab => \fsm|s_currentState.CHOC~q\,
	datac => \fsm|comb_proc~13_combout\,
	datad => \fsm|Equal0~5_combout\,
	combout => \fsm|comb_proc~14_combout\);

-- Location: LCCOMB_X60_Y43_N2
\fsm|comb_proc~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~15_combout\ = (\fsm|Equal3~0_combout\) # ((\fsm|comb_proc~14_combout\ & !\debsw4|s_pulsedOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|comb_proc~14_combout\,
	datac => \fsm|Equal3~0_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \fsm|comb_proc~15_combout\);

-- Location: LCCOMB_X62_Y44_N2
\fsm|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~1_cout\ = CARRY(!\valorAcc|Registo_N|dataOut\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(0),
	datad => VCC,
	cout => \fsm|Add1~1_cout\);

-- Location: LCCOMB_X62_Y44_N4
\fsm|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~2_combout\ = (\valorAcc|Registo_N|dataOut\(1) & (!\fsm|Add1~1_cout\)) # (!\valorAcc|Registo_N|dataOut\(1) & (\fsm|Add1~1_cout\ & VCC))
-- \fsm|Add1~3\ = CARRY((\valorAcc|Registo_N|dataOut\(1) & !\fsm|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(1),
	datad => VCC,
	cin => \fsm|Add1~1_cout\,
	combout => \fsm|Add1~2_combout\,
	cout => \fsm|Add1~3\);

-- Location: LCCOMB_X62_Y44_N6
\fsm|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~4_combout\ = (\valorAcc|Registo_N|dataOut\(2) & (!\fsm|Add1~3\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(2) & (\fsm|Add1~3\ $ (GND)))
-- \fsm|Add1~5\ = CARRY((!\valorAcc|Registo_N|dataOut\(2) & !\fsm|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(2),
	datad => VCC,
	cin => \fsm|Add1~3\,
	combout => \fsm|Add1~4_combout\,
	cout => \fsm|Add1~5\);

-- Location: LCCOMB_X62_Y44_N8
\fsm|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~6_combout\ = (\valorAcc|Registo_N|dataOut\(3) & ((\fsm|Add1~5\) # (GND))) # (!\valorAcc|Registo_N|dataOut\(3) & (!\fsm|Add1~5\))
-- \fsm|Add1~7\ = CARRY((\valorAcc|Registo_N|dataOut\(3)) # (!\fsm|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(3),
	datad => VCC,
	cin => \fsm|Add1~5\,
	combout => \fsm|Add1~6_combout\,
	cout => \fsm|Add1~7\);

-- Location: LCCOMB_X62_Y44_N10
\fsm|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~8_combout\ = (\valorAcc|Registo_N|dataOut\(4) & (\fsm|Add1~7\ $ (GND))) # (!\valorAcc|Registo_N|dataOut\(4) & ((GND) # (!\fsm|Add1~7\)))
-- \fsm|Add1~9\ = CARRY((!\fsm|Add1~7\) # (!\valorAcc|Registo_N|dataOut\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(4),
	datad => VCC,
	cin => \fsm|Add1~7\,
	combout => \fsm|Add1~8_combout\,
	cout => \fsm|Add1~9\);

-- Location: LCCOMB_X62_Y44_N12
\fsm|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~10_combout\ = (\valorAcc|Registo_N|dataOut\(5) & (!\fsm|Add1~9\)) # (!\valorAcc|Registo_N|dataOut\(5) & (\fsm|Add1~9\ & VCC))
-- \fsm|Add1~11\ = CARRY((\valorAcc|Registo_N|dataOut\(5) & !\fsm|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(5),
	datad => VCC,
	cin => \fsm|Add1~9\,
	combout => \fsm|Add1~10_combout\,
	cout => \fsm|Add1~11\);

-- Location: LCCOMB_X62_Y44_N14
\fsm|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~12_combout\ = (\valorAcc|Registo_N|dataOut\(6) & (!\fsm|Add1~11\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(6) & (\fsm|Add1~11\ $ (GND)))
-- \fsm|Add1~13\ = CARRY((!\valorAcc|Registo_N|dataOut\(6) & !\fsm|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(6),
	datad => VCC,
	cin => \fsm|Add1~11\,
	combout => \fsm|Add1~12_combout\,
	cout => \fsm|Add1~13\);

-- Location: LCCOMB_X62_Y44_N16
\fsm|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~14_combout\ = (\valorAcc|Registo_N|dataOut\(7) & ((\fsm|Add1~13\) # (GND))) # (!\valorAcc|Registo_N|dataOut\(7) & (!\fsm|Add1~13\))
-- \fsm|Add1~15\ = CARRY((\valorAcc|Registo_N|dataOut\(7)) # (!\fsm|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(7),
	datad => VCC,
	cin => \fsm|Add1~13\,
	combout => \fsm|Add1~14_combout\,
	cout => \fsm|Add1~15\);

-- Location: LCCOMB_X62_Y44_N18
\fsm|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~16_combout\ = (\valorAcc|Registo_N|dataOut\(8) & (!\fsm|Add1~15\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(8) & (\fsm|Add1~15\ $ (GND)))
-- \fsm|Add1~17\ = CARRY((!\valorAcc|Registo_N|dataOut\(8) & !\fsm|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(8),
	datad => VCC,
	cin => \fsm|Add1~15\,
	combout => \fsm|Add1~16_combout\,
	cout => \fsm|Add1~17\);

-- Location: LCCOMB_X62_Y44_N20
\fsm|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~18_combout\ = (\valorAcc|Registo_N|dataOut\(9) & ((\fsm|Add1~17\) # (GND))) # (!\valorAcc|Registo_N|dataOut\(9) & (!\fsm|Add1~17\))
-- \fsm|Add1~19\ = CARRY((\valorAcc|Registo_N|dataOut\(9)) # (!\fsm|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(9),
	datad => VCC,
	cin => \fsm|Add1~17\,
	combout => \fsm|Add1~18_combout\,
	cout => \fsm|Add1~19\);

-- Location: LCCOMB_X62_Y44_N22
\fsm|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~20_combout\ = (\valorAcc|Registo_N|dataOut\(10) & (!\fsm|Add1~19\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(10) & (\fsm|Add1~19\ $ (GND)))
-- \fsm|Add1~21\ = CARRY((!\valorAcc|Registo_N|dataOut\(10) & !\fsm|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(10),
	datad => VCC,
	cin => \fsm|Add1~19\,
	combout => \fsm|Add1~20_combout\,
	cout => \fsm|Add1~21\);

-- Location: LCCOMB_X62_Y44_N24
\fsm|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~22_combout\ = (\valorAcc|Registo_N|dataOut\(11) & ((\fsm|Add1~21\) # (GND))) # (!\valorAcc|Registo_N|dataOut\(11) & (!\fsm|Add1~21\))
-- \fsm|Add1~23\ = CARRY((\valorAcc|Registo_N|dataOut\(11)) # (!\fsm|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(11),
	datad => VCC,
	cin => \fsm|Add1~21\,
	combout => \fsm|Add1~22_combout\,
	cout => \fsm|Add1~23\);

-- Location: LCCOMB_X62_Y44_N26
\fsm|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~24_combout\ = (\valorAcc|Registo_N|dataOut\(12) & (!\fsm|Add1~23\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(12) & (\fsm|Add1~23\ $ (GND)))
-- \fsm|Add1~25\ = CARRY((!\valorAcc|Registo_N|dataOut\(12) & !\fsm|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(12),
	datad => VCC,
	cin => \fsm|Add1~23\,
	combout => \fsm|Add1~24_combout\,
	cout => \fsm|Add1~25\);

-- Location: LCCOMB_X62_Y44_N30
\fsm|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan1~0_combout\ = (!\fsm|Add1~4_combout\ & (!\fsm|Add1~6_combout\ & (!\fsm|Add1~2_combout\ & !\fsm|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add1~4_combout\,
	datab => \fsm|Add1~6_combout\,
	datac => \fsm|Add1~2_combout\,
	datad => \fsm|Add1~8_combout\,
	combout => \fsm|LessThan1~0_combout\);

-- Location: LCCOMB_X63_Y44_N20
\fsm|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan1~1_combout\ = (!\fsm|Add1~12_combout\ & (\fsm|LessThan1~0_combout\ & (!\valorAcc|Registo_N|dataOut\(0) & !\fsm|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add1~12_combout\,
	datab => \fsm|LessThan1~0_combout\,
	datac => \valorAcc|Registo_N|dataOut\(0),
	datad => \fsm|Add1~10_combout\,
	combout => \fsm|LessThan1~1_combout\);

-- Location: LCCOMB_X63_Y44_N18
\fsm|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan1~2_combout\ = (!\fsm|Add1~18_combout\ & (!\fsm|Add1~16_combout\ & (!\fsm|Add1~14_combout\ & \fsm|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add1~18_combout\,
	datab => \fsm|Add1~16_combout\,
	datac => \fsm|Add1~14_combout\,
	datad => \fsm|LessThan1~1_combout\,
	combout => \fsm|LessThan1~2_combout\);

-- Location: LCCOMB_X63_Y44_N4
\fsm|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan1~3_combout\ = (!\fsm|Add1~20_combout\ & \fsm|LessThan1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add1~20_combout\,
	datad => \fsm|LessThan1~2_combout\,
	combout => \fsm|LessThan1~3_combout\);

-- Location: LCCOMB_X62_Y44_N28
\fsm|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add1~26_combout\ = \fsm|Add1~25\ $ (!\valorAcc|Registo_N|dataOut\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \valorAcc|Registo_N|dataOut\(13),
	cin => \fsm|Add1~25\,
	combout => \fsm|Add1~26_combout\);

-- Location: LCCOMB_X63_Y44_N30
\fsm|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan1~4_combout\ = (\fsm|Add1~26_combout\) # ((!\fsm|Add1~24_combout\ & (!\fsm|Add1~22_combout\ & \fsm|LessThan1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add1~24_combout\,
	datab => \fsm|Add1~22_combout\,
	datac => \fsm|LessThan1~3_combout\,
	datad => \fsm|Add1~26_combout\,
	combout => \fsm|LessThan1~4_combout\);

-- Location: LCCOMB_X60_Y43_N4
\fsm|comb_proc~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~10_combout\ = (!\fsm|comb_proc~6_combout\ & (!\fsm|comb_proc~9_combout\ & (\fsm|comb_proc~12_combout\ & !\fsm|comb_proc~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~6_combout\,
	datab => \fsm|comb_proc~9_combout\,
	datac => \fsm|comb_proc~12_combout\,
	datad => \fsm|comb_proc~15_combout\,
	combout => \fsm|comb_proc~10_combout\);

-- Location: LCCOMB_X61_Y43_N8
\fsm|comb_proc~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~11_combout\ = (\fsm|Equal0~5_combout\ & (((\fsm|comb_proc~10_combout\ & \fsm|s_currentState.PAY~q\)))) # (!\fsm|Equal0~5_combout\ & ((\fsm|s_currentState.CAPPU~q\) # ((\fsm|comb_proc~10_combout\ & \fsm|s_currentState.PAY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Equal0~5_combout\,
	datab => \fsm|s_currentState.CAPPU~q\,
	datac => \fsm|comb_proc~10_combout\,
	datad => \fsm|s_currentState.PAY~q\,
	combout => \fsm|comb_proc~11_combout\);

-- Location: LCCOMB_X60_Y43_N14
\fsm|comb_proc~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~12_combout\ = (\fsm|Equal4~0_combout\) # ((\fsm|comb_proc~11_combout\ & !\debsw4|s_pulsedOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|comb_proc~11_combout\,
	datac => \fsm|Equal4~0_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \fsm|comb_proc~12_combout\);

-- Location: LCCOMB_X61_Y44_N6
\fsm|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add2~1_cout\ = CARRY(!\valorAcc|Registo_N|dataOut\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(1),
	datad => VCC,
	cout => \fsm|Add2~1_cout\);

-- Location: LCCOMB_X61_Y44_N8
\fsm|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add2~2_combout\ = (\valorAcc|Registo_N|dataOut\(2) & (!\fsm|Add2~1_cout\)) # (!\valorAcc|Registo_N|dataOut\(2) & (\fsm|Add2~1_cout\ & VCC))
-- \fsm|Add2~3\ = CARRY((\valorAcc|Registo_N|dataOut\(2) & !\fsm|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(2),
	datad => VCC,
	cin => \fsm|Add2~1_cout\,
	combout => \fsm|Add2~2_combout\,
	cout => \fsm|Add2~3\);

-- Location: LCCOMB_X61_Y44_N10
\fsm|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add2~4_combout\ = (\valorAcc|Registo_N|dataOut\(3) & (\fsm|Add2~3\ $ (GND))) # (!\valorAcc|Registo_N|dataOut\(3) & ((GND) # (!\fsm|Add2~3\)))
-- \fsm|Add2~5\ = CARRY((!\fsm|Add2~3\) # (!\valorAcc|Registo_N|dataOut\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(3),
	datad => VCC,
	cin => \fsm|Add2~3\,
	combout => \fsm|Add2~4_combout\,
	cout => \fsm|Add2~5\);

-- Location: LCCOMB_X61_Y44_N12
\fsm|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add2~6_combout\ = (\valorAcc|Registo_N|dataOut\(4) & ((\fsm|Add2~5\) # (GND))) # (!\valorAcc|Registo_N|dataOut\(4) & (!\fsm|Add2~5\))
-- \fsm|Add2~7\ = CARRY((\valorAcc|Registo_N|dataOut\(4)) # (!\fsm|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(4),
	datad => VCC,
	cin => \fsm|Add2~5\,
	combout => \fsm|Add2~6_combout\,
	cout => \fsm|Add2~7\);

-- Location: LCCOMB_X61_Y44_N14
\fsm|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add2~8_combout\ = (\valorAcc|Registo_N|dataOut\(5) & (\fsm|Add2~7\ $ (GND))) # (!\valorAcc|Registo_N|dataOut\(5) & ((GND) # (!\fsm|Add2~7\)))
-- \fsm|Add2~9\ = CARRY((!\fsm|Add2~7\) # (!\valorAcc|Registo_N|dataOut\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(5),
	datad => VCC,
	cin => \fsm|Add2~7\,
	combout => \fsm|Add2~8_combout\,
	cout => \fsm|Add2~9\);

-- Location: LCCOMB_X61_Y44_N16
\fsm|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add2~10_combout\ = (\valorAcc|Registo_N|dataOut\(6) & ((\fsm|Add2~9\) # (GND))) # (!\valorAcc|Registo_N|dataOut\(6) & (!\fsm|Add2~9\))
-- \fsm|Add2~11\ = CARRY((\valorAcc|Registo_N|dataOut\(6)) # (!\fsm|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(6),
	datad => VCC,
	cin => \fsm|Add2~9\,
	combout => \fsm|Add2~10_combout\,
	cout => \fsm|Add2~11\);

-- Location: LCCOMB_X61_Y44_N18
\fsm|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add2~12_combout\ = (\valorAcc|Registo_N|dataOut\(7) & (!\fsm|Add2~11\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(7) & (\fsm|Add2~11\ $ (GND)))
-- \fsm|Add2~13\ = CARRY((!\valorAcc|Registo_N|dataOut\(7) & !\fsm|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(7),
	datad => VCC,
	cin => \fsm|Add2~11\,
	combout => \fsm|Add2~12_combout\,
	cout => \fsm|Add2~13\);

-- Location: LCCOMB_X61_Y44_N20
\fsm|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add2~14_combout\ = (\valorAcc|Registo_N|dataOut\(8) & ((\fsm|Add2~13\) # (GND))) # (!\valorAcc|Registo_N|dataOut\(8) & (!\fsm|Add2~13\))
-- \fsm|Add2~15\ = CARRY((\valorAcc|Registo_N|dataOut\(8)) # (!\fsm|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(8),
	datad => VCC,
	cin => \fsm|Add2~13\,
	combout => \fsm|Add2~14_combout\,
	cout => \fsm|Add2~15\);

-- Location: LCCOMB_X61_Y44_N22
\fsm|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add2~16_combout\ = (\valorAcc|Registo_N|dataOut\(9) & (!\fsm|Add2~15\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(9) & (\fsm|Add2~15\ $ (GND)))
-- \fsm|Add2~17\ = CARRY((!\valorAcc|Registo_N|dataOut\(9) & !\fsm|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(9),
	datad => VCC,
	cin => \fsm|Add2~15\,
	combout => \fsm|Add2~16_combout\,
	cout => \fsm|Add2~17\);

-- Location: LCCOMB_X61_Y44_N24
\fsm|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add2~18_combout\ = (\valorAcc|Registo_N|dataOut\(10) & ((\fsm|Add2~17\) # (GND))) # (!\valorAcc|Registo_N|dataOut\(10) & (!\fsm|Add2~17\))
-- \fsm|Add2~19\ = CARRY((\valorAcc|Registo_N|dataOut\(10)) # (!\fsm|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(10),
	datad => VCC,
	cin => \fsm|Add2~17\,
	combout => \fsm|Add2~18_combout\,
	cout => \fsm|Add2~19\);

-- Location: LCCOMB_X61_Y44_N26
\fsm|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add2~20_combout\ = (\valorAcc|Registo_N|dataOut\(11) & (!\fsm|Add2~19\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(11) & (\fsm|Add2~19\ $ (GND)))
-- \fsm|Add2~21\ = CARRY((!\valorAcc|Registo_N|dataOut\(11) & !\fsm|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(11),
	datad => VCC,
	cin => \fsm|Add2~19\,
	combout => \fsm|Add2~20_combout\,
	cout => \fsm|Add2~21\);

-- Location: LCCOMB_X61_Y44_N28
\fsm|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add2~22_combout\ = (\valorAcc|Registo_N|dataOut\(12) & ((\fsm|Add2~21\) # (GND))) # (!\valorAcc|Registo_N|dataOut\(12) & (!\fsm|Add2~21\))
-- \fsm|Add2~23\ = CARRY((\valorAcc|Registo_N|dataOut\(12)) # (!\fsm|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(12),
	datad => VCC,
	cin => \fsm|Add2~21\,
	combout => \fsm|Add2~22_combout\,
	cout => \fsm|Add2~23\);

-- Location: LCCOMB_X61_Y44_N30
\fsm|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add2~24_combout\ = \fsm|Add2~23\ $ (\valorAcc|Registo_N|dataOut\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \valorAcc|Registo_N|dataOut\(13),
	cin => \fsm|Add2~23\,
	combout => \fsm|Add2~24_combout\);

-- Location: LCCOMB_X61_Y44_N4
\fsm|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan2~0_combout\ = (!\fsm|Add2~6_combout\ & (!\fsm|Add2~8_combout\ & (!\fsm|Add2~2_combout\ & !\fsm|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add2~6_combout\,
	datab => \fsm|Add2~8_combout\,
	datac => \fsm|Add2~2_combout\,
	datad => \fsm|Add2~4_combout\,
	combout => \fsm|LessThan2~0_combout\);

-- Location: LCCOMB_X61_Y44_N2
\fsm|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan2~1_combout\ = (!\valorAcc|Registo_N|dataOut\(1) & (!\fsm|Add2~10_combout\ & (\fsm|LessThan2~0_combout\ & \valorAcc|Registo_N|dataOut\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(1),
	datab => \fsm|Add2~10_combout\,
	datac => \fsm|LessThan2~0_combout\,
	datad => \valorAcc|Registo_N|dataOut\(0),
	combout => \fsm|LessThan2~1_combout\);

-- Location: LCCOMB_X61_Y44_N0
\fsm|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan2~2_combout\ = (!\fsm|Add2~12_combout\ & (\fsm|LessThan2~1_combout\ & (!\fsm|Add2~16_combout\ & !\fsm|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add2~12_combout\,
	datab => \fsm|LessThan2~1_combout\,
	datac => \fsm|Add2~16_combout\,
	datad => \fsm|Add2~14_combout\,
	combout => \fsm|LessThan2~2_combout\);

-- Location: LCCOMB_X63_Y44_N16
\fsm|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan2~3_combout\ = (!\fsm|Add2~18_combout\ & \fsm|LessThan2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add2~18_combout\,
	datad => \fsm|LessThan2~2_combout\,
	combout => \fsm|LessThan2~3_combout\);

-- Location: LCCOMB_X63_Y44_N2
\fsm|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan2~4_combout\ = (\fsm|Add2~24_combout\) # ((!\fsm|Add2~20_combout\ & (!\fsm|Add2~22_combout\ & \fsm|LessThan2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add2~20_combout\,
	datab => \fsm|Add2~24_combout\,
	datac => \fsm|Add2~22_combout\,
	datad => \fsm|LessThan2~3_combout\,
	combout => \fsm|LessThan2~4_combout\);

-- Location: LCCOMB_X60_Y43_N0
\fsm|centimo[9]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[9]~71_combout\ = (\fsm|comb_proc~15_combout\ & (\fsm|LessThan1~4_combout\)) # (!\fsm|comb_proc~15_combout\ & (((\fsm|LessThan2~4_combout\) # (!\fsm|comb_proc~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~15_combout\,
	datab => \fsm|LessThan1~4_combout\,
	datac => \fsm|comb_proc~12_combout\,
	datad => \fsm|LessThan2~4_combout\,
	combout => \fsm|centimo[9]~71_combout\);

-- Location: LCCOMB_X60_Y43_N10
\fsm|Selector42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector42~3_combout\ = (\fsm|comb_proc~9_combout\ & (\fsm|LessThan0~4_combout\)) # (!\fsm|comb_proc~9_combout\ & ((\fsm|comb_proc~6_combout\ & (\fsm|LessThan0~4_combout\)) # (!\fsm|comb_proc~6_combout\ & ((\fsm|centimo[9]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~9_combout\,
	datab => \fsm|LessThan0~4_combout\,
	datac => \fsm|comb_proc~6_combout\,
	datad => \fsm|centimo[9]~71_combout\,
	combout => \fsm|Selector42~3_combout\);

-- Location: LCCOMB_X60_Y43_N30
\fsm|Selector41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector41~2_combout\ = (\fsm|euro[5]~6_combout\ & (((\fsm|s_currentState.PAY~q\ & !\fsm|Selector42~3_combout\)))) # (!\fsm|euro[5]~6_combout\ & (((\fsm|s_currentState.PAY~q\ & !\fsm|Selector42~3_combout\)) # (!\fsm|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[5]~6_combout\,
	datab => \fsm|Equal0~5_combout\,
	datac => \fsm|s_currentState.PAY~q\,
	datad => \fsm|Selector42~3_combout\,
	combout => \fsm|Selector41~2_combout\);

-- Location: FF_X60_Y43_N31
\fsm|s_currentState.PAY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \fsm|Selector41~2_combout\,
	sclr => \debsw4|s_pulsedOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm|s_currentState.PAY~q\);

-- Location: LCCOMB_X60_Y43_N28
\fsm|Selector42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector42~2_combout\ = (\fsm|s_led~0_combout\ & ((\fsm|s_currentState.LEVANTAMENTO~q\) # ((\fsm|s_currentState.PAY~q\ & \fsm|Selector42~3_combout\)))) # (!\fsm|s_led~0_combout\ & (\fsm|s_currentState.PAY~q\ & ((\fsm|Selector42~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_led~0_combout\,
	datab => \fsm|s_currentState.PAY~q\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|Selector42~3_combout\,
	combout => \fsm|Selector42~2_combout\);

-- Location: FF_X60_Y43_N29
\fsm|s_currentState.LEVANTAMENTO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \fsm|Selector42~2_combout\,
	sclr => \debsw4|s_pulsedOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fsm|s_currentState.LEVANTAMENTO~q\);

-- Location: LCCOMB_X62_Y43_N14
\fsm|s_produto~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_produto~2_combout\ = (\fsm|s_currentState.LEVANTAMENTO~q\ & (!\debsw4|s_pulsedOut~q\ & ((\fsm|s_produto~2_combout\) # (!\fsm|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_currentState.LEVANTAMENTO~q\,
	datab => \fsm|Equal5~0_combout\,
	datac => \fsm|s_produto~2_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \fsm|s_produto~2_combout\);

-- Location: LCCOMB_X62_Y43_N4
\fsm|led~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|led~2_combout\ = (!\debsw4|s_pulsedOut~q\ & (\fsm|s_produto~2_combout\ & (\fsm|s_currentState.LEVANTAMENTO~q\ & !\fsm|centimo[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|s_produto~2_combout\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|centimo[10]~0_combout\,
	combout => \fsm|led~2_combout\);

-- Location: LCCOMB_X62_Y43_N24
\fsm|reset_timer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|reset_timer~0_combout\ = (\debsw4|s_pulsedOut~q\) # ((!\fsm|s_currentState.LEVANTAMENTO~q\ & \fsm|s_currentState.INIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|s_currentState.INIT~q\,
	combout => \fsm|reset_timer~0_combout\);

-- Location: LCCOMB_X63_Y43_N12
\fsm|reset_timer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|reset_timer~1_combout\ = (\fsm|reset_timer~0_combout\) # ((\fsm|s_currentState.LEVANTAMENTO~q\ & ((\fsm|s_produto~2_combout\) # (!\fsm|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_produto~2_combout\,
	datab => \fsm|Equal5~0_combout\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|reset_timer~0_combout\,
	combout => \fsm|reset_timer~1_combout\);

-- Location: LCCOMB_X67_Y48_N0
\timerled|s_count[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[0]~32_combout\ = \timerled|s_count\(0) $ (VCC)
-- \timerled|s_count[0]~33\ = CARRY(\timerled|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(0),
	datad => VCC,
	combout => \timerled|s_count[0]~32_combout\,
	cout => \timerled|s_count[0]~33\);

-- Location: LCCOMB_X67_Y46_N4
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X63_Y43_N16
\freqDiv|s_counter[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[6]~32_combout\ = (\fsm|s_currentState.LEVANTAMENTO~q\ & !\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_currentState.LEVANTAMENTO~q\,
	datab => \debsw4|s_pulsedOut~q\,
	combout => \freqDiv|s_counter[6]~32_combout\);

-- Location: LCCOMB_X67_Y48_N16
\timerled|s_count[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[8]~48_combout\ = (\timerled|s_count\(8) & (\timerled|s_count[7]~47\ $ (GND))) # (!\timerled|s_count\(8) & (!\timerled|s_count[7]~47\ & VCC))
-- \timerled|s_count[8]~49\ = CARRY((\timerled|s_count\(8) & !\timerled|s_count[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(8),
	datad => VCC,
	cin => \timerled|s_count[7]~47\,
	combout => \timerled|s_count[8]~48_combout\,
	cout => \timerled|s_count[8]~49\);

-- Location: LCCOMB_X67_Y48_N18
\timerled|s_count[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[9]~50_combout\ = (\timerled|s_count\(9) & (!\timerled|s_count[8]~49\)) # (!\timerled|s_count\(9) & ((\timerled|s_count[8]~49\) # (GND)))
-- \timerled|s_count[9]~51\ = CARRY((!\timerled|s_count[8]~49\) # (!\timerled|s_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(9),
	datad => VCC,
	cin => \timerled|s_count[8]~49\,
	combout => \timerled|s_count[9]~50_combout\,
	cout => \timerled|s_count[9]~51\);

-- Location: FF_X67_Y48_N19
\timerled|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[9]~50_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(9));

-- Location: LCCOMB_X67_Y48_N20
\timerled|s_count[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[10]~52_combout\ = (\timerled|s_count\(10) & (\timerled|s_count[9]~51\ $ (GND))) # (!\timerled|s_count\(10) & (!\timerled|s_count[9]~51\ & VCC))
-- \timerled|s_count[10]~53\ = CARRY((\timerled|s_count\(10) & !\timerled|s_count[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(10),
	datad => VCC,
	cin => \timerled|s_count[9]~51\,
	combout => \timerled|s_count[10]~52_combout\,
	cout => \timerled|s_count[10]~53\);

-- Location: FF_X67_Y48_N21
\timerled|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[10]~52_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(10));

-- Location: LCCOMB_X67_Y48_N22
\timerled|s_count[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[11]~54_combout\ = (\timerled|s_count\(11) & (!\timerled|s_count[10]~53\)) # (!\timerled|s_count\(11) & ((\timerled|s_count[10]~53\) # (GND)))
-- \timerled|s_count[11]~55\ = CARRY((!\timerled|s_count[10]~53\) # (!\timerled|s_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(11),
	datad => VCC,
	cin => \timerled|s_count[10]~53\,
	combout => \timerled|s_count[11]~54_combout\,
	cout => \timerled|s_count[11]~55\);

-- Location: FF_X67_Y48_N23
\timerled|s_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[11]~54_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(11));

-- Location: LCCOMB_X67_Y48_N24
\timerled|s_count[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[12]~56_combout\ = (\timerled|s_count\(12) & (\timerled|s_count[11]~55\ $ (GND))) # (!\timerled|s_count\(12) & (!\timerled|s_count[11]~55\ & VCC))
-- \timerled|s_count[12]~57\ = CARRY((\timerled|s_count\(12) & !\timerled|s_count[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(12),
	datad => VCC,
	cin => \timerled|s_count[11]~55\,
	combout => \timerled|s_count[12]~56_combout\,
	cout => \timerled|s_count[12]~57\);

-- Location: FF_X67_Y48_N25
\timerled|s_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[12]~56_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(12));

-- Location: LCCOMB_X67_Y48_N26
\timerled|s_count[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[13]~58_combout\ = (\timerled|s_count\(13) & (!\timerled|s_count[12]~57\)) # (!\timerled|s_count\(13) & ((\timerled|s_count[12]~57\) # (GND)))
-- \timerled|s_count[13]~59\ = CARRY((!\timerled|s_count[12]~57\) # (!\timerled|s_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(13),
	datad => VCC,
	cin => \timerled|s_count[12]~57\,
	combout => \timerled|s_count[13]~58_combout\,
	cout => \timerled|s_count[13]~59\);

-- Location: FF_X67_Y48_N27
\timerled|s_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[13]~58_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(13));

-- Location: LCCOMB_X67_Y48_N28
\timerled|s_count[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[14]~60_combout\ = (\timerled|s_count\(14) & (\timerled|s_count[13]~59\ $ (GND))) # (!\timerled|s_count\(14) & (!\timerled|s_count[13]~59\ & VCC))
-- \timerled|s_count[14]~61\ = CARRY((\timerled|s_count\(14) & !\timerled|s_count[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(14),
	datad => VCC,
	cin => \timerled|s_count[13]~59\,
	combout => \timerled|s_count[14]~60_combout\,
	cout => \timerled|s_count[14]~61\);

-- Location: FF_X67_Y48_N29
\timerled|s_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[14]~60_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(14));

-- Location: LCCOMB_X67_Y48_N30
\timerled|s_count[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[15]~62_combout\ = (\timerled|s_count\(15) & (!\timerled|s_count[14]~61\)) # (!\timerled|s_count\(15) & ((\timerled|s_count[14]~61\) # (GND)))
-- \timerled|s_count[15]~63\ = CARRY((!\timerled|s_count[14]~61\) # (!\timerled|s_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(15),
	datad => VCC,
	cin => \timerled|s_count[14]~61\,
	combout => \timerled|s_count[15]~62_combout\,
	cout => \timerled|s_count[15]~63\);

-- Location: FF_X67_Y48_N31
\timerled|s_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[15]~62_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(15));

-- Location: LCCOMB_X67_Y47_N0
\timerled|s_count[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[16]~64_combout\ = (\timerled|s_count\(16) & (\timerled|s_count[15]~63\ $ (GND))) # (!\timerled|s_count\(16) & (!\timerled|s_count[15]~63\ & VCC))
-- \timerled|s_count[16]~65\ = CARRY((\timerled|s_count\(16) & !\timerled|s_count[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(16),
	datad => VCC,
	cin => \timerled|s_count[15]~63\,
	combout => \timerled|s_count[16]~64_combout\,
	cout => \timerled|s_count[16]~65\);

-- Location: FF_X67_Y47_N1
\timerled|s_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[16]~64_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(16));

-- Location: LCCOMB_X67_Y47_N2
\timerled|s_count[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[17]~66_combout\ = (\timerled|s_count\(17) & (!\timerled|s_count[16]~65\)) # (!\timerled|s_count\(17) & ((\timerled|s_count[16]~65\) # (GND)))
-- \timerled|s_count[17]~67\ = CARRY((!\timerled|s_count[16]~65\) # (!\timerled|s_count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(17),
	datad => VCC,
	cin => \timerled|s_count[16]~65\,
	combout => \timerled|s_count[17]~66_combout\,
	cout => \timerled|s_count[17]~67\);

-- Location: FF_X67_Y47_N3
\timerled|s_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[17]~66_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(17));

-- Location: LCCOMB_X67_Y47_N4
\timerled|s_count[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[18]~68_combout\ = (\timerled|s_count\(18) & (\timerled|s_count[17]~67\ $ (GND))) # (!\timerled|s_count\(18) & (!\timerled|s_count[17]~67\ & VCC))
-- \timerled|s_count[18]~69\ = CARRY((\timerled|s_count\(18) & !\timerled|s_count[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(18),
	datad => VCC,
	cin => \timerled|s_count[17]~67\,
	combout => \timerled|s_count[18]~68_combout\,
	cout => \timerled|s_count[18]~69\);

-- Location: FF_X67_Y47_N5
\timerled|s_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[18]~68_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(18));

-- Location: LCCOMB_X67_Y47_N6
\timerled|s_count[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[19]~70_combout\ = (\timerled|s_count\(19) & (!\timerled|s_count[18]~69\)) # (!\timerled|s_count\(19) & ((\timerled|s_count[18]~69\) # (GND)))
-- \timerled|s_count[19]~71\ = CARRY((!\timerled|s_count[18]~69\) # (!\timerled|s_count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(19),
	datad => VCC,
	cin => \timerled|s_count[18]~69\,
	combout => \timerled|s_count[19]~70_combout\,
	cout => \timerled|s_count[19]~71\);

-- Location: FF_X67_Y47_N7
\timerled|s_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[19]~70_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(19));

-- Location: LCCOMB_X67_Y47_N8
\timerled|s_count[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[20]~72_combout\ = (\timerled|s_count\(20) & (\timerled|s_count[19]~71\ $ (GND))) # (!\timerled|s_count\(20) & (!\timerled|s_count[19]~71\ & VCC))
-- \timerled|s_count[20]~73\ = CARRY((\timerled|s_count\(20) & !\timerled|s_count[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(20),
	datad => VCC,
	cin => \timerled|s_count[19]~71\,
	combout => \timerled|s_count[20]~72_combout\,
	cout => \timerled|s_count[20]~73\);

-- Location: FF_X67_Y47_N9
\timerled|s_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[20]~72_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(20));

-- Location: LCCOMB_X67_Y47_N10
\timerled|s_count[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[21]~74_combout\ = (\timerled|s_count\(21) & (!\timerled|s_count[20]~73\)) # (!\timerled|s_count\(21) & ((\timerled|s_count[20]~73\) # (GND)))
-- \timerled|s_count[21]~75\ = CARRY((!\timerled|s_count[20]~73\) # (!\timerled|s_count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(21),
	datad => VCC,
	cin => \timerled|s_count[20]~73\,
	combout => \timerled|s_count[21]~74_combout\,
	cout => \timerled|s_count[21]~75\);

-- Location: FF_X67_Y47_N11
\timerled|s_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[21]~74_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(21));

-- Location: LCCOMB_X66_Y47_N22
\timerled|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal1~1_combout\ = (\timerled|s_count\(21) & (\timerled|s_count\(20) & (\timerled|s_count\(16) & \timerled|s_count\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(21),
	datab => \timerled|s_count\(20),
	datac => \timerled|s_count\(16),
	datad => \timerled|s_count\(18),
	combout => \timerled|Equal1~1_combout\);

-- Location: LCCOMB_X67_Y47_N12
\timerled|s_count[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[22]~76_combout\ = (\timerled|s_count\(22) & (\timerled|s_count[21]~75\ $ (GND))) # (!\timerled|s_count\(22) & (!\timerled|s_count[21]~75\ & VCC))
-- \timerled|s_count[22]~77\ = CARRY((\timerled|s_count\(22) & !\timerled|s_count[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(22),
	datad => VCC,
	cin => \timerled|s_count[21]~75\,
	combout => \timerled|s_count[22]~76_combout\,
	cout => \timerled|s_count[22]~77\);

-- Location: FF_X67_Y47_N13
\timerled|s_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[22]~76_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(22));

-- Location: LCCOMB_X67_Y47_N14
\timerled|s_count[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[23]~78_combout\ = (\timerled|s_count\(23) & (!\timerled|s_count[22]~77\)) # (!\timerled|s_count\(23) & ((\timerled|s_count[22]~77\) # (GND)))
-- \timerled|s_count[23]~79\ = CARRY((!\timerled|s_count[22]~77\) # (!\timerled|s_count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(23),
	datad => VCC,
	cin => \timerled|s_count[22]~77\,
	combout => \timerled|s_count[23]~78_combout\,
	cout => \timerled|s_count[23]~79\);

-- Location: FF_X67_Y47_N15
\timerled|s_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[23]~78_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(23));

-- Location: LCCOMB_X67_Y47_N16
\timerled|s_count[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[24]~80_combout\ = (\timerled|s_count\(24) & (\timerled|s_count[23]~79\ $ (GND))) # (!\timerled|s_count\(24) & (!\timerled|s_count[23]~79\ & VCC))
-- \timerled|s_count[24]~81\ = CARRY((\timerled|s_count\(24) & !\timerled|s_count[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(24),
	datad => VCC,
	cin => \timerled|s_count[23]~79\,
	combout => \timerled|s_count[24]~80_combout\,
	cout => \timerled|s_count[24]~81\);

-- Location: FF_X67_Y47_N17
\timerled|s_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[24]~80_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(24));

-- Location: LCCOMB_X67_Y47_N18
\timerled|s_count[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[25]~82_combout\ = (\timerled|s_count\(25) & (!\timerled|s_count[24]~81\)) # (!\timerled|s_count\(25) & ((\timerled|s_count[24]~81\) # (GND)))
-- \timerled|s_count[25]~83\ = CARRY((!\timerled|s_count[24]~81\) # (!\timerled|s_count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(25),
	datad => VCC,
	cin => \timerled|s_count[24]~81\,
	combout => \timerled|s_count[25]~82_combout\,
	cout => \timerled|s_count[25]~83\);

-- Location: FF_X67_Y47_N19
\timerled|s_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[25]~82_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(25));

-- Location: LCCOMB_X67_Y47_N20
\timerled|s_count[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[26]~84_combout\ = (\timerled|s_count\(26) & (\timerled|s_count[25]~83\ $ (GND))) # (!\timerled|s_count\(26) & (!\timerled|s_count[25]~83\ & VCC))
-- \timerled|s_count[26]~85\ = CARRY((\timerled|s_count\(26) & !\timerled|s_count[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(26),
	datad => VCC,
	cin => \timerled|s_count[25]~83\,
	combout => \timerled|s_count[26]~84_combout\,
	cout => \timerled|s_count[26]~85\);

-- Location: FF_X67_Y47_N21
\timerled|s_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[26]~84_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(26));

-- Location: LCCOMB_X66_Y47_N28
\timerled|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal1~2_combout\ = (\timerled|s_count\(26) & (\timerled|s_count\(23) & (\timerled|s_count\(22) & \timerled|s_count\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(26),
	datab => \timerled|s_count\(23),
	datac => \timerled|s_count\(22),
	datad => \timerled|s_count\(24),
	combout => \timerled|Equal1~2_combout\);

-- Location: LCCOMB_X66_Y48_N10
\timerled|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal0~2_combout\ = (!\timerled|s_count\(7) & (!\timerled|s_count\(5) & (!\timerled|s_count\(4) & !\timerled|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(7),
	datab => \timerled|s_count\(5),
	datac => \timerled|s_count\(4),
	datad => \timerled|s_count\(6),
	combout => \timerled|Equal0~2_combout\);

-- Location: LCCOMB_X67_Y47_N22
\timerled|s_count[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[27]~86_combout\ = (\timerled|s_count\(27) & (!\timerled|s_count[26]~85\)) # (!\timerled|s_count\(27) & ((\timerled|s_count[26]~85\) # (GND)))
-- \timerled|s_count[27]~87\ = CARRY((!\timerled|s_count[26]~85\) # (!\timerled|s_count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(27),
	datad => VCC,
	cin => \timerled|s_count[26]~85\,
	combout => \timerled|s_count[27]~86_combout\,
	cout => \timerled|s_count[27]~87\);

-- Location: FF_X67_Y47_N23
\timerled|s_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[27]~86_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(27));

-- Location: LCCOMB_X67_Y47_N24
\timerled|s_count[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[28]~88_combout\ = (\timerled|s_count\(28) & (\timerled|s_count[27]~87\ $ (GND))) # (!\timerled|s_count\(28) & (!\timerled|s_count[27]~87\ & VCC))
-- \timerled|s_count[28]~89\ = CARRY((\timerled|s_count\(28) & !\timerled|s_count[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(28),
	datad => VCC,
	cin => \timerled|s_count[27]~87\,
	combout => \timerled|s_count[28]~88_combout\,
	cout => \timerled|s_count[28]~89\);

-- Location: FF_X67_Y47_N25
\timerled|s_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[28]~88_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(28));

-- Location: LCCOMB_X67_Y47_N26
\timerled|s_count[29]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[29]~91_combout\ = (\timerled|s_count\(29) & (!\timerled|s_count[28]~89\)) # (!\timerled|s_count\(29) & ((\timerled|s_count[28]~89\) # (GND)))
-- \timerled|s_count[29]~92\ = CARRY((!\timerled|s_count[28]~89\) # (!\timerled|s_count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(29),
	datad => VCC,
	cin => \timerled|s_count[28]~89\,
	combout => \timerled|s_count[29]~91_combout\,
	cout => \timerled|s_count[29]~92\);

-- Location: FF_X67_Y47_N27
\timerled|s_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[29]~91_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(29));

-- Location: LCCOMB_X67_Y47_N28
\timerled|s_count[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[30]~93_combout\ = (\timerled|s_count\(30) & (\timerled|s_count[29]~92\ $ (GND))) # (!\timerled|s_count\(30) & (!\timerled|s_count[29]~92\ & VCC))
-- \timerled|s_count[30]~94\ = CARRY((\timerled|s_count\(30) & !\timerled|s_count[29]~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(30),
	datad => VCC,
	cin => \timerled|s_count[29]~92\,
	combout => \timerled|s_count[30]~93_combout\,
	cout => \timerled|s_count[30]~94\);

-- Location: FF_X67_Y47_N29
\timerled|s_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[30]~93_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(30));

-- Location: LCCOMB_X67_Y47_N30
\timerled|s_count[31]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[31]~95_combout\ = \timerled|s_count\(31) $ (\timerled|s_count[30]~94\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(31),
	cin => \timerled|s_count[30]~94\,
	combout => \timerled|s_count[31]~95_combout\);

-- Location: FF_X67_Y47_N31
\timerled|s_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[31]~95_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(31));

-- Location: LCCOMB_X66_Y47_N0
\timerled|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal0~0_combout\ = (!\timerled|s_count\(29) & (!\timerled|s_count\(30) & (!\timerled|s_count\(31) & !\timerled|s_count\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(29),
	datab => \timerled|s_count\(30),
	datac => \timerled|s_count\(31),
	datad => \timerled|s_count\(28),
	combout => \timerled|Equal0~0_combout\);

-- Location: LCCOMB_X66_Y48_N4
\timerled|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal0~1_combout\ = (!\timerled|s_count\(2) & (!\timerled|s_count\(1) & (!\timerled|s_count\(0) & !\timerled|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(2),
	datab => \timerled|s_count\(1),
	datac => \timerled|s_count\(0),
	datad => \timerled|s_count\(3),
	combout => \timerled|Equal0~1_combout\);

-- Location: LCCOMB_X66_Y47_N26
\timerled|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal0~4_combout\ = (!\timerled|s_count\(17) & (!\timerled|s_count\(25) & (!\timerled|s_count\(27) & !\timerled|s_count\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(17),
	datab => \timerled|s_count\(25),
	datac => \timerled|s_count\(27),
	datad => \timerled|s_count\(19),
	combout => \timerled|Equal0~4_combout\);

-- Location: LCCOMB_X66_Y48_N12
\timerled|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal0~3_combout\ = (!\timerled|s_count\(12) & (!\timerled|s_count\(9) & (!\timerled|s_count\(10) & !\timerled|s_count\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(12),
	datab => \timerled|s_count\(9),
	datac => \timerled|s_count\(10),
	datad => \timerled|s_count\(11),
	combout => \timerled|Equal0~3_combout\);

-- Location: LCCOMB_X66_Y48_N18
\timerled|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal0~5_combout\ = (\timerled|Equal0~4_combout\ & \timerled|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \timerled|Equal0~4_combout\,
	datad => \timerled|Equal0~3_combout\,
	combout => \timerled|Equal0~5_combout\);

-- Location: LCCOMB_X66_Y48_N0
\timerled|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal0~6_combout\ = (\timerled|Equal0~2_combout\ & (\timerled|Equal0~0_combout\ & (\timerled|Equal0~1_combout\ & \timerled|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|Equal0~2_combout\,
	datab => \timerled|Equal0~0_combout\,
	datac => \timerled|Equal0~1_combout\,
	datad => \timerled|Equal0~5_combout\,
	combout => \timerled|Equal0~6_combout\);

-- Location: LCCOMB_X66_Y48_N28
\timerled|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal1~0_combout\ = (\timerled|s_count\(8) & (\timerled|s_count\(14) & (\timerled|s_count\(15) & \timerled|s_count\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(8),
	datab => \timerled|s_count\(14),
	datac => \timerled|s_count\(15),
	datad => \timerled|s_count\(13),
	combout => \timerled|Equal1~0_combout\);

-- Location: LCCOMB_X66_Y47_N18
\timerled|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal1~3_combout\ = (\timerled|Equal1~1_combout\ & (\timerled|Equal1~2_combout\ & (\timerled|Equal0~6_combout\ & \timerled|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|Equal1~1_combout\,
	datab => \timerled|Equal1~2_combout\,
	datac => \timerled|Equal0~6_combout\,
	datad => \timerled|Equal1~0_combout\,
	combout => \timerled|Equal1~3_combout\);

-- Location: LCCOMB_X66_Y47_N4
\timerled|s_count~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count~90_combout\ = (\timerled|Equal0~10_combout\ & (((\fsm|s_led~0_combout\)) # (!\freqDiv|s_counter[6]~32_combout\))) # (!\timerled|Equal0~10_combout\ & (((\timerled|Equal1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter[6]~32_combout\,
	datab => \timerled|Equal0~10_combout\,
	datac => \fsm|s_led~0_combout\,
	datad => \timerled|Equal1~3_combout\,
	combout => \timerled|s_count~90_combout\);

-- Location: FF_X67_Y48_N1
\timerled|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[0]~32_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(0));

-- Location: LCCOMB_X67_Y48_N2
\timerled|s_count[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[1]~34_combout\ = (\timerled|s_count\(1) & (!\timerled|s_count[0]~33\)) # (!\timerled|s_count\(1) & ((\timerled|s_count[0]~33\) # (GND)))
-- \timerled|s_count[1]~35\ = CARRY((!\timerled|s_count[0]~33\) # (!\timerled|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(1),
	datad => VCC,
	cin => \timerled|s_count[0]~33\,
	combout => \timerled|s_count[1]~34_combout\,
	cout => \timerled|s_count[1]~35\);

-- Location: FF_X67_Y48_N3
\timerled|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[1]~34_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(1));

-- Location: LCCOMB_X67_Y48_N4
\timerled|s_count[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[2]~36_combout\ = (\timerled|s_count\(2) & (\timerled|s_count[1]~35\ $ (GND))) # (!\timerled|s_count\(2) & (!\timerled|s_count[1]~35\ & VCC))
-- \timerled|s_count[2]~37\ = CARRY((\timerled|s_count\(2) & !\timerled|s_count[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(2),
	datad => VCC,
	cin => \timerled|s_count[1]~35\,
	combout => \timerled|s_count[2]~36_combout\,
	cout => \timerled|s_count[2]~37\);

-- Location: FF_X67_Y48_N5
\timerled|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[2]~36_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(2));

-- Location: LCCOMB_X67_Y48_N6
\timerled|s_count[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[3]~38_combout\ = (\timerled|s_count\(3) & (!\timerled|s_count[2]~37\)) # (!\timerled|s_count\(3) & ((\timerled|s_count[2]~37\) # (GND)))
-- \timerled|s_count[3]~39\ = CARRY((!\timerled|s_count[2]~37\) # (!\timerled|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(3),
	datad => VCC,
	cin => \timerled|s_count[2]~37\,
	combout => \timerled|s_count[3]~38_combout\,
	cout => \timerled|s_count[3]~39\);

-- Location: FF_X67_Y48_N7
\timerled|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[3]~38_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(3));

-- Location: LCCOMB_X67_Y48_N8
\timerled|s_count[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[4]~40_combout\ = (\timerled|s_count\(4) & (\timerled|s_count[3]~39\ $ (GND))) # (!\timerled|s_count\(4) & (!\timerled|s_count[3]~39\ & VCC))
-- \timerled|s_count[4]~41\ = CARRY((\timerled|s_count\(4) & !\timerled|s_count[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(4),
	datad => VCC,
	cin => \timerled|s_count[3]~39\,
	combout => \timerled|s_count[4]~40_combout\,
	cout => \timerled|s_count[4]~41\);

-- Location: FF_X67_Y48_N9
\timerled|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[4]~40_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(4));

-- Location: LCCOMB_X67_Y48_N10
\timerled|s_count[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[5]~42_combout\ = (\timerled|s_count\(5) & (!\timerled|s_count[4]~41\)) # (!\timerled|s_count\(5) & ((\timerled|s_count[4]~41\) # (GND)))
-- \timerled|s_count[5]~43\ = CARRY((!\timerled|s_count[4]~41\) # (!\timerled|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(5),
	datad => VCC,
	cin => \timerled|s_count[4]~41\,
	combout => \timerled|s_count[5]~42_combout\,
	cout => \timerled|s_count[5]~43\);

-- Location: FF_X67_Y48_N11
\timerled|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[5]~42_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(5));

-- Location: LCCOMB_X67_Y48_N12
\timerled|s_count[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[6]~44_combout\ = (\timerled|s_count\(6) & (\timerled|s_count[5]~43\ $ (GND))) # (!\timerled|s_count\(6) & (!\timerled|s_count[5]~43\ & VCC))
-- \timerled|s_count[6]~45\ = CARRY((\timerled|s_count\(6) & !\timerled|s_count[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(6),
	datad => VCC,
	cin => \timerled|s_count[5]~43\,
	combout => \timerled|s_count[6]~44_combout\,
	cout => \timerled|s_count[6]~45\);

-- Location: FF_X67_Y48_N13
\timerled|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[6]~44_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(6));

-- Location: LCCOMB_X67_Y48_N14
\timerled|s_count[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|s_count[7]~46_combout\ = (\timerled|s_count\(7) & (!\timerled|s_count[6]~45\)) # (!\timerled|s_count\(7) & ((\timerled|s_count[6]~45\) # (GND)))
-- \timerled|s_count[7]~47\ = CARRY((!\timerled|s_count[6]~45\) # (!\timerled|s_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timerled|s_count\(7),
	datad => VCC,
	cin => \timerled|s_count[6]~45\,
	combout => \timerled|s_count[7]~46_combout\,
	cout => \timerled|s_count[7]~47\);

-- Location: FF_X67_Y48_N15
\timerled|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[7]~46_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(7));

-- Location: FF_X67_Y48_N17
\timerled|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|s_count[8]~48_combout\,
	asdata => \~GND~combout\,
	sclr => \fsm|reset_timer~1_combout\,
	sload => \timerled|s_count~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|s_count\(8));

-- Location: LCCOMB_X66_Y48_N30
\timerled|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal0~7_combout\ = (!\timerled|s_count\(8) & (!\timerled|s_count\(14) & (!\timerled|s_count\(15) & !\timerled|s_count\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(8),
	datab => \timerled|s_count\(14),
	datac => \timerled|s_count\(15),
	datad => \timerled|s_count\(13),
	combout => \timerled|Equal0~7_combout\);

-- Location: LCCOMB_X66_Y47_N16
\timerled|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal0~8_combout\ = (!\timerled|s_count\(21) & (!\timerled|s_count\(20) & (!\timerled|s_count\(16) & !\timerled|s_count\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(21),
	datab => \timerled|s_count\(20),
	datac => \timerled|s_count\(16),
	datad => \timerled|s_count\(18),
	combout => \timerled|Equal0~8_combout\);

-- Location: LCCOMB_X66_Y47_N10
\timerled|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal0~9_combout\ = (!\timerled|s_count\(26) & (!\timerled|s_count\(23) & (!\timerled|s_count\(22) & !\timerled|s_count\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|s_count\(26),
	datab => \timerled|s_count\(23),
	datac => \timerled|s_count\(22),
	datad => \timerled|s_count\(24),
	combout => \timerled|Equal0~9_combout\);

-- Location: LCCOMB_X66_Y47_N20
\timerled|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|Equal0~10_combout\ = (\timerled|Equal0~7_combout\ & (\timerled|Equal0~8_combout\ & (\timerled|Equal0~6_combout\ & \timerled|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timerled|Equal0~7_combout\,
	datab => \timerled|Equal0~8_combout\,
	datac => \timerled|Equal0~6_combout\,
	datad => \timerled|Equal0~9_combout\,
	combout => \timerled|Equal0~10_combout\);

-- Location: LCCOMB_X66_Y47_N14
\timerled|timerOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|timerOut~0_combout\ = (\timerled|timerOut~q\) # ((\freqDiv|s_counter[6]~32_combout\ & ((\fsm|centimo[10]~0_combout\) # (!\fsm|s_produto~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter[6]~32_combout\,
	datab => \timerled|timerOut~q\,
	datac => \fsm|s_produto~2_combout\,
	datad => \fsm|centimo[10]~0_combout\,
	combout => \timerled|timerOut~0_combout\);

-- Location: LCCOMB_X66_Y47_N24
\timerled|timerOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \timerled|timerOut~1_combout\ = (!\fsm|reset_timer~1_combout\ & ((\timerled|Equal0~10_combout\ & (\timerled|timerOut~0_combout\)) # (!\timerled|Equal0~10_combout\ & ((!\timerled|Equal1~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|reset_timer~1_combout\,
	datab => \timerled|Equal0~10_combout\,
	datac => \timerled|timerOut~0_combout\,
	datad => \timerled|Equal1~3_combout\,
	combout => \timerled|timerOut~1_combout\);

-- Location: FF_X66_Y47_N25
\timerled|timerOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timerled|timerOut~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timerled|timerOut~q\);

-- Location: LCCOMB_X84_Y48_N0
\freqDiv|s_counter[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[0]~34_combout\ = \freqDiv|s_counter\(0) $ (VCC)
-- \freqDiv|s_counter[0]~35\ = CARRY(\freqDiv|s_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(0),
	datad => VCC,
	combout => \freqDiv|s_counter[0]~34_combout\,
	cout => \freqDiv|s_counter[0]~35\);

-- Location: LCCOMB_X84_Y47_N2
\freqDiv|s_counter[17]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[17]~68_combout\ = (\freqDiv|s_counter\(17) & (!\freqDiv|s_counter[16]~67\)) # (!\freqDiv|s_counter\(17) & ((\freqDiv|s_counter[16]~67\) # (GND)))
-- \freqDiv|s_counter[17]~69\ = CARRY((!\freqDiv|s_counter[16]~67\) # (!\freqDiv|s_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(17),
	datad => VCC,
	cin => \freqDiv|s_counter[16]~67\,
	combout => \freqDiv|s_counter[17]~68_combout\,
	cout => \freqDiv|s_counter[17]~69\);

-- Location: LCCOMB_X84_Y47_N4
\freqDiv|s_counter[18]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[18]~70_combout\ = (\freqDiv|s_counter\(18) & (\freqDiv|s_counter[17]~69\ $ (GND))) # (!\freqDiv|s_counter\(18) & (!\freqDiv|s_counter[17]~69\ & VCC))
-- \freqDiv|s_counter[18]~71\ = CARRY((\freqDiv|s_counter\(18) & !\freqDiv|s_counter[17]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(18),
	datad => VCC,
	cin => \freqDiv|s_counter[17]~69\,
	combout => \freqDiv|s_counter[18]~70_combout\,
	cout => \freqDiv|s_counter[18]~71\);

-- Location: FF_X84_Y47_N5
\freqDiv|s_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[18]~70_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(18));

-- Location: LCCOMB_X84_Y47_N6
\freqDiv|s_counter[19]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[19]~72_combout\ = (\freqDiv|s_counter\(19) & (!\freqDiv|s_counter[18]~71\)) # (!\freqDiv|s_counter\(19) & ((\freqDiv|s_counter[18]~71\) # (GND)))
-- \freqDiv|s_counter[19]~73\ = CARRY((!\freqDiv|s_counter[18]~71\) # (!\freqDiv|s_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(19),
	datad => VCC,
	cin => \freqDiv|s_counter[18]~71\,
	combout => \freqDiv|s_counter[19]~72_combout\,
	cout => \freqDiv|s_counter[19]~73\);

-- Location: FF_X84_Y47_N7
\freqDiv|s_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[19]~72_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(19));

-- Location: LCCOMB_X84_Y47_N8
\freqDiv|s_counter[20]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[20]~74_combout\ = (\freqDiv|s_counter\(20) & (\freqDiv|s_counter[19]~73\ $ (GND))) # (!\freqDiv|s_counter\(20) & (!\freqDiv|s_counter[19]~73\ & VCC))
-- \freqDiv|s_counter[20]~75\ = CARRY((\freqDiv|s_counter\(20) & !\freqDiv|s_counter[19]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(20),
	datad => VCC,
	cin => \freqDiv|s_counter[19]~73\,
	combout => \freqDiv|s_counter[20]~74_combout\,
	cout => \freqDiv|s_counter[20]~75\);

-- Location: FF_X84_Y47_N9
\freqDiv|s_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[20]~74_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(20));

-- Location: LCCOMB_X84_Y47_N10
\freqDiv|s_counter[21]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[21]~76_combout\ = (\freqDiv|s_counter\(21) & (!\freqDiv|s_counter[20]~75\)) # (!\freqDiv|s_counter\(21) & ((\freqDiv|s_counter[20]~75\) # (GND)))
-- \freqDiv|s_counter[21]~77\ = CARRY((!\freqDiv|s_counter[20]~75\) # (!\freqDiv|s_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(21),
	datad => VCC,
	cin => \freqDiv|s_counter[20]~75\,
	combout => \freqDiv|s_counter[21]~76_combout\,
	cout => \freqDiv|s_counter[21]~77\);

-- Location: FF_X84_Y47_N11
\freqDiv|s_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[21]~76_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(21));

-- Location: LCCOMB_X84_Y47_N12
\freqDiv|s_counter[22]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[22]~78_combout\ = (\freqDiv|s_counter\(22) & (\freqDiv|s_counter[21]~77\ $ (GND))) # (!\freqDiv|s_counter\(22) & (!\freqDiv|s_counter[21]~77\ & VCC))
-- \freqDiv|s_counter[22]~79\ = CARRY((\freqDiv|s_counter\(22) & !\freqDiv|s_counter[21]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(22),
	datad => VCC,
	cin => \freqDiv|s_counter[21]~77\,
	combout => \freqDiv|s_counter[22]~78_combout\,
	cout => \freqDiv|s_counter[22]~79\);

-- Location: FF_X84_Y47_N13
\freqDiv|s_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[22]~78_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(22));

-- Location: LCCOMB_X84_Y47_N14
\freqDiv|s_counter[23]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[23]~80_combout\ = (\freqDiv|s_counter\(23) & (!\freqDiv|s_counter[22]~79\)) # (!\freqDiv|s_counter\(23) & ((\freqDiv|s_counter[22]~79\) # (GND)))
-- \freqDiv|s_counter[23]~81\ = CARRY((!\freqDiv|s_counter[22]~79\) # (!\freqDiv|s_counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(23),
	datad => VCC,
	cin => \freqDiv|s_counter[22]~79\,
	combout => \freqDiv|s_counter[23]~80_combout\,
	cout => \freqDiv|s_counter[23]~81\);

-- Location: FF_X84_Y47_N15
\freqDiv|s_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[23]~80_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(23));

-- Location: LCCOMB_X84_Y47_N16
\freqDiv|s_counter[24]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[24]~82_combout\ = (\freqDiv|s_counter\(24) & (\freqDiv|s_counter[23]~81\ $ (GND))) # (!\freqDiv|s_counter\(24) & (!\freqDiv|s_counter[23]~81\ & VCC))
-- \freqDiv|s_counter[24]~83\ = CARRY((\freqDiv|s_counter\(24) & !\freqDiv|s_counter[23]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(24),
	datad => VCC,
	cin => \freqDiv|s_counter[23]~81\,
	combout => \freqDiv|s_counter[24]~82_combout\,
	cout => \freqDiv|s_counter[24]~83\);

-- Location: FF_X84_Y47_N17
\freqDiv|s_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[24]~82_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(24));

-- Location: LCCOMB_X84_Y47_N18
\freqDiv|s_counter[25]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[25]~84_combout\ = (\freqDiv|s_counter\(25) & (!\freqDiv|s_counter[24]~83\)) # (!\freqDiv|s_counter\(25) & ((\freqDiv|s_counter[24]~83\) # (GND)))
-- \freqDiv|s_counter[25]~85\ = CARRY((!\freqDiv|s_counter[24]~83\) # (!\freqDiv|s_counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(25),
	datad => VCC,
	cin => \freqDiv|s_counter[24]~83\,
	combout => \freqDiv|s_counter[25]~84_combout\,
	cout => \freqDiv|s_counter[25]~85\);

-- Location: FF_X84_Y47_N19
\freqDiv|s_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[25]~84_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(25));

-- Location: LCCOMB_X84_Y47_N20
\freqDiv|s_counter[26]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[26]~86_combout\ = (\freqDiv|s_counter\(26) & (\freqDiv|s_counter[25]~85\ $ (GND))) # (!\freqDiv|s_counter\(26) & (!\freqDiv|s_counter[25]~85\ & VCC))
-- \freqDiv|s_counter[26]~87\ = CARRY((\freqDiv|s_counter\(26) & !\freqDiv|s_counter[25]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(26),
	datad => VCC,
	cin => \freqDiv|s_counter[25]~85\,
	combout => \freqDiv|s_counter[26]~86_combout\,
	cout => \freqDiv|s_counter[26]~87\);

-- Location: FF_X84_Y47_N21
\freqDiv|s_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[26]~86_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(26));

-- Location: LCCOMB_X84_Y47_N22
\freqDiv|s_counter[27]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[27]~88_combout\ = (\freqDiv|s_counter\(27) & (!\freqDiv|s_counter[26]~87\)) # (!\freqDiv|s_counter\(27) & ((\freqDiv|s_counter[26]~87\) # (GND)))
-- \freqDiv|s_counter[27]~89\ = CARRY((!\freqDiv|s_counter[26]~87\) # (!\freqDiv|s_counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(27),
	datad => VCC,
	cin => \freqDiv|s_counter[26]~87\,
	combout => \freqDiv|s_counter[27]~88_combout\,
	cout => \freqDiv|s_counter[27]~89\);

-- Location: FF_X84_Y47_N23
\freqDiv|s_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[27]~88_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(27));

-- Location: LCCOMB_X84_Y47_N24
\freqDiv|s_counter[28]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[28]~90_combout\ = (\freqDiv|s_counter\(28) & (\freqDiv|s_counter[27]~89\ $ (GND))) # (!\freqDiv|s_counter\(28) & (!\freqDiv|s_counter[27]~89\ & VCC))
-- \freqDiv|s_counter[28]~91\ = CARRY((\freqDiv|s_counter\(28) & !\freqDiv|s_counter[27]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(28),
	datad => VCC,
	cin => \freqDiv|s_counter[27]~89\,
	combout => \freqDiv|s_counter[28]~90_combout\,
	cout => \freqDiv|s_counter[28]~91\);

-- Location: FF_X84_Y47_N25
\freqDiv|s_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[28]~90_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(28));

-- Location: LCCOMB_X84_Y47_N26
\freqDiv|s_counter[29]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[29]~92_combout\ = (\freqDiv|s_counter\(29) & (!\freqDiv|s_counter[28]~91\)) # (!\freqDiv|s_counter\(29) & ((\freqDiv|s_counter[28]~91\) # (GND)))
-- \freqDiv|s_counter[29]~93\ = CARRY((!\freqDiv|s_counter[28]~91\) # (!\freqDiv|s_counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(29),
	datad => VCC,
	cin => \freqDiv|s_counter[28]~91\,
	combout => \freqDiv|s_counter[29]~92_combout\,
	cout => \freqDiv|s_counter[29]~93\);

-- Location: FF_X84_Y47_N27
\freqDiv|s_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[29]~92_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(29));

-- Location: LCCOMB_X84_Y47_N28
\freqDiv|s_counter[30]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[30]~94_combout\ = (\freqDiv|s_counter\(30) & (\freqDiv|s_counter[29]~93\ $ (GND))) # (!\freqDiv|s_counter\(30) & (!\freqDiv|s_counter[29]~93\ & VCC))
-- \freqDiv|s_counter[30]~95\ = CARRY((\freqDiv|s_counter\(30) & !\freqDiv|s_counter[29]~93\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(30),
	datad => VCC,
	cin => \freqDiv|s_counter[29]~93\,
	combout => \freqDiv|s_counter[30]~94_combout\,
	cout => \freqDiv|s_counter[30]~95\);

-- Location: FF_X84_Y47_N29
\freqDiv|s_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[30]~94_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(30));

-- Location: LCCOMB_X83_Y47_N20
\freqDiv|clockOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|clockOut~5_combout\ = (!\freqDiv|s_counter\(27) & (!\freqDiv|s_counter\(30) & (!\freqDiv|s_counter\(29) & !\freqDiv|s_counter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(27),
	datab => \freqDiv|s_counter\(30),
	datac => \freqDiv|s_counter\(29),
	datad => \freqDiv|s_counter\(28),
	combout => \freqDiv|clockOut~5_combout\);

-- Location: LCCOMB_X84_Y47_N30
\freqDiv|s_counter[31]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[31]~96_combout\ = \freqDiv|s_counter\(31) $ (\freqDiv|s_counter[30]~95\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(31),
	cin => \freqDiv|s_counter[30]~95\,
	combout => \freqDiv|s_counter[31]~96_combout\);

-- Location: FF_X84_Y47_N31
\freqDiv|s_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[31]~96_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(31));

-- Location: LCCOMB_X83_Y48_N0
\freqDiv|clockOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|clockOut~0_combout\ = (\freqDiv|s_counter\(3) & (\freqDiv|s_counter\(1) & (\freqDiv|s_counter\(0) & \freqDiv|s_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(3),
	datab => \freqDiv|s_counter\(1),
	datac => \freqDiv|s_counter\(0),
	datad => \freqDiv|s_counter\(2),
	combout => \freqDiv|clockOut~0_combout\);

-- Location: LCCOMB_X83_Y47_N24
\freqDiv|clockOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|clockOut~3_combout\ = (!\freqDiv|s_counter\(26) & (!\freqDiv|s_counter\(25) & (!\freqDiv|s_counter\(23) & !\freqDiv|s_counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(26),
	datab => \freqDiv|s_counter\(25),
	datac => \freqDiv|s_counter\(23),
	datad => \freqDiv|s_counter\(24),
	combout => \freqDiv|clockOut~3_combout\);

-- Location: LCCOMB_X83_Y48_N30
\freqDiv|clockOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|clockOut~1_combout\ = (!\freqDiv|s_counter\(6) & (!\freqDiv|s_counter\(12) & (\freqDiv|s_counter\(4) & \freqDiv|s_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(6),
	datab => \freqDiv|s_counter\(12),
	datac => \freqDiv|s_counter\(4),
	datad => \freqDiv|s_counter\(8),
	combout => \freqDiv|clockOut~1_combout\);

-- Location: LCCOMB_X83_Y47_N10
\freqDiv|clockOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|clockOut~2_combout\ = (!\freqDiv|s_counter\(15) & (!\freqDiv|s_counter\(16) & (!\freqDiv|s_counter\(20) & \freqDiv|s_counter\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(15),
	datab => \freqDiv|s_counter\(16),
	datac => \freqDiv|s_counter\(20),
	datad => \freqDiv|s_counter\(18),
	combout => \freqDiv|clockOut~2_combout\);

-- Location: LCCOMB_X83_Y47_N2
\freqDiv|clockOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|clockOut~4_combout\ = (\freqDiv|clockOut~0_combout\ & (\freqDiv|clockOut~3_combout\ & (\freqDiv|clockOut~1_combout\ & \freqDiv|clockOut~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|clockOut~0_combout\,
	datab => \freqDiv|clockOut~3_combout\,
	datac => \freqDiv|clockOut~1_combout\,
	datad => \freqDiv|clockOut~2_combout\,
	combout => \freqDiv|clockOut~4_combout\);

-- Location: LCCOMB_X83_Y47_N26
\freqDiv|clockOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|clockOut~6_combout\ = (\freqDiv|clockOut~5_combout\ & (!\freqDiv|s_counter\(31) & \freqDiv|clockOut~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|clockOut~5_combout\,
	datac => \freqDiv|s_counter\(31),
	datad => \freqDiv|clockOut~4_combout\,
	combout => \freqDiv|clockOut~6_combout\);

-- Location: LCCOMB_X83_Y47_N16
\freqDiv|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|Equal0~0_combout\ = ((\freqDiv|s_counter\(10)) # ((\freqDiv|s_counter\(7)) # (!\freqDiv|s_counter\(5)))) # (!\freqDiv|s_counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(9),
	datab => \freqDiv|s_counter\(10),
	datac => \freqDiv|s_counter\(5),
	datad => \freqDiv|s_counter\(7),
	combout => \freqDiv|Equal0~0_combout\);

-- Location: LCCOMB_X83_Y47_N30
\freqDiv|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|Equal0~1_combout\ = (\freqDiv|s_counter\(17)) # ((\freqDiv|s_counter\(13)) # ((!\freqDiv|s_counter\(14)) # (!\freqDiv|s_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(17),
	datab => \freqDiv|s_counter\(13),
	datac => \freqDiv|s_counter\(11),
	datad => \freqDiv|s_counter\(14),
	combout => \freqDiv|Equal0~1_combout\);

-- Location: LCCOMB_X83_Y47_N8
\freqDiv|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|Equal0~2_combout\ = (\freqDiv|Equal0~1_combout\) # (((\freqDiv|s_counter\(21)) # (!\freqDiv|s_counter\(19))) # (!\freqDiv|s_counter\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|Equal0~1_combout\,
	datab => \freqDiv|s_counter\(22),
	datac => \freqDiv|s_counter\(21),
	datad => \freqDiv|s_counter\(19),
	combout => \freqDiv|Equal0~2_combout\);

-- Location: LCCOMB_X83_Y47_N22
\freqDiv|s_counter[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[6]~33_combout\ = ((\freqDiv|clockOut~6_combout\ & (!\freqDiv|Equal0~0_combout\ & !\freqDiv|Equal0~2_combout\))) # (!\freqDiv|s_counter[6]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|clockOut~6_combout\,
	datab => \freqDiv|Equal0~0_combout\,
	datac => \freqDiv|Equal0~2_combout\,
	datad => \freqDiv|s_counter[6]~32_combout\,
	combout => \freqDiv|s_counter[6]~33_combout\);

-- Location: FF_X84_Y48_N1
\freqDiv|s_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[0]~34_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(0));

-- Location: LCCOMB_X84_Y48_N2
\freqDiv|s_counter[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[1]~36_combout\ = (\freqDiv|s_counter\(1) & (!\freqDiv|s_counter[0]~35\)) # (!\freqDiv|s_counter\(1) & ((\freqDiv|s_counter[0]~35\) # (GND)))
-- \freqDiv|s_counter[1]~37\ = CARRY((!\freqDiv|s_counter[0]~35\) # (!\freqDiv|s_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(1),
	datad => VCC,
	cin => \freqDiv|s_counter[0]~35\,
	combout => \freqDiv|s_counter[1]~36_combout\,
	cout => \freqDiv|s_counter[1]~37\);

-- Location: FF_X84_Y48_N3
\freqDiv|s_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[1]~36_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(1));

-- Location: LCCOMB_X84_Y48_N4
\freqDiv|s_counter[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[2]~38_combout\ = (\freqDiv|s_counter\(2) & (\freqDiv|s_counter[1]~37\ $ (GND))) # (!\freqDiv|s_counter\(2) & (!\freqDiv|s_counter[1]~37\ & VCC))
-- \freqDiv|s_counter[2]~39\ = CARRY((\freqDiv|s_counter\(2) & !\freqDiv|s_counter[1]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(2),
	datad => VCC,
	cin => \freqDiv|s_counter[1]~37\,
	combout => \freqDiv|s_counter[2]~38_combout\,
	cout => \freqDiv|s_counter[2]~39\);

-- Location: FF_X84_Y48_N5
\freqDiv|s_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[2]~38_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(2));

-- Location: LCCOMB_X84_Y48_N6
\freqDiv|s_counter[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[3]~40_combout\ = (\freqDiv|s_counter\(3) & (!\freqDiv|s_counter[2]~39\)) # (!\freqDiv|s_counter\(3) & ((\freqDiv|s_counter[2]~39\) # (GND)))
-- \freqDiv|s_counter[3]~41\ = CARRY((!\freqDiv|s_counter[2]~39\) # (!\freqDiv|s_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(3),
	datad => VCC,
	cin => \freqDiv|s_counter[2]~39\,
	combout => \freqDiv|s_counter[3]~40_combout\,
	cout => \freqDiv|s_counter[3]~41\);

-- Location: FF_X84_Y48_N7
\freqDiv|s_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[3]~40_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(3));

-- Location: LCCOMB_X84_Y48_N8
\freqDiv|s_counter[4]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[4]~42_combout\ = (\freqDiv|s_counter\(4) & (\freqDiv|s_counter[3]~41\ $ (GND))) # (!\freqDiv|s_counter\(4) & (!\freqDiv|s_counter[3]~41\ & VCC))
-- \freqDiv|s_counter[4]~43\ = CARRY((\freqDiv|s_counter\(4) & !\freqDiv|s_counter[3]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(4),
	datad => VCC,
	cin => \freqDiv|s_counter[3]~41\,
	combout => \freqDiv|s_counter[4]~42_combout\,
	cout => \freqDiv|s_counter[4]~43\);

-- Location: FF_X84_Y48_N9
\freqDiv|s_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[4]~42_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(4));

-- Location: LCCOMB_X84_Y48_N10
\freqDiv|s_counter[5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[5]~44_combout\ = (\freqDiv|s_counter\(5) & (!\freqDiv|s_counter[4]~43\)) # (!\freqDiv|s_counter\(5) & ((\freqDiv|s_counter[4]~43\) # (GND)))
-- \freqDiv|s_counter[5]~45\ = CARRY((!\freqDiv|s_counter[4]~43\) # (!\freqDiv|s_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(5),
	datad => VCC,
	cin => \freqDiv|s_counter[4]~43\,
	combout => \freqDiv|s_counter[5]~44_combout\,
	cout => \freqDiv|s_counter[5]~45\);

-- Location: FF_X84_Y48_N11
\freqDiv|s_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[5]~44_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(5));

-- Location: LCCOMB_X84_Y48_N12
\freqDiv|s_counter[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[6]~46_combout\ = (\freqDiv|s_counter\(6) & (\freqDiv|s_counter[5]~45\ $ (GND))) # (!\freqDiv|s_counter\(6) & (!\freqDiv|s_counter[5]~45\ & VCC))
-- \freqDiv|s_counter[6]~47\ = CARRY((\freqDiv|s_counter\(6) & !\freqDiv|s_counter[5]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(6),
	datad => VCC,
	cin => \freqDiv|s_counter[5]~45\,
	combout => \freqDiv|s_counter[6]~46_combout\,
	cout => \freqDiv|s_counter[6]~47\);

-- Location: FF_X84_Y48_N13
\freqDiv|s_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[6]~46_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(6));

-- Location: LCCOMB_X84_Y48_N14
\freqDiv|s_counter[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[7]~48_combout\ = (\freqDiv|s_counter\(7) & (!\freqDiv|s_counter[6]~47\)) # (!\freqDiv|s_counter\(7) & ((\freqDiv|s_counter[6]~47\) # (GND)))
-- \freqDiv|s_counter[7]~49\ = CARRY((!\freqDiv|s_counter[6]~47\) # (!\freqDiv|s_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(7),
	datad => VCC,
	cin => \freqDiv|s_counter[6]~47\,
	combout => \freqDiv|s_counter[7]~48_combout\,
	cout => \freqDiv|s_counter[7]~49\);

-- Location: FF_X84_Y48_N15
\freqDiv|s_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[7]~48_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(7));

-- Location: LCCOMB_X84_Y48_N16
\freqDiv|s_counter[8]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[8]~50_combout\ = (\freqDiv|s_counter\(8) & (\freqDiv|s_counter[7]~49\ $ (GND))) # (!\freqDiv|s_counter\(8) & (!\freqDiv|s_counter[7]~49\ & VCC))
-- \freqDiv|s_counter[8]~51\ = CARRY((\freqDiv|s_counter\(8) & !\freqDiv|s_counter[7]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(8),
	datad => VCC,
	cin => \freqDiv|s_counter[7]~49\,
	combout => \freqDiv|s_counter[8]~50_combout\,
	cout => \freqDiv|s_counter[8]~51\);

-- Location: FF_X84_Y48_N17
\freqDiv|s_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[8]~50_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(8));

-- Location: LCCOMB_X84_Y48_N18
\freqDiv|s_counter[9]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[9]~52_combout\ = (\freqDiv|s_counter\(9) & (!\freqDiv|s_counter[8]~51\)) # (!\freqDiv|s_counter\(9) & ((\freqDiv|s_counter[8]~51\) # (GND)))
-- \freqDiv|s_counter[9]~53\ = CARRY((!\freqDiv|s_counter[8]~51\) # (!\freqDiv|s_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(9),
	datad => VCC,
	cin => \freqDiv|s_counter[8]~51\,
	combout => \freqDiv|s_counter[9]~52_combout\,
	cout => \freqDiv|s_counter[9]~53\);

-- Location: FF_X84_Y48_N19
\freqDiv|s_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[9]~52_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(9));

-- Location: LCCOMB_X84_Y48_N20
\freqDiv|s_counter[10]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[10]~54_combout\ = (\freqDiv|s_counter\(10) & (\freqDiv|s_counter[9]~53\ $ (GND))) # (!\freqDiv|s_counter\(10) & (!\freqDiv|s_counter[9]~53\ & VCC))
-- \freqDiv|s_counter[10]~55\ = CARRY((\freqDiv|s_counter\(10) & !\freqDiv|s_counter[9]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(10),
	datad => VCC,
	cin => \freqDiv|s_counter[9]~53\,
	combout => \freqDiv|s_counter[10]~54_combout\,
	cout => \freqDiv|s_counter[10]~55\);

-- Location: FF_X84_Y48_N21
\freqDiv|s_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[10]~54_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(10));

-- Location: LCCOMB_X84_Y48_N22
\freqDiv|s_counter[11]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[11]~56_combout\ = (\freqDiv|s_counter\(11) & (!\freqDiv|s_counter[10]~55\)) # (!\freqDiv|s_counter\(11) & ((\freqDiv|s_counter[10]~55\) # (GND)))
-- \freqDiv|s_counter[11]~57\ = CARRY((!\freqDiv|s_counter[10]~55\) # (!\freqDiv|s_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(11),
	datad => VCC,
	cin => \freqDiv|s_counter[10]~55\,
	combout => \freqDiv|s_counter[11]~56_combout\,
	cout => \freqDiv|s_counter[11]~57\);

-- Location: FF_X84_Y48_N23
\freqDiv|s_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[11]~56_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(11));

-- Location: LCCOMB_X84_Y48_N24
\freqDiv|s_counter[12]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[12]~58_combout\ = (\freqDiv|s_counter\(12) & (\freqDiv|s_counter[11]~57\ $ (GND))) # (!\freqDiv|s_counter\(12) & (!\freqDiv|s_counter[11]~57\ & VCC))
-- \freqDiv|s_counter[12]~59\ = CARRY((\freqDiv|s_counter\(12) & !\freqDiv|s_counter[11]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(12),
	datad => VCC,
	cin => \freqDiv|s_counter[11]~57\,
	combout => \freqDiv|s_counter[12]~58_combout\,
	cout => \freqDiv|s_counter[12]~59\);

-- Location: FF_X84_Y48_N25
\freqDiv|s_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[12]~58_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(12));

-- Location: LCCOMB_X84_Y48_N26
\freqDiv|s_counter[13]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[13]~60_combout\ = (\freqDiv|s_counter\(13) & (!\freqDiv|s_counter[12]~59\)) # (!\freqDiv|s_counter\(13) & ((\freqDiv|s_counter[12]~59\) # (GND)))
-- \freqDiv|s_counter[13]~61\ = CARRY((!\freqDiv|s_counter[12]~59\) # (!\freqDiv|s_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(13),
	datad => VCC,
	cin => \freqDiv|s_counter[12]~59\,
	combout => \freqDiv|s_counter[13]~60_combout\,
	cout => \freqDiv|s_counter[13]~61\);

-- Location: FF_X84_Y48_N27
\freqDiv|s_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[13]~60_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(13));

-- Location: LCCOMB_X84_Y48_N28
\freqDiv|s_counter[14]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[14]~62_combout\ = (\freqDiv|s_counter\(14) & (\freqDiv|s_counter[13]~61\ $ (GND))) # (!\freqDiv|s_counter\(14) & (!\freqDiv|s_counter[13]~61\ & VCC))
-- \freqDiv|s_counter[14]~63\ = CARRY((\freqDiv|s_counter\(14) & !\freqDiv|s_counter[13]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(14),
	datad => VCC,
	cin => \freqDiv|s_counter[13]~61\,
	combout => \freqDiv|s_counter[14]~62_combout\,
	cout => \freqDiv|s_counter[14]~63\);

-- Location: FF_X84_Y48_N29
\freqDiv|s_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[14]~62_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(14));

-- Location: LCCOMB_X84_Y48_N30
\freqDiv|s_counter[15]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[15]~64_combout\ = (\freqDiv|s_counter\(15) & (!\freqDiv|s_counter[14]~63\)) # (!\freqDiv|s_counter\(15) & ((\freqDiv|s_counter[14]~63\) # (GND)))
-- \freqDiv|s_counter[15]~65\ = CARRY((!\freqDiv|s_counter[14]~63\) # (!\freqDiv|s_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(15),
	datad => VCC,
	cin => \freqDiv|s_counter[14]~63\,
	combout => \freqDiv|s_counter[15]~64_combout\,
	cout => \freqDiv|s_counter[15]~65\);

-- Location: FF_X84_Y48_N31
\freqDiv|s_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[15]~64_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(15));

-- Location: LCCOMB_X84_Y47_N0
\freqDiv|s_counter[16]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|s_counter[16]~66_combout\ = (\freqDiv|s_counter\(16) & (\freqDiv|s_counter[15]~65\ $ (GND))) # (!\freqDiv|s_counter\(16) & (!\freqDiv|s_counter[15]~65\ & VCC))
-- \freqDiv|s_counter[16]~67\ = CARRY((\freqDiv|s_counter\(16) & !\freqDiv|s_counter[15]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|s_counter\(16),
	datad => VCC,
	cin => \freqDiv|s_counter[15]~65\,
	combout => \freqDiv|s_counter[16]~66_combout\,
	cout => \freqDiv|s_counter[16]~67\);

-- Location: FF_X84_Y47_N1
\freqDiv|s_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[16]~66_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(16));

-- Location: FF_X84_Y47_N3
\freqDiv|s_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|s_counter[17]~68_combout\,
	sclr => \freqDiv|s_counter[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|s_counter\(17));

-- Location: LCCOMB_X83_Y47_N6
\freqDiv|clockOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|clockOut~8_combout\ = (\freqDiv|s_counter\(17) & (!\freqDiv|s_counter\(14) & (!\freqDiv|s_counter\(11) & \freqDiv|s_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(17),
	datab => \freqDiv|s_counter\(14),
	datac => \freqDiv|s_counter\(11),
	datad => \freqDiv|s_counter\(13),
	combout => \freqDiv|clockOut~8_combout\);

-- Location: LCCOMB_X83_Y47_N12
\freqDiv|clockOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|clockOut~9_combout\ = (\freqDiv|clockOut~8_combout\ & (!\freqDiv|s_counter\(22) & (\freqDiv|s_counter\(21) & !\freqDiv|s_counter\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|clockOut~8_combout\,
	datab => \freqDiv|s_counter\(22),
	datac => \freqDiv|s_counter\(21),
	datad => \freqDiv|s_counter\(19),
	combout => \freqDiv|clockOut~9_combout\);

-- Location: LCCOMB_X83_Y47_N0
\freqDiv|clockOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|clockOut~7_combout\ = (!\freqDiv|s_counter\(9) & (\freqDiv|s_counter\(10) & (!\freqDiv|s_counter\(5) & \freqDiv|s_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|s_counter\(9),
	datab => \freqDiv|s_counter\(10),
	datac => \freqDiv|s_counter\(5),
	datad => \freqDiv|s_counter\(7),
	combout => \freqDiv|clockOut~7_combout\);

-- Location: LCCOMB_X83_Y47_N18
\freqDiv|clockOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|clockOut~10_combout\ = (\freqDiv|clockOut~q\) # ((\freqDiv|clockOut~9_combout\ & (\freqDiv|clockOut~6_combout\ & \freqDiv|clockOut~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|clockOut~9_combout\,
	datab => \freqDiv|clockOut~q\,
	datac => \freqDiv|clockOut~6_combout\,
	datad => \freqDiv|clockOut~7_combout\,
	combout => \freqDiv|clockOut~10_combout\);

-- Location: LCCOMB_X83_Y47_N4
\freqDiv|clockOut~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \freqDiv|clockOut~11_combout\ = (\freqDiv|clockOut~10_combout\ & !\freqDiv|s_counter[6]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \freqDiv|clockOut~10_combout\,
	datac => \freqDiv|s_counter[6]~33_combout\,
	combout => \freqDiv|clockOut~11_combout\);

-- Location: FF_X83_Y47_N5
\freqDiv|clockOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \freqDiv|clockOut~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \freqDiv|clockOut~q\);

-- Location: LCCOMB_X62_Y41_N0
\fsm|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan3~0_combout\ = ((!\valorAcc|Registo_N|dataOut\(4) & (!\valorAcc|Registo_N|dataOut\(3) & !\valorAcc|Registo_N|dataOut\(2)))) # (!\valorAcc|Registo_N|dataOut\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(4),
	datab => \valorAcc|Registo_N|dataOut\(3),
	datac => \valorAcc|Registo_N|dataOut\(5),
	datad => \valorAcc|Registo_N|dataOut\(2),
	combout => \fsm|LessThan3~0_combout\);

-- Location: LCCOMB_X58_Y43_N26
\fsm|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|LessThan3~1_combout\ = (\valorAcc|Registo_N|dataOut\(13)) # ((\fsm|Equal0~1_combout\ & ((\fsm|LessThan3~0_combout\) # (!\valorAcc|Registo_N|dataOut\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(13),
	datab => \valorAcc|Registo_N|dataOut\(6),
	datac => \fsm|LessThan3~0_combout\,
	datad => \fsm|Equal0~1_combout\,
	combout => \fsm|LessThan3~1_combout\);

-- Location: LCCOMB_X63_Y43_N8
\fsm|s_display_centimos~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_centimos~7_combout\ = ((!\fsm|Equal1~0_combout\ & !\fsm|Equal2~0_combout\)) # (!\fsm|s_produto~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Equal1~0_combout\,
	datab => \fsm|Equal2~0_combout\,
	datad => \fsm|s_produto~2_combout\,
	combout => \fsm|s_display_centimos~7_combout\);

-- Location: LCCOMB_X58_Y43_N16
\fsm|Selector13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector13~18_combout\ = (\valorAcc|Registo_N|dataOut\(0) & (((\fsm|s_produto~2_combout\ & \fsm|Equal3~0_combout\)) # (!\fsm|s_display_centimos~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(0),
	datab => \fsm|s_produto~2_combout\,
	datac => \fsm|s_display_centimos~7_combout\,
	datad => \fsm|Equal3~0_combout\,
	combout => \fsm|Selector13~18_combout\);

-- Location: LCCOMB_X66_Y42_N0
\fsm|comb_proc~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~2_combout\ = (\fsm|Equal3~0_combout\ & \fsm|s_produto~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Equal3~0_combout\,
	datad => \fsm|s_produto~2_combout\,
	combout => \fsm|comb_proc~2_combout\);

-- Location: LCCOMB_X60_Y40_N2
\fsm|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add5~0_combout\ = \valorAcc|Registo_N|dataOut\(1) $ (VCC)
-- \fsm|Add5~1\ = CARRY(\valorAcc|Registo_N|dataOut\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(1),
	datad => VCC,
	combout => \fsm|Add5~0_combout\,
	cout => \fsm|Add5~1\);

-- Location: LCCOMB_X60_Y40_N4
\fsm|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add5~2_combout\ = (\valorAcc|Registo_N|dataOut\(2) & (!\fsm|Add5~1\)) # (!\valorAcc|Registo_N|dataOut\(2) & ((\fsm|Add5~1\) # (GND)))
-- \fsm|Add5~3\ = CARRY((!\fsm|Add5~1\) # (!\valorAcc|Registo_N|dataOut\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(2),
	datad => VCC,
	cin => \fsm|Add5~1\,
	combout => \fsm|Add5~2_combout\,
	cout => \fsm|Add5~3\);

-- Location: LCCOMB_X60_Y40_N6
\fsm|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add5~4_combout\ = (\valorAcc|Registo_N|dataOut\(3) & (\fsm|Add5~3\ $ (GND))) # (!\valorAcc|Registo_N|dataOut\(3) & (!\fsm|Add5~3\ & VCC))
-- \fsm|Add5~5\ = CARRY((\valorAcc|Registo_N|dataOut\(3) & !\fsm|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(3),
	datad => VCC,
	cin => \fsm|Add5~3\,
	combout => \fsm|Add5~4_combout\,
	cout => \fsm|Add5~5\);

-- Location: LCCOMB_X60_Y40_N8
\fsm|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add5~6_combout\ = (\valorAcc|Registo_N|dataOut\(4) & (!\fsm|Add5~5\)) # (!\valorAcc|Registo_N|dataOut\(4) & ((\fsm|Add5~5\) # (GND)))
-- \fsm|Add5~7\ = CARRY((!\fsm|Add5~5\) # (!\valorAcc|Registo_N|dataOut\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(4),
	datad => VCC,
	cin => \fsm|Add5~5\,
	combout => \fsm|Add5~6_combout\,
	cout => \fsm|Add5~7\);

-- Location: LCCOMB_X60_Y40_N10
\fsm|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add5~8_combout\ = (\valorAcc|Registo_N|dataOut\(5) & ((GND) # (!\fsm|Add5~7\))) # (!\valorAcc|Registo_N|dataOut\(5) & (\fsm|Add5~7\ $ (GND)))
-- \fsm|Add5~9\ = CARRY((\valorAcc|Registo_N|dataOut\(5)) # (!\fsm|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(5),
	datad => VCC,
	cin => \fsm|Add5~7\,
	combout => \fsm|Add5~8_combout\,
	cout => \fsm|Add5~9\);

-- Location: LCCOMB_X60_Y40_N12
\fsm|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add5~10_combout\ = (\valorAcc|Registo_N|dataOut\(6) & (\fsm|Add5~9\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(6) & (!\fsm|Add5~9\))
-- \fsm|Add5~11\ = CARRY((!\valorAcc|Registo_N|dataOut\(6) & !\fsm|Add5~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(6),
	datad => VCC,
	cin => \fsm|Add5~9\,
	combout => \fsm|Add5~10_combout\,
	cout => \fsm|Add5~11\);

-- Location: LCCOMB_X60_Y40_N14
\fsm|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add5~12_combout\ = (\valorAcc|Registo_N|dataOut\(7) & ((GND) # (!\fsm|Add5~11\))) # (!\valorAcc|Registo_N|dataOut\(7) & (\fsm|Add5~11\ $ (GND)))
-- \fsm|Add5~13\ = CARRY((\valorAcc|Registo_N|dataOut\(7)) # (!\fsm|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(7),
	datad => VCC,
	cin => \fsm|Add5~11\,
	combout => \fsm|Add5~12_combout\,
	cout => \fsm|Add5~13\);

-- Location: LCCOMB_X60_Y40_N16
\fsm|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add5~14_combout\ = (\valorAcc|Registo_N|dataOut\(8) & (\fsm|Add5~13\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(8) & (!\fsm|Add5~13\))
-- \fsm|Add5~15\ = CARRY((!\valorAcc|Registo_N|dataOut\(8) & !\fsm|Add5~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(8),
	datad => VCC,
	cin => \fsm|Add5~13\,
	combout => \fsm|Add5~14_combout\,
	cout => \fsm|Add5~15\);

-- Location: LCCOMB_X60_Y40_N18
\fsm|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add5~16_combout\ = (\valorAcc|Registo_N|dataOut\(9) & ((GND) # (!\fsm|Add5~15\))) # (!\valorAcc|Registo_N|dataOut\(9) & (\fsm|Add5~15\ $ (GND)))
-- \fsm|Add5~17\ = CARRY((\valorAcc|Registo_N|dataOut\(9)) # (!\fsm|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(9),
	datad => VCC,
	cin => \fsm|Add5~15\,
	combout => \fsm|Add5~16_combout\,
	cout => \fsm|Add5~17\);

-- Location: LCCOMB_X60_Y40_N20
\fsm|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add5~18_combout\ = (\valorAcc|Registo_N|dataOut\(10) & (\fsm|Add5~17\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(10) & (!\fsm|Add5~17\))
-- \fsm|Add5~19\ = CARRY((!\valorAcc|Registo_N|dataOut\(10) & !\fsm|Add5~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(10),
	datad => VCC,
	cin => \fsm|Add5~17\,
	combout => \fsm|Add5~18_combout\,
	cout => \fsm|Add5~19\);

-- Location: LCCOMB_X60_Y40_N22
\fsm|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add5~20_combout\ = (\valorAcc|Registo_N|dataOut\(11) & ((GND) # (!\fsm|Add5~19\))) # (!\valorAcc|Registo_N|dataOut\(11) & (\fsm|Add5~19\ $ (GND)))
-- \fsm|Add5~21\ = CARRY((\valorAcc|Registo_N|dataOut\(11)) # (!\fsm|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(11),
	datad => VCC,
	cin => \fsm|Add5~19\,
	combout => \fsm|Add5~20_combout\,
	cout => \fsm|Add5~21\);

-- Location: LCCOMB_X60_Y40_N24
\fsm|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add5~22_combout\ = (\valorAcc|Registo_N|dataOut\(12) & (\fsm|Add5~21\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(12) & (!\fsm|Add5~21\))
-- \fsm|Add5~23\ = CARRY((!\valorAcc|Registo_N|dataOut\(12) & !\fsm|Add5~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(12),
	datad => VCC,
	cin => \fsm|Add5~21\,
	combout => \fsm|Add5~22_combout\,
	cout => \fsm|Add5~23\);

-- Location: LCCOMB_X60_Y40_N26
\fsm|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add5~24_combout\ = \fsm|Add5~23\ $ (\valorAcc|Registo_N|dataOut\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \valorAcc|Registo_N|dataOut\(13),
	cin => \fsm|Add5~23\,
	combout => \fsm|Add5~24_combout\);

-- Location: LCCOMB_X57_Y40_N0
\fsm|s_display_centimos~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_centimos~1_combout\ = \valorAcc|Registo_N|dataOut\(0) $ (\fsm|Add5~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \valorAcc|Registo_N|dataOut\(0),
	datad => \fsm|Add5~24_combout\,
	combout => \fsm|s_display_centimos~1_combout\);

-- Location: LCCOMB_X57_Y40_N2
\fsm|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~0_combout\ = (\fsm|Add5~24_combout\ & (\fsm|s_display_centimos~1_combout\ $ (VCC))) # (!\fsm|Add5~24_combout\ & (\fsm|s_display_centimos~1_combout\ & VCC))
-- \fsm|Add3~1\ = CARRY((\fsm|Add5~24_combout\ & \fsm|s_display_centimos~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|s_display_centimos~1_combout\,
	datad => VCC,
	combout => \fsm|Add3~0_combout\,
	cout => \fsm|Add3~1\);

-- Location: LCCOMB_X57_Y40_N30
\fsm|s_display_centimos~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_centimos~2_combout\ = \fsm|Add3~0_combout\ $ (\fsm|Add5~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add3~0_combout\,
	datad => \fsm|Add5~24_combout\,
	combout => \fsm|s_display_centimos~2_combout\);

-- Location: LCCOMB_X58_Y42_N0
\fsm|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~0_combout\ = (\fsm|s_display_centimos~2_combout\ & (\fsm|Add5~24_combout\ $ (VCC))) # (!\fsm|s_display_centimos~2_combout\ & (\fsm|Add5~24_combout\ & VCC))
-- \fsm|Add4~1\ = CARRY((\fsm|s_display_centimos~2_combout\ & \fsm|Add5~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_display_centimos~2_combout\,
	datab => \fsm|Add5~24_combout\,
	datad => VCC,
	combout => \fsm|Add4~0_combout\,
	cout => \fsm|Add4~1\);

-- Location: LCCOMB_X62_Y41_N4
\fsm|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add8~0_combout\ = \valorAcc|Registo_N|dataOut\(1) $ (VCC)
-- \fsm|Add8~1\ = CARRY(\valorAcc|Registo_N|dataOut\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(1),
	datad => VCC,
	combout => \fsm|Add8~0_combout\,
	cout => \fsm|Add8~1\);

-- Location: LCCOMB_X62_Y41_N6
\fsm|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add8~2_combout\ = (\valorAcc|Registo_N|dataOut\(2) & (\fsm|Add8~1\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(2) & (!\fsm|Add8~1\))
-- \fsm|Add8~3\ = CARRY((!\valorAcc|Registo_N|dataOut\(2) & !\fsm|Add8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(2),
	datad => VCC,
	cin => \fsm|Add8~1\,
	combout => \fsm|Add8~2_combout\,
	cout => \fsm|Add8~3\);

-- Location: LCCOMB_X62_Y41_N8
\fsm|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add8~4_combout\ = (\valorAcc|Registo_N|dataOut\(3) & ((GND) # (!\fsm|Add8~3\))) # (!\valorAcc|Registo_N|dataOut\(3) & (\fsm|Add8~3\ $ (GND)))
-- \fsm|Add8~5\ = CARRY((\valorAcc|Registo_N|dataOut\(3)) # (!\fsm|Add8~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(3),
	datad => VCC,
	cin => \fsm|Add8~3\,
	combout => \fsm|Add8~4_combout\,
	cout => \fsm|Add8~5\);

-- Location: LCCOMB_X62_Y41_N10
\fsm|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add8~6_combout\ = (\valorAcc|Registo_N|dataOut\(4) & (!\fsm|Add8~5\)) # (!\valorAcc|Registo_N|dataOut\(4) & ((\fsm|Add8~5\) # (GND)))
-- \fsm|Add8~7\ = CARRY((!\fsm|Add8~5\) # (!\valorAcc|Registo_N|dataOut\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(4),
	datad => VCC,
	cin => \fsm|Add8~5\,
	combout => \fsm|Add8~6_combout\,
	cout => \fsm|Add8~7\);

-- Location: LCCOMB_X62_Y41_N12
\fsm|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add8~8_combout\ = (\valorAcc|Registo_N|dataOut\(5) & (\fsm|Add8~7\ $ (GND))) # (!\valorAcc|Registo_N|dataOut\(5) & (!\fsm|Add8~7\ & VCC))
-- \fsm|Add8~9\ = CARRY((\valorAcc|Registo_N|dataOut\(5) & !\fsm|Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(5),
	datad => VCC,
	cin => \fsm|Add8~7\,
	combout => \fsm|Add8~8_combout\,
	cout => \fsm|Add8~9\);

-- Location: LCCOMB_X62_Y41_N14
\fsm|Add8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add8~10_combout\ = (\valorAcc|Registo_N|dataOut\(6) & (\fsm|Add8~9\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(6) & (!\fsm|Add8~9\))
-- \fsm|Add8~11\ = CARRY((!\valorAcc|Registo_N|dataOut\(6) & !\fsm|Add8~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(6),
	datad => VCC,
	cin => \fsm|Add8~9\,
	combout => \fsm|Add8~10_combout\,
	cout => \fsm|Add8~11\);

-- Location: LCCOMB_X62_Y41_N16
\fsm|Add8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add8~12_combout\ = (\valorAcc|Registo_N|dataOut\(7) & ((GND) # (!\fsm|Add8~11\))) # (!\valorAcc|Registo_N|dataOut\(7) & (\fsm|Add8~11\ $ (GND)))
-- \fsm|Add8~13\ = CARRY((\valorAcc|Registo_N|dataOut\(7)) # (!\fsm|Add8~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(7),
	datad => VCC,
	cin => \fsm|Add8~11\,
	combout => \fsm|Add8~12_combout\,
	cout => \fsm|Add8~13\);

-- Location: LCCOMB_X62_Y41_N18
\fsm|Add8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add8~14_combout\ = (\valorAcc|Registo_N|dataOut\(8) & (\fsm|Add8~13\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(8) & (!\fsm|Add8~13\))
-- \fsm|Add8~15\ = CARRY((!\valorAcc|Registo_N|dataOut\(8) & !\fsm|Add8~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(8),
	datad => VCC,
	cin => \fsm|Add8~13\,
	combout => \fsm|Add8~14_combout\,
	cout => \fsm|Add8~15\);

-- Location: LCCOMB_X62_Y41_N20
\fsm|Add8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add8~16_combout\ = (\valorAcc|Registo_N|dataOut\(9) & ((GND) # (!\fsm|Add8~15\))) # (!\valorAcc|Registo_N|dataOut\(9) & (\fsm|Add8~15\ $ (GND)))
-- \fsm|Add8~17\ = CARRY((\valorAcc|Registo_N|dataOut\(9)) # (!\fsm|Add8~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(9),
	datad => VCC,
	cin => \fsm|Add8~15\,
	combout => \fsm|Add8~16_combout\,
	cout => \fsm|Add8~17\);

-- Location: LCCOMB_X62_Y41_N22
\fsm|Add8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add8~18_combout\ = (\valorAcc|Registo_N|dataOut\(10) & (\fsm|Add8~17\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(10) & (!\fsm|Add8~17\))
-- \fsm|Add8~19\ = CARRY((!\valorAcc|Registo_N|dataOut\(10) & !\fsm|Add8~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(10),
	datad => VCC,
	cin => \fsm|Add8~17\,
	combout => \fsm|Add8~18_combout\,
	cout => \fsm|Add8~19\);

-- Location: LCCOMB_X62_Y41_N24
\fsm|Add8~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add8~20_combout\ = (\valorAcc|Registo_N|dataOut\(11) & ((GND) # (!\fsm|Add8~19\))) # (!\valorAcc|Registo_N|dataOut\(11) & (\fsm|Add8~19\ $ (GND)))
-- \fsm|Add8~21\ = CARRY((\valorAcc|Registo_N|dataOut\(11)) # (!\fsm|Add8~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(11),
	datad => VCC,
	cin => \fsm|Add8~19\,
	combout => \fsm|Add8~20_combout\,
	cout => \fsm|Add8~21\);

-- Location: LCCOMB_X62_Y41_N26
\fsm|Add8~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add8~22_combout\ = (\valorAcc|Registo_N|dataOut\(12) & (\fsm|Add8~21\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(12) & (!\fsm|Add8~21\))
-- \fsm|Add8~23\ = CARRY((!\valorAcc|Registo_N|dataOut\(12) & !\fsm|Add8~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(12),
	datad => VCC,
	cin => \fsm|Add8~21\,
	combout => \fsm|Add8~22_combout\,
	cout => \fsm|Add8~23\);

-- Location: LCCOMB_X62_Y41_N28
\fsm|Add8~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add8~24_combout\ = \fsm|Add8~23\ $ (\valorAcc|Registo_N|dataOut\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \valorAcc|Registo_N|dataOut\(13),
	cin => \fsm|Add8~23\,
	combout => \fsm|Add8~24_combout\);

-- Location: LCCOMB_X59_Y39_N0
\fsm|s_display_centimos~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_centimos~3_combout\ = \fsm|Add8~24_combout\ $ (\valorAcc|Registo_N|dataOut\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add8~24_combout\,
	datad => \valorAcc|Registo_N|dataOut\(0),
	combout => \fsm|s_display_centimos~3_combout\);

-- Location: LCCOMB_X59_Y39_N4
\fsm|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~0_combout\ = (\fsm|Add8~24_combout\ & (\fsm|s_display_centimos~3_combout\ $ (VCC))) # (!\fsm|Add8~24_combout\ & (\fsm|s_display_centimos~3_combout\ & VCC))
-- \fsm|Add6~1\ = CARRY((\fsm|Add8~24_combout\ & \fsm|s_display_centimos~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|s_display_centimos~3_combout\,
	datad => VCC,
	combout => \fsm|Add6~0_combout\,
	cout => \fsm|Add6~1\);

-- Location: LCCOMB_X59_Y39_N2
\fsm|s_display_centimos~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_centimos~4_combout\ = \fsm|Add8~24_combout\ $ (\fsm|Add6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add8~24_combout\,
	datac => \fsm|Add6~0_combout\,
	combout => \fsm|s_display_centimos~4_combout\);

-- Location: LCCOMB_X60_Y39_N0
\fsm|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~0_combout\ = (\fsm|s_display_centimos~4_combout\ & (\fsm|Add8~24_combout\ $ (VCC))) # (!\fsm|s_display_centimos~4_combout\ & (\fsm|Add8~24_combout\ & VCC))
-- \fsm|Add7~1\ = CARRY((\fsm|s_display_centimos~4_combout\ & \fsm|Add8~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_display_centimos~4_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	combout => \fsm|Add7~0_combout\,
	cout => \fsm|Add7~1\);

-- Location: LCCOMB_X59_Y42_N26
\fsm|Selector13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector13~11_combout\ = (\fsm|s_display_centimos~7_combout\ & (\fsm|comb_proc~2_combout\ & ((\fsm|Add7~0_combout\)))) # (!\fsm|s_display_centimos~7_combout\ & (((\fsm|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_display_centimos~7_combout\,
	datab => \fsm|comb_proc~2_combout\,
	datac => \fsm|Add4~0_combout\,
	datad => \fsm|Add7~0_combout\,
	combout => \fsm|Selector13~11_combout\);

-- Location: LCCOMB_X62_Y40_N0
\fsm|Add11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~0_combout\ = \valorAcc|Registo_N|dataOut\(0) $ (VCC)
-- \fsm|Add11~1\ = CARRY(\valorAcc|Registo_N|dataOut\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(0),
	datad => VCC,
	combout => \fsm|Add11~0_combout\,
	cout => \fsm|Add11~1\);

-- Location: LCCOMB_X62_Y40_N2
\fsm|Add11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~2_combout\ = (\valorAcc|Registo_N|dataOut\(1) & (\fsm|Add11~1\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(1) & (!\fsm|Add11~1\))
-- \fsm|Add11~3\ = CARRY((!\valorAcc|Registo_N|dataOut\(1) & !\fsm|Add11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(1),
	datad => VCC,
	cin => \fsm|Add11~1\,
	combout => \fsm|Add11~2_combout\,
	cout => \fsm|Add11~3\);

-- Location: LCCOMB_X62_Y40_N4
\fsm|Add11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~4_combout\ = (\valorAcc|Registo_N|dataOut\(2) & (\fsm|Add11~3\ $ (GND))) # (!\valorAcc|Registo_N|dataOut\(2) & (!\fsm|Add11~3\ & VCC))
-- \fsm|Add11~5\ = CARRY((\valorAcc|Registo_N|dataOut\(2) & !\fsm|Add11~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(2),
	datad => VCC,
	cin => \fsm|Add11~3\,
	combout => \fsm|Add11~4_combout\,
	cout => \fsm|Add11~5\);

-- Location: LCCOMB_X62_Y40_N6
\fsm|Add11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~6_combout\ = (\valorAcc|Registo_N|dataOut\(3) & (!\fsm|Add11~5\)) # (!\valorAcc|Registo_N|dataOut\(3) & ((\fsm|Add11~5\) # (GND)))
-- \fsm|Add11~7\ = CARRY((!\fsm|Add11~5\) # (!\valorAcc|Registo_N|dataOut\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(3),
	datad => VCC,
	cin => \fsm|Add11~5\,
	combout => \fsm|Add11~6_combout\,
	cout => \fsm|Add11~7\);

-- Location: LCCOMB_X62_Y40_N8
\fsm|Add11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~8_combout\ = (\valorAcc|Registo_N|dataOut\(4) & ((GND) # (!\fsm|Add11~7\))) # (!\valorAcc|Registo_N|dataOut\(4) & (\fsm|Add11~7\ $ (GND)))
-- \fsm|Add11~9\ = CARRY((\valorAcc|Registo_N|dataOut\(4)) # (!\fsm|Add11~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(4),
	datad => VCC,
	cin => \fsm|Add11~7\,
	combout => \fsm|Add11~8_combout\,
	cout => \fsm|Add11~9\);

-- Location: LCCOMB_X62_Y40_N10
\fsm|Add11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~10_combout\ = (\valorAcc|Registo_N|dataOut\(5) & (!\fsm|Add11~9\)) # (!\valorAcc|Registo_N|dataOut\(5) & ((\fsm|Add11~9\) # (GND)))
-- \fsm|Add11~11\ = CARRY((!\fsm|Add11~9\) # (!\valorAcc|Registo_N|dataOut\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(5),
	datad => VCC,
	cin => \fsm|Add11~9\,
	combout => \fsm|Add11~10_combout\,
	cout => \fsm|Add11~11\);

-- Location: LCCOMB_X62_Y40_N12
\fsm|Add11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~12_combout\ = (\valorAcc|Registo_N|dataOut\(6) & ((GND) # (!\fsm|Add11~11\))) # (!\valorAcc|Registo_N|dataOut\(6) & (\fsm|Add11~11\ $ (GND)))
-- \fsm|Add11~13\ = CARRY((\valorAcc|Registo_N|dataOut\(6)) # (!\fsm|Add11~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(6),
	datad => VCC,
	cin => \fsm|Add11~11\,
	combout => \fsm|Add11~12_combout\,
	cout => \fsm|Add11~13\);

-- Location: LCCOMB_X62_Y40_N14
\fsm|Add11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~14_combout\ = (\valorAcc|Registo_N|dataOut\(7) & (\fsm|Add11~13\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(7) & (!\fsm|Add11~13\))
-- \fsm|Add11~15\ = CARRY((!\valorAcc|Registo_N|dataOut\(7) & !\fsm|Add11~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(7),
	datad => VCC,
	cin => \fsm|Add11~13\,
	combout => \fsm|Add11~14_combout\,
	cout => \fsm|Add11~15\);

-- Location: LCCOMB_X62_Y40_N16
\fsm|Add11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~16_combout\ = (\valorAcc|Registo_N|dataOut\(8) & ((GND) # (!\fsm|Add11~15\))) # (!\valorAcc|Registo_N|dataOut\(8) & (\fsm|Add11~15\ $ (GND)))
-- \fsm|Add11~17\ = CARRY((\valorAcc|Registo_N|dataOut\(8)) # (!\fsm|Add11~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(8),
	datad => VCC,
	cin => \fsm|Add11~15\,
	combout => \fsm|Add11~16_combout\,
	cout => \fsm|Add11~17\);

-- Location: LCCOMB_X62_Y40_N18
\fsm|Add11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~18_combout\ = (\valorAcc|Registo_N|dataOut\(9) & (\fsm|Add11~17\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(9) & (!\fsm|Add11~17\))
-- \fsm|Add11~19\ = CARRY((!\valorAcc|Registo_N|dataOut\(9) & !\fsm|Add11~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(9),
	datad => VCC,
	cin => \fsm|Add11~17\,
	combout => \fsm|Add11~18_combout\,
	cout => \fsm|Add11~19\);

-- Location: LCCOMB_X62_Y40_N20
\fsm|Add11~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~20_combout\ = (\valorAcc|Registo_N|dataOut\(10) & ((GND) # (!\fsm|Add11~19\))) # (!\valorAcc|Registo_N|dataOut\(10) & (\fsm|Add11~19\ $ (GND)))
-- \fsm|Add11~21\ = CARRY((\valorAcc|Registo_N|dataOut\(10)) # (!\fsm|Add11~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(10),
	datad => VCC,
	cin => \fsm|Add11~19\,
	combout => \fsm|Add11~20_combout\,
	cout => \fsm|Add11~21\);

-- Location: LCCOMB_X62_Y40_N22
\fsm|Add11~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~22_combout\ = (\valorAcc|Registo_N|dataOut\(11) & (\fsm|Add11~21\ & VCC)) # (!\valorAcc|Registo_N|dataOut\(11) & (!\fsm|Add11~21\))
-- \fsm|Add11~23\ = CARRY((!\valorAcc|Registo_N|dataOut\(11) & !\fsm|Add11~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(11),
	datad => VCC,
	cin => \fsm|Add11~21\,
	combout => \fsm|Add11~22_combout\,
	cout => \fsm|Add11~23\);

-- Location: LCCOMB_X62_Y40_N24
\fsm|Add11~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~24_combout\ = (\valorAcc|Registo_N|dataOut\(12) & ((GND) # (!\fsm|Add11~23\))) # (!\valorAcc|Registo_N|dataOut\(12) & (\fsm|Add11~23\ $ (GND)))
-- \fsm|Add11~25\ = CARRY((\valorAcc|Registo_N|dataOut\(12)) # (!\fsm|Add11~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valorAcc|Registo_N|dataOut\(12),
	datad => VCC,
	cin => \fsm|Add11~23\,
	combout => \fsm|Add11~24_combout\,
	cout => \fsm|Add11~25\);

-- Location: LCCOMB_X62_Y40_N26
\fsm|Add11~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add11~26_combout\ = \fsm|Add11~25\ $ (!\valorAcc|Registo_N|dataOut\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \valorAcc|Registo_N|dataOut\(13),
	cin => \fsm|Add11~25\,
	combout => \fsm|Add11~26_combout\);

-- Location: LCCOMB_X65_Y35_N28
\fsm|s_display_centimos~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_centimos~5_combout\ = \fsm|Add11~26_combout\ $ (\fsm|Add11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|Add11~0_combout\,
	combout => \fsm|s_display_centimos~5_combout\);

-- Location: LCCOMB_X65_Y35_N0
\fsm|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~0_combout\ = (\fsm|s_display_centimos~5_combout\ & (\fsm|Add11~26_combout\ $ (VCC))) # (!\fsm|s_display_centimos~5_combout\ & (\fsm|Add11~26_combout\ & VCC))
-- \fsm|Add9~1\ = CARRY((\fsm|s_display_centimos~5_combout\ & \fsm|Add11~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_display_centimos~5_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	combout => \fsm|Add9~0_combout\,
	cout => \fsm|Add9~1\);

-- Location: LCCOMB_X65_Y35_N30
\fsm|s_display_centimos~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_centimos~6_combout\ = \fsm|Add11~26_combout\ $ (\fsm|Add9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|Add9~0_combout\,
	combout => \fsm|s_display_centimos~6_combout\);

-- Location: LCCOMB_X66_Y37_N0
\fsm|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~0_combout\ = (\fsm|Add11~26_combout\ & (\fsm|s_display_centimos~6_combout\ $ (VCC))) # (!\fsm|Add11~26_combout\ & (\fsm|s_display_centimos~6_combout\ & VCC))
-- \fsm|Add10~1\ = CARRY((\fsm|Add11~26_combout\ & \fsm|s_display_centimos~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|s_display_centimos~6_combout\,
	datad => VCC,
	combout => \fsm|Add10~0_combout\,
	cout => \fsm|Add10~1\);

-- Location: LCCOMB_X58_Y43_N10
\fsm|Selector13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector13~17_combout\ = (\fsm|Equal4~0_combout\ & (\fsm|s_produto~2_combout\ & (\fsm|s_display_centimos~7_combout\ & !\fsm|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Equal4~0_combout\,
	datab => \fsm|s_produto~2_combout\,
	datac => \fsm|s_display_centimos~7_combout\,
	datad => \fsm|Equal3~0_combout\,
	combout => \fsm|Selector13~17_combout\);

-- Location: LCCOMB_X58_Y43_N12
\fsm|Selector13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector13~10_combout\ = (\fsm|Selector13~17_combout\ & ((\fsm|LessThan3~1_combout\ & (\fsm|Add11~0_combout\)) # (!\fsm|LessThan3~1_combout\ & ((\fsm|Add10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~0_combout\,
	datab => \fsm|Add10~0_combout\,
	datac => \fsm|Selector13~17_combout\,
	datad => \fsm|LessThan3~1_combout\,
	combout => \fsm|Selector13~10_combout\);

-- Location: LCCOMB_X58_Y43_N18
\fsm|Selector13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector13~12_combout\ = (\fsm|Selector13~10_combout\) # ((\fsm|LessThan3~1_combout\ & (\fsm|Selector13~18_combout\)) # (!\fsm|LessThan3~1_combout\ & ((\fsm|Selector13~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan3~1_combout\,
	datab => \fsm|Selector13~18_combout\,
	datac => \fsm|Selector13~11_combout\,
	datad => \fsm|Selector13~10_combout\,
	combout => \fsm|Selector13~12_combout\);

-- Location: LCCOMB_X62_Y43_N22
\fsm|Selector13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector13~13_combout\ = (\fsm|s_currentState.CAPPU~q\) # ((\fsm|s_currentState.FREEZE~q\) # ((\fsm|s_currentState.LEVANTAMENTO~q\ & \fsm|Selector13~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_currentState.CAPPU~q\,
	datab => \fsm|s_currentState.FREEZE~q\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|Selector13~12_combout\,
	combout => \fsm|Selector13~13_combout\);

-- Location: LCCOMB_X63_Y44_N28
\fsm|Selector13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector13~14_combout\ = (\fsm|comb_proc~15_combout\ & (!\fsm|LessThan1~4_combout\)) # (!\fsm|comb_proc~15_combout\ & (((!\fsm|LessThan2~4_combout\ & \fsm|comb_proc~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan1~4_combout\,
	datab => \fsm|LessThan2~4_combout\,
	datac => \fsm|comb_proc~15_combout\,
	datad => \fsm|comb_proc~12_combout\,
	combout => \fsm|Selector13~14_combout\);

-- Location: LCCOMB_X65_Y44_N28
\fsm|Selector13~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector13~19_combout\ = (\fsm|comb_proc~6_combout\ & (!\fsm|LessThan0~4_combout\)) # (!\fsm|comb_proc~6_combout\ & ((\fsm|comb_proc~9_combout\ & (!\fsm|LessThan0~4_combout\)) # (!\fsm|comb_proc~9_combout\ & ((\fsm|Selector13~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~6_combout\,
	datab => \fsm|LessThan0~4_combout\,
	datac => \fsm|Selector13~14_combout\,
	datad => \fsm|comb_proc~9_combout\,
	combout => \fsm|Selector13~19_combout\);

-- Location: LCCOMB_X65_Y44_N10
\fsm|s_display_centimos~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_centimos~9_combout\ = \valorAcc|Registo_N|dataOut\(0) $ (((\fsm|comb_proc~6_combout\) # ((\fsm|comb_proc~15_combout\) # (\fsm|comb_proc~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~6_combout\,
	datab => \valorAcc|Registo_N|dataOut\(0),
	datac => \fsm|comb_proc~15_combout\,
	datad => \fsm|comb_proc~9_combout\,
	combout => \fsm|s_display_centimos~9_combout\);

-- Location: LCCOMB_X65_Y44_N20
\fsm|Selector13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector13~15_combout\ = (\fsm|Selector13~13_combout\) # ((\fsm|Selector13~19_combout\ & (\fsm|s_currentState.PAY~q\ & !\fsm|s_display_centimos~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Selector13~13_combout\,
	datab => \fsm|Selector13~19_combout\,
	datac => \fsm|s_currentState.PAY~q\,
	datad => \fsm|s_display_centimos~9_combout\,
	combout => \fsm|Selector13~15_combout\);

-- Location: LCCOMB_X63_Y43_N30
\fsm|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector27~0_combout\ = (\fsm|s_produto~2_combout\ & (!\fsm|LessThan3~1_combout\ & (\fsm|s_currentState.LEVANTAMENTO~q\ & !\fsm|centimo[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_produto~2_combout\,
	datab => \fsm|LessThan3~1_combout\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|centimo[10]~0_combout\,
	combout => \fsm|Selector27~0_combout\);

-- Location: LCCOMB_X57_Y44_N0
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ = (\fsm|Add8~24_combout\ & (!\fsm|Add8~2_combout\ & (!\valorAcc|Registo_N|dataOut\(0) & !\fsm|Add8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~2_combout\,
	datac => \valorAcc|Registo_N|dataOut\(0),
	datad => \fsm|Add8~0_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\);

-- Location: LCCOMB_X57_Y44_N26
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & ((\fsm|Add8~24_combout\ & (!\fsm|Add8~4_combout\ & !\fsm|Add8~6_combout\)) # (!\fsm|Add8~24_combout\ & (\fsm|Add8~4_combout\ 
-- & \fsm|Add8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~4_combout\,
	datac => \fsm|Add8~6_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\);

-- Location: LCCOMB_X59_Y41_N0
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & ((\fsm|Add8~8_combout\ & (\fsm|Add8~10_combout\ & !\fsm|Add8~24_combout\)) # (!\fsm|Add8~8_combout\ & 
-- (!\fsm|Add8~10_combout\ & \fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~8_combout\,
	datab => \fsm|Add8~10_combout\,
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \fsm|Add8~24_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\);

-- Location: LCCOMB_X58_Y41_N24
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & ((\fsm|Add8~24_combout\ & (!\fsm|Add8~12_combout\ & !\fsm|Add8~14_combout\)) # (!\fsm|Add8~24_combout\ & 
-- (\fsm|Add8~12_combout\ & \fsm|Add8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~12_combout\,
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datad => \fsm|Add8~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\);

-- Location: LCCOMB_X59_Y41_N14
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ & ((\fsm|Add8~16_combout\ & (\fsm|Add8~18_combout\ & !\fsm|Add8~24_combout\)) # (!\fsm|Add8~16_combout\ & 
-- (!\fsm|Add8~18_combout\ & \fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datab => \fsm|Add8~16_combout\,
	datac => \fsm|Add8~18_combout\,
	datad => \fsm|Add8~24_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\);

-- Location: LCCOMB_X60_Y41_N20
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ & ((\fsm|Add8~24_combout\ & (!\fsm|Add8~20_combout\ & !\fsm|Add8~22_combout\)) # (!\fsm|Add8~24_combout\ & 
-- (\fsm|Add8~20_combout\ & \fsm|Add8~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	datab => \fsm|Add8~24_combout\,
	datac => \fsm|Add8~20_combout\,
	datad => \fsm|Add8~22_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\);

-- Location: LCCOMB_X60_Y41_N2
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ = \fsm|Add8~22_combout\ $ (((\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ & ((\fsm|Add8~20_combout\))) # (!\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ & 
-- (\fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	datab => \fsm|Add8~24_combout\,
	datac => \fsm|Add8~20_combout\,
	datad => \fsm|Add8~22_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\);

-- Location: LCCOMB_X60_Y41_N0
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ = \fsm|Add8~24_combout\ $ (\fsm|Add8~20_combout\ $ (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add8~24_combout\,
	datac => \fsm|Add8~20_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\);

-- Location: LCCOMB_X58_Y41_N30
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ = \fsm|Add8~18_combout\ $ (((\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ & ((\fsm|Add8~16_combout\))) # (!\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ & 
-- (\fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~16_combout\,
	datac => \fsm|Add8~18_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\);

-- Location: LCCOMB_X58_Y41_N0
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\ = \fsm|Add8~16_combout\ $ (\fsm|Add8~24_combout\ $ (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add8~16_combout\,
	datac => \fsm|Add8~24_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\);

-- Location: LCCOMB_X60_Y41_N4
\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\ $ (VCC)
-- \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\,
	datad => VCC,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X60_Y41_N6
\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ & (\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # 
-- (!\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X60_Y41_N8
\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ & ((GND) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # 
-- (!\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ & (\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X60_Y41_N10
\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X60_Y41_N12
\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ & (\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # 
-- (!\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X60_Y41_N14
\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X60_Y41_N16
\fsm|Div1|auto_generated|divider|divider|StageOut[60]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[60]~111_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[60]~111_combout\);

-- Location: LCCOMB_X60_Y41_N18
\fsm|Div1|auto_generated|divider|divider|StageOut[60]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[60]~110_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[60]~110_combout\);

-- Location: LCCOMB_X61_Y41_N28
\fsm|Div1|auto_generated|divider|divider|StageOut[59]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[59]~113_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[59]~113_combout\);

-- Location: LCCOMB_X60_Y41_N30
\fsm|Div1|auto_generated|divider|divider|StageOut[59]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[59]~112_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[59]~112_combout\);

-- Location: LCCOMB_X60_Y41_N26
\fsm|Div1|auto_generated|divider|divider|StageOut[58]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[58]~181_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Add8~20_combout\ $ (\fsm|Add8~24_combout\ $ 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~20_combout\,
	datab => \fsm|Add8~24_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[58]~181_combout\);

-- Location: LCCOMB_X61_Y41_N18
\fsm|Div1|auto_generated|divider|divider|StageOut[58]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[58]~114_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[58]~114_combout\);

-- Location: LCCOMB_X58_Y41_N6
\fsm|Div1|auto_generated|divider|divider|StageOut[57]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[57]~115_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[57]~115_combout\);

-- Location: LCCOMB_X60_Y41_N28
\fsm|Div1|auto_generated|divider|divider|StageOut[57]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[57]~116_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[57]~116_combout\);

-- Location: LCCOMB_X61_Y41_N26
\fsm|Div1|auto_generated|divider|divider|StageOut[56]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[56]~117_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[56]~117_combout\);

-- Location: LCCOMB_X58_Y41_N12
\fsm|Div1|auto_generated|divider|divider|StageOut[56]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[56]~182_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Add8~16_combout\ $ (\fsm|Add8~24_combout\ $ 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \fsm|Add8~16_combout\,
	datac => \fsm|Add8~24_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[56]~182_combout\);

-- Location: LCCOMB_X59_Y42_N30
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\ = \fsm|Add8~14_combout\ $ (((\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & ((\fsm|Add8~12_combout\))) # (!\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & 
-- (\fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~14_combout\,
	datac => \fsm|Add8~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\);

-- Location: LCCOMB_X61_Y41_N22
\fsm|Div1|auto_generated|divider|divider|StageOut[55]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[55]~119_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[55]~119_combout\);

-- Location: LCCOMB_X61_Y41_N20
\fsm|Div1|auto_generated|divider|divider|StageOut[55]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[55]~118_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[55]~118_combout\);

-- Location: LCCOMB_X61_Y41_N4
\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\fsm|Div1|auto_generated|divider|divider|StageOut[55]~119_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[55]~118_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[55]~119_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[55]~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[55]~119_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[55]~118_combout\,
	datad => VCC,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X61_Y41_N6
\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[56]~117_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[56]~182_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[56]~117_combout\ & 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[56]~182_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[56]~117_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[56]~182_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[56]~117_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[56]~182_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X61_Y41_N8
\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\fsm|Div1|auto_generated|divider|divider|StageOut[57]~115_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[57]~116_combout\))))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[57]~115_combout\) # 
-- ((\fsm|Div1|auto_generated|divider|divider|StageOut[57]~116_combout\) # (GND))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[57]~115_combout\) # ((\fsm|Div1|auto_generated|divider|divider|StageOut[57]~116_combout\) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[57]~115_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[57]~116_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X61_Y41_N10
\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\fsm|Div1|auto_generated|divider|divider|StageOut[58]~181_combout\ & (((!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[58]~181_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[58]~114_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[58]~114_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\fsm|Div1|auto_generated|divider|divider|StageOut[58]~181_combout\ & !\fsm|Div1|auto_generated|divider|divider|StageOut[58]~114_combout\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[58]~181_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[58]~114_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X61_Y41_N12
\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[59]~113_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[59]~112_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\fsm|Div1|auto_generated|divider|divider|StageOut[59]~113_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[59]~112_combout\)))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[59]~113_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[59]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[59]~113_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[59]~112_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X61_Y41_N14
\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[60]~111_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[60]~110_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[60]~111_combout\ & 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[60]~110_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[60]~111_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[60]~110_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[60]~111_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[60]~110_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X61_Y41_N16
\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X60_Y41_N24
\fsm|Div1|auto_generated|divider|divider|StageOut[70]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[70]~212_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\)) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[70]~212_combout\);

-- Location: LCCOMB_X61_Y41_N24
\fsm|Div1|auto_generated|divider|divider|StageOut[70]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[70]~120_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[70]~120_combout\);

-- Location: LCCOMB_X61_Y41_N2
\fsm|Div1|auto_generated|divider|divider|StageOut[69]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[69]~213_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\)) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[69]~213_combout\);

-- Location: LCCOMB_X61_Y42_N20
\fsm|Div1|auto_generated|divider|divider|StageOut[69]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[69]~121_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[69]~121_combout\);

-- Location: LCCOMB_X61_Y41_N30
\fsm|Div1|auto_generated|divider|divider|StageOut[68]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[68]~183_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[58]~181_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|StageOut[58]~181_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[68]~183_combout\);

-- Location: LCCOMB_X61_Y42_N26
\fsm|Div1|auto_generated|divider|divider|StageOut[68]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[68]~122_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[68]~122_combout\);

-- Location: LCCOMB_X60_Y41_N22
\fsm|Div1|auto_generated|divider|divider|StageOut[67]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[67]~214_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\)) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[67]~214_combout\);

-- Location: LCCOMB_X61_Y42_N28
\fsm|Div1|auto_generated|divider|divider|StageOut[67]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[67]~123_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[67]~123_combout\);

-- Location: LCCOMB_X61_Y41_N0
\fsm|Div1|auto_generated|divider|divider|StageOut[66]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[66]~184_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[56]~182_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[56]~182_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[66]~184_combout\);

-- Location: LCCOMB_X61_Y42_N18
\fsm|Div1|auto_generated|divider|divider|StageOut[66]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[66]~124_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[66]~124_combout\);

-- Location: LCCOMB_X59_Y42_N20
\fsm|Div1|auto_generated|divider|divider|StageOut[65]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[65]~125_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[65]~125_combout\);

-- Location: LCCOMB_X61_Y42_N0
\fsm|Div1|auto_generated|divider|divider|StageOut[65]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[65]~126_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[65]~126_combout\);

-- Location: LCCOMB_X59_Y42_N22
\fsm|Div1|auto_generated|divider|divider|StageOut[64]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[64]~127_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Add8~12_combout\ $ (\fsm|Add8~24_combout\ $ 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Add8~12_combout\,
	datac => \fsm|Add8~24_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[64]~127_combout\);

-- Location: LCCOMB_X59_Y42_N14
\fsm|Div1|auto_generated|divider|divider|StageOut[54]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[54]~129_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Add8~24_combout\ $ (\fsm|Add8~12_combout\ $ 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~12_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[54]~129_combout\);

-- Location: LCCOMB_X59_Y42_N28
\fsm|Div1|auto_generated|divider|divider|StageOut[54]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[54]~128_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Add8~24_combout\ $ (\fsm|Add8~12_combout\ $ 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~12_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[54]~128_combout\);

-- Location: LCCOMB_X59_Y42_N12
\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\fsm|Div1|auto_generated|divider|divider|StageOut[54]~129_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[54]~128_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|StageOut[54]~129_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[54]~128_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X59_Y42_N24
\fsm|Div1|auto_generated|divider|divider|StageOut[64]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[64]~130_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[64]~130_combout\);

-- Location: LCCOMB_X61_Y42_N2
\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\fsm|Div1|auto_generated|divider|divider|StageOut[64]~127_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[64]~130_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[64]~127_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[64]~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[64]~127_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[64]~130_combout\,
	datad => VCC,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X61_Y42_N4
\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[65]~125_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[65]~126_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[65]~125_combout\ & 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[65]~126_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[65]~125_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[65]~126_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[65]~125_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[65]~126_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X61_Y42_N6
\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\fsm|Div1|auto_generated|divider|divider|StageOut[66]~184_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[66]~124_combout\))))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[66]~184_combout\) # 
-- ((\fsm|Div1|auto_generated|divider|divider|StageOut[66]~124_combout\) # (GND))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[66]~184_combout\) # ((\fsm|Div1|auto_generated|divider|divider|StageOut[66]~124_combout\) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[66]~184_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[66]~124_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X61_Y42_N8
\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\fsm|Div1|auto_generated|divider|divider|StageOut[67]~214_combout\ & (((!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[67]~214_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[67]~123_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[67]~123_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\fsm|Div1|auto_generated|divider|divider|StageOut[67]~214_combout\ & !\fsm|Div1|auto_generated|divider|divider|StageOut[67]~123_combout\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[67]~214_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[67]~123_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X61_Y42_N10
\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[68]~183_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[68]~122_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\fsm|Div1|auto_generated|divider|divider|StageOut[68]~183_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[68]~122_combout\)))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[68]~183_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[68]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[68]~183_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[68]~122_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X61_Y42_N12
\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[69]~213_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[69]~121_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[69]~213_combout\ & 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[69]~121_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[69]~213_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[69]~121_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[69]~213_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[69]~121_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X61_Y42_N14
\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[70]~212_combout\) # ((\fsm|Div1|auto_generated|divider|divider|StageOut[70]~120_combout\) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[70]~212_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[70]~120_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\);

-- Location: LCCOMB_X61_Y42_N16
\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X60_Y42_N0
\fsm|Div1|auto_generated|divider|divider|StageOut[79]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[79]~131_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[79]~131_combout\);

-- Location: LCCOMB_X61_Y42_N22
\fsm|Div1|auto_generated|divider|divider|StageOut[79]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[79]~185_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[69]~213_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[69]~213_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[79]~185_combout\);

-- Location: LCCOMB_X60_Y42_N6
\fsm|Div1|auto_generated|divider|divider|StageOut[78]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\);

-- Location: LCCOMB_X61_Y42_N24
\fsm|Div1|auto_generated|divider|divider|StageOut[78]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[68]~183_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[68]~183_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\);

-- Location: LCCOMB_X60_Y45_N10
\fsm|Div1|auto_generated|divider|divider|StageOut[77]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[77]~133_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[77]~133_combout\);

-- Location: LCCOMB_X60_Y45_N12
\fsm|Div1|auto_generated|divider|divider|StageOut[77]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[67]~214_combout\) # 
-- ((\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|StageOut[67]~214_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\);

-- Location: LCCOMB_X61_Y42_N30
\fsm|Div1|auto_generated|divider|divider|StageOut[76]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[76]~188_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[66]~184_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[66]~184_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[76]~188_combout\);

-- Location: LCCOMB_X60_Y42_N4
\fsm|Div1|auto_generated|divider|divider|StageOut[76]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[76]~134_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[76]~134_combout\);

-- Location: LCCOMB_X59_Y42_N10
\fsm|Div1|auto_generated|divider|divider|StageOut[75]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[75]~215_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\)) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[75]~215_combout\);

-- Location: LCCOMB_X59_Y42_N6
\fsm|Div1|auto_generated|divider|divider|StageOut[75]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[75]~135_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[75]~135_combout\);

-- Location: LCCOMB_X59_Y42_N8
\fsm|Div1|auto_generated|divider|divider|StageOut[74]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[64]~127_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[64]~127_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\);

-- Location: LCCOMB_X60_Y42_N2
\fsm|Div1|auto_generated|divider|divider|StageOut[74]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[74]~136_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[74]~136_combout\);

-- Location: LCCOMB_X59_Y41_N24
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\ = \fsm|Add8~10_combout\ $ (((\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & (\fsm|Add8~8_combout\)) # (!\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & 
-- ((\fsm|Add8~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~8_combout\,
	datab => \fsm|Add8~10_combout\,
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \fsm|Add8~24_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\);

-- Location: LCCOMB_X60_Y45_N22
\fsm|Div1|auto_generated|divider|divider|StageOut[63]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[63]~139_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[63]~139_combout\);

-- Location: LCCOMB_X60_Y45_N24
\fsm|Div1|auto_generated|divider|divider|StageOut[63]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[63]~138_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[63]~138_combout\);

-- Location: LCCOMB_X60_Y45_N28
\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\fsm|Div1|auto_generated|divider|divider|StageOut[63]~139_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[63]~138_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|StageOut[63]~139_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[63]~138_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X60_Y45_N20
\fsm|Div1|auto_generated|divider|divider|StageOut[73]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[73]~140_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[73]~140_combout\);

-- Location: LCCOMB_X60_Y42_N24
\fsm|Div1|auto_generated|divider|divider|StageOut[73]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[73]~137_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[73]~137_combout\);

-- Location: LCCOMB_X60_Y42_N8
\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\fsm|Div1|auto_generated|divider|divider|StageOut[73]~140_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[73]~137_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[73]~140_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[73]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[73]~140_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[73]~137_combout\,
	datad => VCC,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X60_Y42_N10
\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[74]~136_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\ & 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[74]~136_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[74]~136_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[74]~136_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X60_Y42_N12
\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\fsm|Div1|auto_generated|divider|divider|StageOut[75]~215_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[75]~135_combout\))))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[75]~215_combout\) # 
-- ((\fsm|Div1|auto_generated|divider|divider|StageOut[75]~135_combout\) # (GND))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[75]~215_combout\) # ((\fsm|Div1|auto_generated|divider|divider|StageOut[75]~135_combout\) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[75]~215_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[75]~135_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X60_Y42_N14
\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\fsm|Div1|auto_generated|divider|divider|StageOut[76]~188_combout\ & (((!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[76]~188_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[76]~134_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[76]~134_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\fsm|Div1|auto_generated|divider|divider|StageOut[76]~188_combout\ & !\fsm|Div1|auto_generated|divider|divider|StageOut[76]~134_combout\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[76]~188_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[76]~134_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X60_Y42_N16
\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[77]~133_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\fsm|Div1|auto_generated|divider|divider|StageOut[77]~133_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\)))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[77]~133_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[77]~133_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X60_Y42_N18
\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\ & 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[78]~132_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X60_Y42_N20
\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[79]~131_combout\) # ((\fsm|Div1|auto_generated|divider|divider|StageOut[79]~185_combout\) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[79]~131_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[79]~185_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\);

-- Location: LCCOMB_X60_Y42_N22
\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = !\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\);

-- Location: LCCOMB_X60_Y42_N30
\fsm|Div1|auto_generated|divider|divider|StageOut[88]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[78]~186_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\);

-- Location: LCCOMB_X60_Y45_N18
\fsm|Div1|auto_generated|divider|divider|StageOut[88]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[88]~141_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[88]~141_combout\);

-- Location: LCCOMB_X60_Y45_N2
\fsm|Div1|auto_generated|divider|divider|StageOut[87]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[87]~191_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[77]~187_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[87]~191_combout\);

-- Location: LCCOMB_X60_Y45_N8
\fsm|Div1|auto_generated|divider|divider|StageOut[87]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[87]~142_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[87]~142_combout\);

-- Location: LCCOMB_X59_Y45_N20
\fsm|Div1|auto_generated|divider|divider|StageOut[86]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[86]~143_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[86]~143_combout\);

-- Location: LCCOMB_X60_Y42_N28
\fsm|Div1|auto_generated|divider|divider|StageOut[86]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[76]~188_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[76]~188_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\);

-- Location: LCCOMB_X59_Y42_N16
\fsm|Div1|auto_generated|divider|divider|StageOut[85]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[85]~144_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[85]~144_combout\);

-- Location: LCCOMB_X59_Y42_N18
\fsm|Div1|auto_generated|divider|divider|StageOut[85]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[75]~215_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[75]~215_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\);

-- Location: LCCOMB_X59_Y45_N22
\fsm|Div1|auto_generated|divider|divider|StageOut[84]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[84]~145_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[84]~145_combout\);

-- Location: LCCOMB_X59_Y42_N4
\fsm|Div1|auto_generated|divider|divider|StageOut[84]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\);

-- Location: LCCOMB_X60_Y45_N4
\fsm|Div1|auto_generated|divider|divider|StageOut[83]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[83]~216_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\)) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[83]~216_combout\);

-- Location: LCCOMB_X60_Y45_N26
\fsm|Div1|auto_generated|divider|divider|StageOut[83]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[83]~146_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[83]~146_combout\);

-- Location: LCCOMB_X59_Y41_N6
\fsm|Div1|auto_generated|divider|divider|StageOut[72]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[72]~149_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\fsm|Add8~24_combout\ $ (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ 
-- (\fsm|Add8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Add8~24_combout\,
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \fsm|Add8~8_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[72]~149_combout\);

-- Location: LCCOMB_X59_Y41_N20
\fsm|Div1|auto_generated|divider|divider|StageOut[72]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[72]~148_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\fsm|Add8~24_combout\ $ (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ 
-- (\fsm|Add8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Add8~24_combout\,
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \fsm|Add8~8_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[72]~148_combout\);

-- Location: LCCOMB_X59_Y41_N12
\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\ = (\fsm|Div1|auto_generated|divider|divider|StageOut[72]~149_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[72]~148_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[72]~149_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[72]~148_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\);

-- Location: LCCOMB_X59_Y41_N4
\fsm|Div1|auto_generated|divider|divider|StageOut[82]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[82]~150_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[82]~150_combout\);

-- Location: LCCOMB_X59_Y41_N2
\fsm|Div1|auto_generated|divider|divider|StageOut[82]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[82]~147_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & (\fsm|Add8~8_combout\ $ (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ 
-- (\fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~8_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \fsm|Add8~24_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[82]~147_combout\);

-- Location: LCCOMB_X59_Y45_N2
\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\fsm|Div1|auto_generated|divider|divider|StageOut[82]~150_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[82]~147_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[82]~150_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[82]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[82]~150_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[82]~147_combout\,
	datad => VCC,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X59_Y45_N4
\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[83]~216_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[83]~146_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[83]~216_combout\ & 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[83]~146_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[83]~216_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[83]~146_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[83]~216_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[83]~146_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X59_Y45_N6
\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\fsm|Div1|auto_generated|divider|divider|StageOut[84]~145_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\))))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[84]~145_combout\) # 
-- ((\fsm|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\) # (GND))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[84]~145_combout\) # ((\fsm|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[84]~145_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X59_Y45_N8
\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\fsm|Div1|auto_generated|divider|divider|StageOut[85]~144_combout\ & (((!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[85]~144_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\fsm|Div1|auto_generated|divider|divider|StageOut[85]~144_combout\ & !\fsm|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[85]~144_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X59_Y45_N10
\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[86]~143_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\fsm|Div1|auto_generated|divider|divider|StageOut[86]~143_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\)))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[86]~143_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[86]~143_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X59_Y45_N12
\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[87]~191_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[87]~142_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[87]~191_combout\ & 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[87]~142_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[87]~191_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[87]~142_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[87]~191_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[87]~142_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X59_Y45_N14
\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\) # ((\fsm|Div1|auto_generated|divider|divider|StageOut[88]~141_combout\) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[88]~141_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\);

-- Location: LCCOMB_X59_Y45_N16
\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = !\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\);

-- Location: LCCOMB_X60_Y44_N0
\fsm|Div1|auto_generated|divider|divider|StageOut[97]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[97]~151_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[97]~151_combout\);

-- Location: LCCOMB_X60_Y45_N0
\fsm|Div1|auto_generated|divider|divider|StageOut[97]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[97]~195_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[87]~191_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[87]~191_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[97]~195_combout\);

-- Location: LCCOMB_X60_Y45_N16
\fsm|Div1|auto_generated|divider|divider|StageOut[96]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[96]~152_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[96]~152_combout\);

-- Location: LCCOMB_X59_Y45_N26
\fsm|Div1|auto_generated|divider|divider|StageOut[96]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[96]~196_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[96]~196_combout\);

-- Location: LCCOMB_X60_Y44_N26
\fsm|Div1|auto_generated|divider|divider|StageOut[95]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[95]~153_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[95]~153_combout\);

-- Location: LCCOMB_X60_Y42_N26
\fsm|Div1|auto_generated|divider|divider|StageOut[95]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[95]~197_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[95]~197_combout\);

-- Location: LCCOMB_X59_Y45_N0
\fsm|Div1|auto_generated|divider|divider|StageOut[94]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[94]~198_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\) # 
-- ((\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[94]~198_combout\);

-- Location: LCCOMB_X60_Y45_N6
\fsm|Div1|auto_generated|divider|divider|StageOut[94]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[94]~154_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[94]~154_combout\);

-- Location: LCCOMB_X60_Y45_N14
\fsm|Div1|auto_generated|divider|divider|StageOut[93]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[93]~199_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[83]~216_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[83]~216_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[93]~199_combout\);

-- Location: LCCOMB_X60_Y44_N8
\fsm|Div1|auto_generated|divider|divider|StageOut[93]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[93]~155_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[93]~155_combout\);

-- Location: LCCOMB_X59_Y45_N28
\fsm|Div1|auto_generated|divider|divider|StageOut[92]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[92]~156_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[92]~156_combout\);

-- Location: LCCOMB_X59_Y41_N16
\fsm|Div1|auto_generated|divider|divider|StageOut[92]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[92]~200_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[82]~147_combout\) # 
-- ((\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[82]~147_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[92]~200_combout\);

-- Location: LCCOMB_X57_Y44_N4
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\ = \fsm|Add8~6_combout\ $ (((\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & ((\fsm|Add8~4_combout\))) # (!\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & 
-- (\fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~4_combout\,
	datac => \fsm|Add8~6_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\);

-- Location: LCCOMB_X57_Y44_N30
\fsm|Div1|auto_generated|divider|divider|StageOut[91]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[91]~157_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[91]~157_combout\);

-- Location: LCCOMB_X59_Y41_N26
\fsm|Div1|auto_generated|divider|divider|StageOut[81]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[81]~158_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[81]~158_combout\);

-- Location: LCCOMB_X59_Y41_N8
\fsm|Div1|auto_generated|divider|divider|StageOut[81]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[81]~159_combout\ = (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[81]~159_combout\);

-- Location: LCCOMB_X59_Y41_N10
\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\ = (\fsm|Div1|auto_generated|divider|divider|StageOut[81]~158_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[81]~159_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[81]~158_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|StageOut[81]~159_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\);

-- Location: LCCOMB_X59_Y41_N22
\fsm|Div1|auto_generated|divider|divider|StageOut[91]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\);

-- Location: LCCOMB_X60_Y44_N10
\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\fsm|Div1|auto_generated|divider|divider|StageOut[91]~157_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[91]~157_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[91]~157_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\,
	datad => VCC,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X60_Y44_N12
\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[92]~156_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[92]~200_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[92]~156_combout\ & 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[92]~200_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[92]~156_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[92]~200_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[92]~156_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[92]~200_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X60_Y44_N14
\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\fsm|Div1|auto_generated|divider|divider|StageOut[93]~199_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[93]~155_combout\))))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[93]~199_combout\) # 
-- ((\fsm|Div1|auto_generated|divider|divider|StageOut[93]~155_combout\) # (GND))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[93]~199_combout\) # ((\fsm|Div1|auto_generated|divider|divider|StageOut[93]~155_combout\) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[93]~199_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[93]~155_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X60_Y44_N16
\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\fsm|Div1|auto_generated|divider|divider|StageOut[94]~198_combout\ & (((!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[94]~198_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[94]~154_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[94]~154_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\fsm|Div1|auto_generated|divider|divider|StageOut[94]~198_combout\ & !\fsm|Div1|auto_generated|divider|divider|StageOut[94]~154_combout\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[94]~198_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[94]~154_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X60_Y44_N18
\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[95]~153_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[95]~197_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\fsm|Div1|auto_generated|divider|divider|StageOut[95]~153_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[95]~197_combout\)))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[95]~153_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[95]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[95]~153_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[95]~197_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X60_Y44_N20
\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[96]~152_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[96]~196_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[96]~152_combout\ & 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[96]~196_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[96]~152_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[96]~196_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[96]~152_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[96]~196_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X60_Y44_N22
\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[97]~151_combout\) # ((\fsm|Div1|auto_generated|divider|divider|StageOut[97]~195_combout\) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[97]~151_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[97]~195_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\);

-- Location: LCCOMB_X60_Y44_N24
\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = !\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\);

-- Location: LCCOMB_X60_Y44_N2
\fsm|Div1|auto_generated|divider|divider|StageOut[106]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[106]~161_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[106]~161_combout\);

-- Location: LCCOMB_X59_Y45_N30
\fsm|Div1|auto_generated|divider|divider|StageOut[106]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[106]~201_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[96]~196_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[96]~196_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[106]~201_combout\);

-- Location: LCCOMB_X60_Y44_N4
\fsm|Div1|auto_generated|divider|divider|StageOut[105]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[105]~162_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[105]~162_combout\);

-- Location: LCCOMB_X60_Y44_N30
\fsm|Div1|auto_generated|divider|divider|StageOut[105]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[105]~202_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[95]~197_combout\) # 
-- ((\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|StageOut[95]~197_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[105]~202_combout\);

-- Location: LCCOMB_X59_Y44_N0
\fsm|Div1|auto_generated|divider|divider|StageOut[104]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[104]~163_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[104]~163_combout\);

-- Location: LCCOMB_X59_Y45_N24
\fsm|Div1|auto_generated|divider|divider|StageOut[104]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[104]~203_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[94]~198_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[94]~198_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[104]~203_combout\);

-- Location: LCCOMB_X59_Y44_N22
\fsm|Div1|auto_generated|divider|divider|StageOut[103]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[103]~164_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[103]~164_combout\);

-- Location: LCCOMB_X60_Y44_N28
\fsm|Div1|auto_generated|divider|divider|StageOut[103]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[103]~204_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[93]~199_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[93]~199_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[103]~204_combout\);

-- Location: LCCOMB_X59_Y41_N18
\fsm|Div1|auto_generated|divider|divider|StageOut[102]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[102]~205_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[92]~200_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[92]~200_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[102]~205_combout\);

-- Location: LCCOMB_X59_Y44_N24
\fsm|Div1|auto_generated|divider|divider|StageOut[102]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[102]~165_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[102]~165_combout\);

-- Location: LCCOMB_X59_Y41_N28
\fsm|Div1|auto_generated|divider|divider|StageOut[101]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[101]~217_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\)) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[101]~217_combout\);

-- Location: LCCOMB_X59_Y44_N2
\fsm|Div1|auto_generated|divider|divider|StageOut[101]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[101]~166_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[101]~166_combout\);

-- Location: LCCOMB_X57_Y44_N8
\fsm|Div1|auto_generated|divider|divider|StageOut[100]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[100]~167_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & (\fsm|Add8~24_combout\ $ (\fsm|Add8~4_combout\ $ 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~4_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[100]~167_combout\);

-- Location: LCCOMB_X57_Y44_N16
\fsm|Div1|auto_generated|divider|divider|StageOut[90]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[90]~169_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & (\fsm|Add8~24_combout\ $ (\fsm|Add8~4_combout\ $ 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~4_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[90]~169_combout\);

-- Location: LCCOMB_X57_Y44_N2
\fsm|Div1|auto_generated|divider|divider|StageOut[90]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[90]~168_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & (\fsm|Add8~24_combout\ $ (\fsm|Add8~4_combout\ $ 
-- (\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~4_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[90]~168_combout\);

-- Location: LCCOMB_X57_Y44_N20
\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\ = (\fsm|Div1|auto_generated|divider|divider|StageOut[90]~169_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[90]~168_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[90]~169_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[90]~168_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\);

-- Location: LCCOMB_X57_Y44_N14
\fsm|Div1|auto_generated|divider|divider|StageOut[100]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[100]~170_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[100]~170_combout\);

-- Location: LCCOMB_X59_Y44_N6
\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\fsm|Div1|auto_generated|divider|divider|StageOut[100]~167_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[100]~170_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[100]~167_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[100]~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[100]~167_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[100]~170_combout\,
	datad => VCC,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X59_Y44_N8
\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[101]~217_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[101]~166_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[101]~217_combout\ & 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[101]~166_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[101]~217_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[101]~166_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[101]~217_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[101]~166_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X59_Y44_N10
\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\fsm|Div1|auto_generated|divider|divider|StageOut[102]~205_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[102]~165_combout\))))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[102]~205_combout\) # 
-- ((\fsm|Div1|auto_generated|divider|divider|StageOut[102]~165_combout\) # (GND))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[102]~205_combout\) # ((\fsm|Div1|auto_generated|divider|divider|StageOut[102]~165_combout\) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[102]~205_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[102]~165_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X59_Y44_N12
\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\fsm|Div1|auto_generated|divider|divider|StageOut[103]~164_combout\ & (((!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[103]~164_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[103]~204_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[103]~204_combout\ & ((\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\fsm|Div1|auto_generated|divider|divider|StageOut[103]~164_combout\ & !\fsm|Div1|auto_generated|divider|divider|StageOut[103]~204_combout\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[103]~164_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[103]~204_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X59_Y44_N14
\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[104]~163_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[104]~203_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\fsm|Div1|auto_generated|divider|divider|StageOut[104]~163_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[104]~203_combout\)))))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[104]~163_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[104]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[104]~163_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[104]~203_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X59_Y44_N16
\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (((\fsm|Div1|auto_generated|divider|divider|StageOut[105]~162_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[105]~202_combout\)))) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[105]~162_combout\ & 
-- (!\fsm|Div1|auto_generated|divider|divider|StageOut[105]~202_combout\)))
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[105]~162_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[105]~202_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[105]~162_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[105]~202_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X59_Y44_N18
\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[106]~161_combout\) # ((\fsm|Div1|auto_generated|divider|divider|StageOut[106]~201_combout\) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[106]~161_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[106]~201_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\);

-- Location: LCCOMB_X59_Y44_N20
\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = !\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\);

-- Location: LCCOMB_X60_Y44_N6
\fsm|Div1|auto_generated|divider|divider|StageOut[115]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[115]~206_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[105]~202_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|StageOut[105]~202_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[115]~206_combout\);

-- Location: LCCOMB_X58_Y44_N28
\fsm|Div1|auto_generated|divider|divider|StageOut[115]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[115]~171_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[115]~171_combout\);

-- Location: LCCOMB_X58_Y44_N30
\fsm|Div1|auto_generated|divider|divider|StageOut[114]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[114]~172_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[114]~172_combout\);

-- Location: LCCOMB_X59_Y44_N28
\fsm|Div1|auto_generated|divider|divider|StageOut[114]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[114]~207_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[104]~203_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|StageOut[104]~203_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[114]~207_combout\);

-- Location: LCCOMB_X59_Y44_N30
\fsm|Div1|auto_generated|divider|divider|StageOut[113]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[113]~208_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[103]~204_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[103]~204_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[113]~208_combout\);

-- Location: LCCOMB_X58_Y44_N20
\fsm|Div1|auto_generated|divider|divider|StageOut[113]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[113]~173_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[113]~173_combout\);

-- Location: LCCOMB_X59_Y44_N4
\fsm|Div1|auto_generated|divider|divider|StageOut[112]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[112]~209_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[102]~205_combout\) # 
-- ((\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[102]~205_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[112]~209_combout\);

-- Location: LCCOMB_X58_Y44_N2
\fsm|Div1|auto_generated|divider|divider|StageOut[112]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[112]~174_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[112]~174_combout\);

-- Location: LCCOMB_X59_Y44_N26
\fsm|Div1|auto_generated|divider|divider|StageOut[111]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[111]~210_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[101]~217_combout\) # 
-- ((\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[101]~217_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[111]~210_combout\);

-- Location: LCCOMB_X58_Y44_N24
\fsm|Div1|auto_generated|divider|divider|StageOut[111]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[111]~175_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[111]~175_combout\);

-- Location: LCCOMB_X58_Y44_N22
\fsm|Div1|auto_generated|divider|divider|StageOut[110]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[110]~176_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[110]~176_combout\);

-- Location: LCCOMB_X57_Y44_N18
\fsm|Div1|auto_generated|divider|divider|StageOut[110]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[110]~211_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[100]~167_combout\) # 
-- ((!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[100]~167_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[110]~211_combout\);

-- Location: LCCOMB_X57_Y44_N24
\fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\ = \fsm|Add8~2_combout\ $ (((\fsm|Add8~24_combout\ & ((\valorAcc|Registo_N|dataOut\(0)) # (\fsm|Add8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~2_combout\,
	datac => \valorAcc|Registo_N|dataOut\(0),
	datad => \fsm|Add8~0_combout\,
	combout => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\);

-- Location: LCCOMB_X57_Y44_N22
\fsm|Div1|auto_generated|divider|divider|StageOut[99]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[99]~179_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[99]~179_combout\);

-- Location: LCCOMB_X57_Y44_N28
\fsm|Div1|auto_generated|divider|divider|StageOut[99]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[99]~178_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[99]~178_combout\);

-- Location: LCCOMB_X57_Y44_N10
\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\ = (\fsm|Div1|auto_generated|divider|divider|StageOut[99]~179_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[99]~178_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|StageOut[99]~179_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|StageOut[99]~178_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\);

-- Location: LCCOMB_X57_Y44_N12
\fsm|Div1|auto_generated|divider|divider|StageOut[109]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[109]~180_combout\ = (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[109]~180_combout\);

-- Location: LCCOMB_X57_Y44_N6
\fsm|Div1|auto_generated|divider|divider|StageOut[109]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|StageOut[109]~177_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\,
	combout => \fsm|Div1|auto_generated|divider|divider|StageOut[109]~177_combout\);

-- Location: LCCOMB_X58_Y44_N4
\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[109]~180_combout\) # (\fsm|Div1|auto_generated|divider|divider|StageOut[109]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[109]~180_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[109]~177_combout\,
	datad => VCC,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\);

-- Location: LCCOMB_X58_Y44_N6
\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[110]~176_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[110]~211_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[110]~176_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[110]~211_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\);

-- Location: LCCOMB_X58_Y44_N8
\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[111]~210_combout\) # ((\fsm|Div1|auto_generated|divider|divider|StageOut[111]~175_combout\) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[111]~210_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[111]~175_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\);

-- Location: LCCOMB_X58_Y44_N10
\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ = CARRY(((!\fsm|Div1|auto_generated|divider|divider|StageOut[112]~209_combout\ & !\fsm|Div1|auto_generated|divider|divider|StageOut[112]~174_combout\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[112]~209_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[112]~174_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\);

-- Location: LCCOMB_X58_Y44_N12
\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ & ((\fsm|Div1|auto_generated|divider|divider|StageOut[113]~208_combout\) # 
-- (\fsm|Div1|auto_generated|divider|divider|StageOut[113]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[113]~208_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[113]~173_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\);

-- Location: LCCOMB_X58_Y44_N14
\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\fsm|Div1|auto_generated|divider|divider|StageOut[114]~172_combout\ & (!\fsm|Div1|auto_generated|divider|divider|StageOut[114]~207_combout\ & 
-- !\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[114]~172_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[114]~207_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X58_Y44_N16
\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\ = CARRY((\fsm|Div1|auto_generated|divider|divider|StageOut[115]~206_combout\) # ((\fsm|Div1|auto_generated|divider|divider|StageOut[115]~171_combout\) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|StageOut[115]~206_combout\,
	datab => \fsm|Div1|auto_generated|divider|divider|StageOut[115]~171_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	cout => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\);

-- Location: LCCOMB_X58_Y44_N18
\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ = !\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\,
	combout => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\);

-- Location: LCCOMB_X66_Y43_N0
\fsm|Div1|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|op_1~0_combout\ = \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ $ (VCC)
-- \fsm|Div1|auto_generated|divider|op_1~1\ = CARRY(\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datad => VCC,
	combout => \fsm|Div1|auto_generated|divider|op_1~0_combout\,
	cout => \fsm|Div1|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X66_Y43_N2
\fsm|Div1|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|op_1~2_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & (!\fsm|Div1|auto_generated|divider|op_1~1\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|op_1~1\) # (GND)))
-- \fsm|Div1|auto_generated|divider|op_1~3\ = CARRY((!\fsm|Div1|auto_generated|divider|op_1~1\) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|op_1~1\,
	combout => \fsm|Div1|auto_generated|divider|op_1~2_combout\,
	cout => \fsm|Div1|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X66_Y43_N4
\fsm|Div1|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|op_1~4_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & (\fsm|Div1|auto_generated|divider|op_1~3\ $ (GND))) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & (!\fsm|Div1|auto_generated|divider|op_1~3\ & VCC))
-- \fsm|Div1|auto_generated|divider|op_1~5\ = CARRY((\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\fsm|Div1|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|op_1~3\,
	combout => \fsm|Div1|auto_generated|divider|op_1~4_combout\,
	cout => \fsm|Div1|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X66_Y43_N6
\fsm|Div1|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|op_1~6_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & (!\fsm|Div1|auto_generated|divider|op_1~5\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|op_1~5\) # (GND)))
-- \fsm|Div1|auto_generated|divider|op_1~7\ = CARRY((!\fsm|Div1|auto_generated|divider|op_1~5\) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|op_1~5\,
	combout => \fsm|Div1|auto_generated|divider|op_1~6_combout\,
	cout => \fsm|Div1|auto_generated|divider|op_1~7\);

-- Location: LCCOMB_X66_Y43_N8
\fsm|Div1|auto_generated|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|op_1~8_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & (\fsm|Div1|auto_generated|divider|op_1~7\ $ (GND))) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & (!\fsm|Div1|auto_generated|divider|op_1~7\ & VCC))
-- \fsm|Div1|auto_generated|divider|op_1~9\ = CARRY((\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\fsm|Div1|auto_generated|divider|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|op_1~7\,
	combout => \fsm|Div1|auto_generated|divider|op_1~8_combout\,
	cout => \fsm|Div1|auto_generated|divider|op_1~9\);

-- Location: LCCOMB_X66_Y43_N10
\fsm|Div1|auto_generated|divider|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|op_1~10_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (!\fsm|Div1|auto_generated|divider|op_1~9\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div1|auto_generated|divider|op_1~9\) # (GND)))
-- \fsm|Div1|auto_generated|divider|op_1~11\ = CARRY((!\fsm|Div1|auto_generated|divider|op_1~9\) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|op_1~9\,
	combout => \fsm|Div1|auto_generated|divider|op_1~10_combout\,
	cout => \fsm|Div1|auto_generated|divider|op_1~11\);

-- Location: LCCOMB_X66_Y43_N12
\fsm|Div1|auto_generated|divider|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|op_1~12_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Div1|auto_generated|divider|op_1~11\ $ (GND))) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (!\fsm|Div1|auto_generated|divider|op_1~11\ & VCC))
-- \fsm|Div1|auto_generated|divider|op_1~13\ = CARRY((\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & !\fsm|Div1|auto_generated|divider|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|op_1~11\,
	combout => \fsm|Div1|auto_generated|divider|op_1~12_combout\,
	cout => \fsm|Div1|auto_generated|divider|op_1~13\);

-- Location: LCCOMB_X66_Y43_N14
\fsm|Div1|auto_generated|divider|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|op_1~14_combout\ = (\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\fsm|Div1|auto_generated|divider|op_1~13\)) # 
-- (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\fsm|Div1|auto_generated|divider|op_1~13\) # (GND)))
-- \fsm|Div1|auto_generated|divider|op_1~15\ = CARRY((!\fsm|Div1|auto_generated|divider|op_1~13\) # (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|op_1~13\,
	combout => \fsm|Div1|auto_generated|divider|op_1~14_combout\,
	cout => \fsm|Div1|auto_generated|divider|op_1~15\);

-- Location: LCCOMB_X66_Y43_N16
\fsm|Div1|auto_generated|divider|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|op_1~16_combout\ = \fsm|Div1|auto_generated|divider|op_1~15\ $ (GND)
-- \fsm|Div1|auto_generated|divider|op_1~17\ = CARRY(!\fsm|Div1|auto_generated|divider|op_1~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \fsm|Div1|auto_generated|divider|op_1~15\,
	combout => \fsm|Div1|auto_generated|divider|op_1~16_combout\,
	cout => \fsm|Div1|auto_generated|divider|op_1~17\);

-- Location: LCCOMB_X66_Y43_N18
\fsm|Div1|auto_generated|divider|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|op_1~18_combout\ = !\fsm|Div1|auto_generated|divider|op_1~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div1|auto_generated|divider|op_1~17\,
	combout => \fsm|Div1|auto_generated|divider|op_1~18_combout\);

-- Location: LCCOMB_X66_Y42_N12
\fsm|Selector16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector16~5_combout\ = (\fsm|Add8~24_combout\ & (\fsm|Equal3~0_combout\ & (\fsm|s_produto~2_combout\ & \fsm|Div1|auto_generated|divider|op_1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Equal3~0_combout\,
	datac => \fsm|s_produto~2_combout\,
	datad => \fsm|Div1|auto_generated|divider|op_1~18_combout\,
	combout => \fsm|Selector16~5_combout\);

-- Location: LCCOMB_X62_Y40_N28
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ = (\fsm|Add11~26_combout\ & (!\fsm|Add11~2_combout\ & (!\fsm|Add11~4_combout\ & !\fsm|Add11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~2_combout\,
	datac => \fsm|Add11~4_combout\,
	datad => \fsm|Add11~0_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\);

-- Location: LCCOMB_X62_Y39_N16
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ = (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & ((\fsm|Add11~8_combout\ & (\fsm|Add11~6_combout\ & !\fsm|Add11~26_combout\)) # (!\fsm|Add11~8_combout\ & 
-- (!\fsm|Add11~6_combout\ & \fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~8_combout\,
	datab => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \fsm|Add11~6_combout\,
	datad => \fsm|Add11~26_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\);

-- Location: LCCOMB_X62_Y36_N8
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ = (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & ((\fsm|Add11~10_combout\ & (\fsm|Add11~12_combout\ & !\fsm|Add11~26_combout\)) # (!\fsm|Add11~10_combout\ & 
-- (!\fsm|Add11~12_combout\ & \fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~10_combout\,
	datab => \fsm|Add11~12_combout\,
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\);

-- Location: LCCOMB_X65_Y36_N26
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ = (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & ((\fsm|Add11~16_combout\ & (\fsm|Add11~14_combout\ & !\fsm|Add11~26_combout\)) # (!\fsm|Add11~16_combout\ & 
-- (!\fsm|Add11~14_combout\ & \fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~16_combout\,
	datab => \fsm|Add11~14_combout\,
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\);

-- Location: LCCOMB_X65_Y36_N24
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ = (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ & ((\fsm|Add11~26_combout\ & (!\fsm|Add11~18_combout\ & !\fsm|Add11~20_combout\)) # (!\fsm|Add11~26_combout\ & 
-- (\fsm|Add11~18_combout\ & \fsm|Add11~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~18_combout\,
	datac => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datad => \fsm|Add11~20_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\);

-- Location: LCCOMB_X68_Y36_N24
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ = (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ & ((\fsm|Add11~26_combout\ & (!\fsm|Add11~24_combout\ & !\fsm|Add11~22_combout\)) # (!\fsm|Add11~26_combout\ & 
-- (\fsm|Add11~24_combout\ & \fsm|Add11~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~24_combout\,
	datac => \fsm|Add11~22_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\);

-- Location: LCCOMB_X68_Y36_N26
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ = \fsm|Add11~24_combout\ $ (((\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ & ((\fsm|Add11~22_combout\))) # (!\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ 
-- & (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~24_combout\,
	datac => \fsm|Add11~22_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\);

-- Location: LCCOMB_X68_Y36_N4
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ = \fsm|Add11~22_combout\ $ (\fsm|Add11~26_combout\ $ (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~22_combout\,
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\);

-- Location: LCCOMB_X65_Y36_N2
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ = \fsm|Add11~20_combout\ $ (((\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ & ((\fsm|Add11~18_combout\))) # (!\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ & 
-- (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~18_combout\,
	datac => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datad => \fsm|Add11~20_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\);

-- Location: LCCOMB_X65_Y36_N4
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\ = \fsm|Add11~26_combout\ $ (\fsm|Add11~18_combout\ $ (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~18_combout\,
	datac => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\);

-- Location: LCCOMB_X68_Y36_N8
\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\ $ (VCC)
-- \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\,
	datad => VCC,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X68_Y36_N10
\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ & (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # 
-- (!\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ & (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X68_Y36_N12
\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ & ((GND) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # 
-- (!\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ & (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X68_Y36_N14
\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ & (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X68_Y36_N16
\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ & (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # 
-- (!\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ & (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X68_Y36_N18
\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X68_Y36_N2
\fsm|Div2|auto_generated|divider|divider|StageOut[60]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[60]~110_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[60]~110_combout\);

-- Location: LCCOMB_X68_Y36_N0
\fsm|Div2|auto_generated|divider|divider|StageOut[60]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[60]~111_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[60]~111_combout\);

-- Location: LCCOMB_X67_Y36_N22
\fsm|Div2|auto_generated|divider|divider|StageOut[59]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[59]~112_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[59]~112_combout\);

-- Location: LCCOMB_X67_Y36_N24
\fsm|Div2|auto_generated|divider|divider|StageOut[59]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[59]~113_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[59]~113_combout\);

-- Location: LCCOMB_X68_Y36_N20
\fsm|Div2|auto_generated|divider|divider|StageOut[58]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[58]~181_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Add11~22_combout\ $ (\fsm|Add11~26_combout\ $ 
-- (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~22_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[58]~181_combout\);

-- Location: LCCOMB_X68_Y36_N22
\fsm|Div2|auto_generated|divider|divider|StageOut[58]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[58]~114_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[58]~114_combout\);

-- Location: LCCOMB_X68_Y36_N30
\fsm|Div2|auto_generated|divider|divider|StageOut[57]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[57]~116_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[57]~116_combout\);

-- Location: LCCOMB_X68_Y36_N28
\fsm|Div2|auto_generated|divider|divider|StageOut[57]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[57]~115_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[57]~115_combout\);

-- Location: LCCOMB_X65_Y36_N30
\fsm|Div2|auto_generated|divider|divider|StageOut[56]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[56]~182_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ $ (\fsm|Add11~18_combout\ $ 
-- (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datab => \fsm|Add11~18_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Add11~26_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[56]~182_combout\);

-- Location: LCCOMB_X67_Y36_N14
\fsm|Div2|auto_generated|divider|divider|StageOut[56]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[56]~117_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[56]~117_combout\);

-- Location: LCCOMB_X65_Y36_N10
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\ = \fsm|Add11~16_combout\ $ (((\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & (\fsm|Add11~14_combout\)) # (!\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & 
-- ((\fsm|Add11~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~16_combout\,
	datab => \fsm|Add11~14_combout\,
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\);

-- Location: LCCOMB_X66_Y36_N16
\fsm|Div2|auto_generated|divider|divider|StageOut[55]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[55]~118_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[55]~118_combout\);

-- Location: LCCOMB_X66_Y36_N18
\fsm|Div2|auto_generated|divider|divider|StageOut[55]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[55]~119_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[55]~119_combout\);

-- Location: LCCOMB_X67_Y36_N0
\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\fsm|Div2|auto_generated|divider|divider|StageOut[55]~118_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[55]~119_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[55]~118_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[55]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[55]~118_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[55]~119_combout\,
	datad => VCC,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X67_Y36_N2
\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[56]~182_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[56]~117_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[56]~182_combout\ & 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[56]~117_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[56]~182_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[56]~117_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[56]~182_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[56]~117_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X67_Y36_N4
\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\fsm|Div2|auto_generated|divider|divider|StageOut[57]~116_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[57]~115_combout\))))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[57]~116_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|StageOut[57]~115_combout\) # (GND))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[57]~116_combout\) # ((\fsm|Div2|auto_generated|divider|divider|StageOut[57]~115_combout\) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[57]~116_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[57]~115_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X67_Y36_N6
\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\fsm|Div2|auto_generated|divider|divider|StageOut[58]~181_combout\ & (((!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[58]~181_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[58]~114_combout\ & (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[58]~114_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\fsm|Div2|auto_generated|divider|divider|StageOut[58]~181_combout\ & !\fsm|Div2|auto_generated|divider|divider|StageOut[58]~114_combout\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[58]~181_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[58]~114_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X67_Y36_N8
\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[59]~112_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[59]~113_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\fsm|Div2|auto_generated|divider|divider|StageOut[59]~112_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[59]~113_combout\)))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[59]~112_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[59]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[59]~112_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[59]~113_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X67_Y36_N10
\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[60]~110_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[60]~111_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[60]~110_combout\ & 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[60]~111_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[60]~110_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[60]~111_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[60]~110_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[60]~111_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X67_Y36_N12
\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X68_Y36_N6
\fsm|Div2|auto_generated|divider|divider|StageOut[70]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[70]~212_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\)) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[70]~212_combout\);

-- Location: LCCOMB_X67_Y36_N28
\fsm|Div2|auto_generated|divider|divider|StageOut[70]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[70]~120_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[70]~120_combout\);

-- Location: LCCOMB_X65_Y36_N0
\fsm|Div2|auto_generated|divider|divider|StageOut[69]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[69]~121_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[69]~121_combout\);

-- Location: LCCOMB_X67_Y36_N16
\fsm|Div2|auto_generated|divider|divider|StageOut[69]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[69]~213_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[69]~213_combout\);

-- Location: LCCOMB_X67_Y36_N20
\fsm|Div2|auto_generated|divider|divider|StageOut[68]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[68]~183_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[58]~181_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[58]~181_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[68]~183_combout\);

-- Location: LCCOMB_X66_Y36_N24
\fsm|Div2|auto_generated|divider|divider|StageOut[68]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[68]~122_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[68]~122_combout\);

-- Location: LCCOMB_X66_Y36_N30
\fsm|Div2|auto_generated|divider|divider|StageOut[67]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[67]~123_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[67]~123_combout\);

-- Location: LCCOMB_X67_Y36_N18
\fsm|Div2|auto_generated|divider|divider|StageOut[67]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[67]~214_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\)) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[67]~214_combout\);

-- Location: LCCOMB_X67_Y36_N30
\fsm|Div2|auto_generated|divider|divider|StageOut[66]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[66]~184_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[56]~182_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[56]~182_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[66]~184_combout\);

-- Location: LCCOMB_X67_Y36_N26
\fsm|Div2|auto_generated|divider|divider|StageOut[66]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[66]~124_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[66]~124_combout\);

-- Location: LCCOMB_X65_Y36_N16
\fsm|Div2|auto_generated|divider|divider|StageOut[65]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[65]~126_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[65]~126_combout\);

-- Location: LCCOMB_X65_Y36_N6
\fsm|Div2|auto_generated|divider|divider|StageOut[65]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[65]~125_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[65]~125_combout\);

-- Location: LCCOMB_X65_Y36_N14
\fsm|Div2|auto_generated|divider|divider|StageOut[54]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[54]~129_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Add11~26_combout\ $ (\fsm|Add11~14_combout\ $ 
-- (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[54]~129_combout\);

-- Location: LCCOMB_X65_Y36_N12
\fsm|Div2|auto_generated|divider|divider|StageOut[54]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[54]~128_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Add11~26_combout\ $ (\fsm|Add11~14_combout\ $ 
-- (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[54]~128_combout\);

-- Location: LCCOMB_X65_Y36_N28
\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\fsm|Div2|auto_generated|divider|divider|StageOut[54]~129_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[54]~128_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|StageOut[54]~129_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[54]~128_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X65_Y36_N8
\fsm|Div2|auto_generated|divider|divider|StageOut[64]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[64]~130_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[64]~130_combout\);

-- Location: LCCOMB_X65_Y36_N18
\fsm|Div2|auto_generated|divider|divider|StageOut[64]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[64]~127_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ $ (\fsm|Add11~14_combout\ $ 
-- (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datab => \fsm|Add11~14_combout\,
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[64]~127_combout\);

-- Location: LCCOMB_X66_Y36_N0
\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\fsm|Div2|auto_generated|divider|divider|StageOut[64]~130_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[64]~127_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[64]~130_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[64]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[64]~130_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[64]~127_combout\,
	datad => VCC,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X66_Y36_N2
\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[65]~126_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[65]~125_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[65]~126_combout\ & 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[65]~125_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[65]~126_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[65]~125_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[65]~126_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[65]~125_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X66_Y36_N4
\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\fsm|Div2|auto_generated|divider|divider|StageOut[66]~184_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[66]~124_combout\))))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[66]~184_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|StageOut[66]~124_combout\) # (GND))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[66]~184_combout\) # ((\fsm|Div2|auto_generated|divider|divider|StageOut[66]~124_combout\) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[66]~184_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[66]~124_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X66_Y36_N6
\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\fsm|Div2|auto_generated|divider|divider|StageOut[67]~123_combout\ & (((!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[67]~123_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[67]~214_combout\ & (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[67]~214_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\fsm|Div2|auto_generated|divider|divider|StageOut[67]~123_combout\ & !\fsm|Div2|auto_generated|divider|divider|StageOut[67]~214_combout\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[67]~123_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[67]~214_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X66_Y36_N8
\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[68]~183_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[68]~122_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\fsm|Div2|auto_generated|divider|divider|StageOut[68]~183_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[68]~122_combout\)))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[68]~183_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[68]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[68]~183_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[68]~122_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X66_Y36_N10
\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[69]~121_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[69]~213_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[69]~121_combout\ & 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[69]~213_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[69]~121_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[69]~213_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[69]~121_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[69]~213_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X66_Y36_N12
\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[70]~212_combout\) # ((\fsm|Div2|auto_generated|divider|divider|StageOut[70]~120_combout\) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[70]~212_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[70]~120_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\);

-- Location: LCCOMB_X66_Y36_N14
\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X66_Y36_N20
\fsm|Div2|auto_generated|divider|divider|StageOut[79]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[79]~185_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[69]~213_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[69]~213_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[79]~185_combout\);

-- Location: LCCOMB_X63_Y35_N0
\fsm|Div2|auto_generated|divider|divider|StageOut[79]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[79]~131_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[79]~131_combout\);

-- Location: LCCOMB_X66_Y36_N26
\fsm|Div2|auto_generated|divider|divider|StageOut[78]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[78]~186_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[68]~183_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|StageOut[68]~183_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[78]~186_combout\);

-- Location: LCCOMB_X63_Y36_N24
\fsm|Div2|auto_generated|divider|divider|StageOut[78]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[78]~132_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[78]~132_combout\);

-- Location: LCCOMB_X63_Y35_N14
\fsm|Div2|auto_generated|divider|divider|StageOut[77]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[77]~133_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[77]~133_combout\);

-- Location: LCCOMB_X66_Y36_N28
\fsm|Div2|auto_generated|divider|divider|StageOut[77]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[77]~187_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[67]~214_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[67]~214_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[77]~187_combout\);

-- Location: LCCOMB_X63_Y36_N22
\fsm|Div2|auto_generated|divider|divider|StageOut[76]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[76]~134_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[76]~134_combout\);

-- Location: LCCOMB_X66_Y36_N22
\fsm|Div2|auto_generated|divider|divider|StageOut[76]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[76]~188_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[66]~184_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|StageOut[66]~184_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[76]~188_combout\);

-- Location: LCCOMB_X65_Y36_N22
\fsm|Div2|auto_generated|divider|divider|StageOut[75]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[75]~215_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[75]~215_combout\);

-- Location: LCCOMB_X63_Y36_N20
\fsm|Div2|auto_generated|divider|divider|StageOut[75]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[75]~135_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[75]~135_combout\);

-- Location: LCCOMB_X65_Y36_N20
\fsm|Div2|auto_generated|divider|divider|StageOut[74]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[74]~189_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[64]~127_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[64]~127_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[74]~189_combout\);

-- Location: LCCOMB_X63_Y36_N18
\fsm|Div2|auto_generated|divider|divider|StageOut[74]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[74]~136_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[74]~136_combout\);

-- Location: LCCOMB_X62_Y36_N10
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\ = \fsm|Add11~12_combout\ $ (((\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & (\fsm|Add11~10_combout\)) # (!\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & 
-- ((\fsm|Add11~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~10_combout\,
	datab => \fsm|Add11~12_combout\,
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\);

-- Location: LCCOMB_X62_Y36_N12
\fsm|Div2|auto_generated|divider|divider|StageOut[73]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[73]~137_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[73]~137_combout\);

-- Location: LCCOMB_X62_Y36_N4
\fsm|Div2|auto_generated|divider|divider|StageOut[63]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[63]~139_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[63]~139_combout\);

-- Location: LCCOMB_X62_Y36_N26
\fsm|Div2|auto_generated|divider|divider|StageOut[63]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[63]~138_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[63]~138_combout\);

-- Location: LCCOMB_X62_Y36_N24
\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\fsm|Div2|auto_generated|divider|divider|StageOut[63]~139_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[63]~138_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[63]~139_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|StageOut[63]~138_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X63_Y36_N0
\fsm|Div2|auto_generated|divider|divider|StageOut[73]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[73]~140_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[73]~140_combout\);

-- Location: LCCOMB_X63_Y36_N2
\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\fsm|Div2|auto_generated|divider|divider|StageOut[73]~137_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[73]~140_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[73]~137_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[73]~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[73]~137_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[73]~140_combout\,
	datad => VCC,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X63_Y36_N4
\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[74]~189_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[74]~136_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[74]~189_combout\ & 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[74]~136_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[74]~189_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[74]~136_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[74]~189_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[74]~136_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X63_Y36_N6
\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\fsm|Div2|auto_generated|divider|divider|StageOut[75]~215_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[75]~135_combout\))))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[75]~215_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|StageOut[75]~135_combout\) # (GND))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[75]~215_combout\) # ((\fsm|Div2|auto_generated|divider|divider|StageOut[75]~135_combout\) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[75]~215_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[75]~135_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X63_Y36_N8
\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\fsm|Div2|auto_generated|divider|divider|StageOut[76]~134_combout\ & (((!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[76]~134_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[76]~188_combout\ & (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[76]~188_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\fsm|Div2|auto_generated|divider|divider|StageOut[76]~134_combout\ & !\fsm|Div2|auto_generated|divider|divider|StageOut[76]~188_combout\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[76]~134_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[76]~188_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X63_Y36_N10
\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[77]~133_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[77]~187_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\fsm|Div2|auto_generated|divider|divider|StageOut[77]~133_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[77]~187_combout\)))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[77]~133_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[77]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[77]~133_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[77]~187_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X63_Y36_N12
\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[78]~186_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[78]~132_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[78]~186_combout\ & 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[78]~132_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[78]~186_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[78]~132_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[78]~186_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[78]~132_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X63_Y36_N14
\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[79]~185_combout\) # ((\fsm|Div2|auto_generated|divider|divider|StageOut[79]~131_combout\) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[79]~185_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[79]~131_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\);

-- Location: LCCOMB_X63_Y36_N16
\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = !\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\);

-- Location: LCCOMB_X63_Y36_N30
\fsm|Div2|auto_generated|divider|divider|StageOut[88]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[88]~190_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[78]~186_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[78]~186_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[88]~190_combout\);

-- Location: LCCOMB_X63_Y35_N4
\fsm|Div2|auto_generated|divider|divider|StageOut[88]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[88]~141_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[88]~141_combout\);

-- Location: LCCOMB_X63_Y35_N12
\fsm|Div2|auto_generated|divider|divider|StageOut[87]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[87]~191_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[77]~187_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[77]~187_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[87]~191_combout\);

-- Location: LCCOMB_X63_Y35_N30
\fsm|Div2|auto_generated|divider|divider|StageOut[87]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[87]~142_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[87]~142_combout\);

-- Location: LCCOMB_X61_Y36_N0
\fsm|Div2|auto_generated|divider|divider|StageOut[86]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[86]~143_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[86]~143_combout\);

-- Location: LCCOMB_X63_Y36_N28
\fsm|Div2|auto_generated|divider|divider|StageOut[86]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[86]~192_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[76]~188_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[76]~188_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[86]~192_combout\);

-- Location: LCCOMB_X62_Y36_N2
\fsm|Div2|auto_generated|divider|divider|StageOut[85]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[85]~144_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[85]~144_combout\);

-- Location: LCCOMB_X62_Y36_N18
\fsm|Div2|auto_generated|divider|divider|StageOut[85]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[85]~193_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[75]~215_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[75]~215_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[85]~193_combout\);

-- Location: LCCOMB_X63_Y36_N26
\fsm|Div2|auto_generated|divider|divider|StageOut[84]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[84]~194_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[74]~189_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[74]~189_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[84]~194_combout\);

-- Location: LCCOMB_X61_Y36_N26
\fsm|Div2|auto_generated|divider|divider|StageOut[84]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[84]~145_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[84]~145_combout\);

-- Location: LCCOMB_X62_Y36_N30
\fsm|Div2|auto_generated|divider|divider|StageOut[83]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[83]~216_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[83]~216_combout\);

-- Location: LCCOMB_X61_Y36_N4
\fsm|Div2|auto_generated|divider|divider|StageOut[83]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[83]~146_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[83]~146_combout\);

-- Location: LCCOMB_X62_Y36_N6
\fsm|Div2|auto_generated|divider|divider|StageOut[72]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[72]~148_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\fsm|Add11~10_combout\ $ (\fsm|Add11~26_combout\ $ 
-- (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~10_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[72]~148_combout\);

-- Location: LCCOMB_X62_Y36_N28
\fsm|Div2|auto_generated|divider|divider|StageOut[72]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[72]~149_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\fsm|Add11~10_combout\ $ (\fsm|Add11~26_combout\ $ 
-- (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~10_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[72]~149_combout\);

-- Location: LCCOMB_X62_Y36_N22
\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\ = (\fsm|Div2|auto_generated|divider|divider|StageOut[72]~148_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[72]~149_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[72]~148_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[72]~149_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\);

-- Location: LCCOMB_X61_Y36_N30
\fsm|Div2|auto_generated|divider|divider|StageOut[82]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[82]~150_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[82]~150_combout\);

-- Location: LCCOMB_X62_Y36_N0
\fsm|Div2|auto_generated|divider|divider|StageOut[82]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[82]~147_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & (\fsm|Add11~10_combout\ $ (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ 
-- (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~10_combout\,
	datab => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[82]~147_combout\);

-- Location: LCCOMB_X61_Y36_N6
\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\fsm|Div2|auto_generated|divider|divider|StageOut[82]~150_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[82]~147_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[82]~150_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[82]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[82]~150_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[82]~147_combout\,
	datad => VCC,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X61_Y36_N8
\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[83]~216_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[83]~146_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[83]~216_combout\ & 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[83]~146_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[83]~216_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[83]~146_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[83]~216_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[83]~146_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X61_Y36_N10
\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\fsm|Div2|auto_generated|divider|divider|StageOut[84]~194_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[84]~145_combout\))))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[84]~194_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|StageOut[84]~145_combout\) # (GND))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[84]~194_combout\) # ((\fsm|Div2|auto_generated|divider|divider|StageOut[84]~145_combout\) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[84]~194_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[84]~145_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X61_Y36_N12
\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\fsm|Div2|auto_generated|divider|divider|StageOut[85]~144_combout\ & (((!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[85]~144_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[85]~193_combout\ & (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[85]~193_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\fsm|Div2|auto_generated|divider|divider|StageOut[85]~144_combout\ & !\fsm|Div2|auto_generated|divider|divider|StageOut[85]~193_combout\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[85]~144_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[85]~193_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X61_Y36_N14
\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[86]~143_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[86]~192_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\fsm|Div2|auto_generated|divider|divider|StageOut[86]~143_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[86]~192_combout\)))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[86]~143_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[86]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[86]~143_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[86]~192_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X61_Y36_N16
\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[87]~191_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[87]~142_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[87]~191_combout\ & 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[87]~142_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[87]~191_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[87]~142_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[87]~191_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[87]~142_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X61_Y36_N18
\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[88]~190_combout\) # ((\fsm|Div2|auto_generated|divider|divider|StageOut[88]~141_combout\) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[88]~190_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[88]~141_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\);

-- Location: LCCOMB_X61_Y36_N20
\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = !\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\);

-- Location: LCCOMB_X63_Y35_N10
\fsm|Div2|auto_generated|divider|divider|StageOut[97]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[97]~195_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[87]~191_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|StageOut[87]~191_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[97]~195_combout\);

-- Location: LCCOMB_X62_Y37_N0
\fsm|Div2|auto_generated|divider|divider|StageOut[97]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[97]~151_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[97]~151_combout\);

-- Location: LCCOMB_X61_Y36_N24
\fsm|Div2|auto_generated|divider|divider|StageOut[96]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[96]~196_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[86]~192_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[86]~192_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[96]~196_combout\);

-- Location: LCCOMB_X62_Y37_N2
\fsm|Div2|auto_generated|divider|divider|StageOut[96]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[96]~152_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[96]~152_combout\);

-- Location: LCCOMB_X62_Y37_N12
\fsm|Div2|auto_generated|divider|divider|StageOut[95]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[95]~153_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[95]~153_combout\);

-- Location: LCCOMB_X62_Y36_N16
\fsm|Div2|auto_generated|divider|divider|StageOut[95]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[95]~197_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[85]~193_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[85]~193_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[95]~197_combout\);

-- Location: LCCOMB_X61_Y36_N22
\fsm|Div2|auto_generated|divider|divider|StageOut[94]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[94]~198_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[84]~194_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|StageOut[84]~194_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[94]~198_combout\);

-- Location: LCCOMB_X62_Y37_N6
\fsm|Div2|auto_generated|divider|divider|StageOut[94]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[94]~154_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[94]~154_combout\);

-- Location: LCCOMB_X61_Y37_N0
\fsm|Div2|auto_generated|divider|divider|StageOut[93]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[93]~155_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[93]~155_combout\);

-- Location: LCCOMB_X61_Y36_N28
\fsm|Div2|auto_generated|divider|divider|StageOut[93]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[93]~199_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[83]~216_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[83]~216_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[93]~199_combout\);

-- Location: LCCOMB_X61_Y36_N2
\fsm|Div2|auto_generated|divider|divider|StageOut[92]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[92]~200_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[82]~147_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|StageOut[82]~147_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[92]~200_combout\);

-- Location: LCCOMB_X61_Y37_N30
\fsm|Div2|auto_generated|divider|divider|StageOut[92]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[92]~156_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[92]~156_combout\);

-- Location: LCCOMB_X62_Y39_N10
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\ = \fsm|Add11~8_combout\ $ (((\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & (\fsm|Add11~6_combout\)) # (!\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & 
-- ((\fsm|Add11~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~8_combout\,
	datab => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \fsm|Add11~6_combout\,
	datad => \fsm|Add11~26_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\);

-- Location: LCCOMB_X62_Y39_N22
\fsm|Div2|auto_generated|divider|divider|StageOut[81]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[81]~158_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[81]~158_combout\);

-- Location: LCCOMB_X62_Y39_N20
\fsm|Div2|auto_generated|divider|divider|StageOut[81]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[81]~159_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[81]~159_combout\);

-- Location: LCCOMB_X62_Y39_N24
\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\ = (\fsm|Div2|auto_generated|divider|divider|StageOut[81]~158_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[81]~159_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|StageOut[81]~158_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[81]~159_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\);

-- Location: LCCOMB_X62_Y39_N26
\fsm|Div2|auto_generated|divider|divider|StageOut[91]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[91]~160_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[91]~160_combout\);

-- Location: LCCOMB_X62_Y39_N8
\fsm|Div2|auto_generated|divider|divider|StageOut[91]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[91]~157_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[91]~157_combout\);

-- Location: LCCOMB_X62_Y37_N14
\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\fsm|Div2|auto_generated|divider|divider|StageOut[91]~160_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[91]~157_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[91]~160_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[91]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[91]~160_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[91]~157_combout\,
	datad => VCC,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X62_Y37_N16
\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[92]~200_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[92]~156_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[92]~200_combout\ & 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[92]~156_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[92]~200_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[92]~156_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[92]~200_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[92]~156_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X62_Y37_N18
\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\fsm|Div2|auto_generated|divider|divider|StageOut[93]~155_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[93]~199_combout\))))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[93]~155_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|StageOut[93]~199_combout\) # (GND))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[93]~155_combout\) # ((\fsm|Div2|auto_generated|divider|divider|StageOut[93]~199_combout\) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[93]~155_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[93]~199_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X62_Y37_N20
\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\fsm|Div2|auto_generated|divider|divider|StageOut[94]~198_combout\ & (((!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[94]~198_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[94]~154_combout\ & (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[94]~154_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\fsm|Div2|auto_generated|divider|divider|StageOut[94]~198_combout\ & !\fsm|Div2|auto_generated|divider|divider|StageOut[94]~154_combout\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[94]~198_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[94]~154_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X62_Y37_N22
\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[95]~153_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[95]~197_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\fsm|Div2|auto_generated|divider|divider|StageOut[95]~153_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[95]~197_combout\)))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[95]~153_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[95]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[95]~153_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[95]~197_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X62_Y37_N24
\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[96]~196_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[96]~152_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[96]~196_combout\ & 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[96]~152_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[96]~196_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[96]~152_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[96]~196_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[96]~152_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X62_Y37_N26
\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[97]~195_combout\) # ((\fsm|Div2|auto_generated|divider|divider|StageOut[97]~151_combout\) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[97]~195_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[97]~151_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\);

-- Location: LCCOMB_X62_Y37_N28
\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = !\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\);

-- Location: LCCOMB_X62_Y37_N4
\fsm|Div2|auto_generated|divider|divider|StageOut[106]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[106]~161_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[106]~161_combout\);

-- Location: LCCOMB_X62_Y37_N10
\fsm|Div2|auto_generated|divider|divider|StageOut[106]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[106]~201_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[96]~196_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[96]~196_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[106]~201_combout\);

-- Location: LCCOMB_X61_Y37_N8
\fsm|Div2|auto_generated|divider|divider|StageOut[105]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[105]~162_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[105]~162_combout\);

-- Location: LCCOMB_X62_Y37_N8
\fsm|Div2|auto_generated|divider|divider|StageOut[105]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[105]~202_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[95]~197_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[95]~197_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[105]~202_combout\);

-- Location: LCCOMB_X62_Y37_N30
\fsm|Div2|auto_generated|divider|divider|StageOut[104]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[104]~203_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[94]~198_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[94]~198_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[104]~203_combout\);

-- Location: LCCOMB_X60_Y37_N6
\fsm|Div2|auto_generated|divider|divider|StageOut[104]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[104]~163_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[104]~163_combout\);

-- Location: LCCOMB_X60_Y37_N16
\fsm|Div2|auto_generated|divider|divider|StageOut[103]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[103]~164_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[103]~164_combout\);

-- Location: LCCOMB_X61_Y37_N28
\fsm|Div2|auto_generated|divider|divider|StageOut[103]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[103]~204_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[93]~199_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[93]~199_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[103]~204_combout\);

-- Location: LCCOMB_X61_Y37_N26
\fsm|Div2|auto_generated|divider|divider|StageOut[102]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[102]~205_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[92]~200_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|StageOut[92]~200_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[102]~205_combout\);

-- Location: LCCOMB_X61_Y37_N2
\fsm|Div2|auto_generated|divider|divider|StageOut[102]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[102]~165_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[102]~165_combout\);

-- Location: LCCOMB_X62_Y39_N28
\fsm|Div2|auto_generated|divider|divider|StageOut[101]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[101]~166_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[101]~166_combout\);

-- Location: LCCOMB_X62_Y39_N6
\fsm|Div2|auto_generated|divider|divider|StageOut[101]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[101]~217_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & 
-- ((\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[101]~217_combout\);

-- Location: LCCOMB_X62_Y39_N14
\fsm|Div2|auto_generated|divider|divider|StageOut[90]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[90]~169_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ $ (\fsm|Add11~6_combout\ $ 
-- (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \fsm|Add11~6_combout\,
	datad => \fsm|Add11~26_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[90]~169_combout\);

-- Location: LCCOMB_X62_Y39_N0
\fsm|Div2|auto_generated|divider|divider|StageOut[90]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[90]~168_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ $ (\fsm|Add11~6_combout\ $ 
-- (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \fsm|Add11~6_combout\,
	datad => \fsm|Add11~26_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[90]~168_combout\);

-- Location: LCCOMB_X62_Y39_N18
\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\ = (\fsm|Div2|auto_generated|divider|divider|StageOut[90]~169_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[90]~168_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|StageOut[90]~169_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[90]~168_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\);

-- Location: LCCOMB_X62_Y39_N12
\fsm|Div2|auto_generated|divider|divider|StageOut[100]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[100]~170_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[100]~170_combout\);

-- Location: LCCOMB_X62_Y39_N2
\fsm|Div2|auto_generated|divider|divider|StageOut[100]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[100]~167_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ $ (\fsm|Add11~6_combout\ $ 
-- (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \fsm|Add11~6_combout\,
	datad => \fsm|Add11~26_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[100]~167_combout\);

-- Location: LCCOMB_X61_Y37_N10
\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\fsm|Div2|auto_generated|divider|divider|StageOut[100]~170_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[100]~167_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[100]~170_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[100]~167_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[100]~170_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[100]~167_combout\,
	datad => VCC,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X61_Y37_N12
\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[101]~166_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[101]~217_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[101]~166_combout\ & 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[101]~217_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[101]~166_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[101]~217_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[101]~166_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[101]~217_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X61_Y37_N14
\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\fsm|Div2|auto_generated|divider|divider|StageOut[102]~205_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[102]~165_combout\))))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[102]~205_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|StageOut[102]~165_combout\) # (GND))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[102]~205_combout\) # ((\fsm|Div2|auto_generated|divider|divider|StageOut[102]~165_combout\) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[102]~205_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[102]~165_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X61_Y37_N16
\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\fsm|Div2|auto_generated|divider|divider|StageOut[103]~164_combout\ & (((!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[103]~164_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[103]~204_combout\ & (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[103]~204_combout\ & ((\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\fsm|Div2|auto_generated|divider|divider|StageOut[103]~164_combout\ & !\fsm|Div2|auto_generated|divider|divider|StageOut[103]~204_combout\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[103]~164_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[103]~204_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X61_Y37_N18
\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[104]~203_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[104]~163_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\fsm|Div2|auto_generated|divider|divider|StageOut[104]~203_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[104]~163_combout\)))))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[104]~203_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[104]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[104]~203_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[104]~163_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X61_Y37_N20
\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (((\fsm|Div2|auto_generated|divider|divider|StageOut[105]~162_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[105]~202_combout\)))) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[105]~162_combout\ & 
-- (!\fsm|Div2|auto_generated|divider|divider|StageOut[105]~202_combout\)))
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[105]~162_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[105]~202_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[105]~162_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[105]~202_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X61_Y37_N22
\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[106]~161_combout\) # ((\fsm|Div2|auto_generated|divider|divider|StageOut[106]~201_combout\) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[106]~161_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[106]~201_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\);

-- Location: LCCOMB_X61_Y37_N24
\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = !\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\);

-- Location: LCCOMB_X61_Y37_N4
\fsm|Div2|auto_generated|divider|divider|StageOut[115]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[115]~206_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[105]~202_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|StageOut[105]~202_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[115]~206_combout\);

-- Location: LCCOMB_X61_Y39_N24
\fsm|Div2|auto_generated|divider|divider|StageOut[115]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[115]~171_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[115]~171_combout\);

-- Location: LCCOMB_X61_Y39_N26
\fsm|Div2|auto_generated|divider|divider|StageOut[114]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[114]~172_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[114]~172_combout\);

-- Location: LCCOMB_X60_Y37_N24
\fsm|Div2|auto_generated|divider|divider|StageOut[114]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[114]~207_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[104]~203_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[104]~203_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[114]~207_combout\);

-- Location: LCCOMB_X60_Y37_N26
\fsm|Div2|auto_generated|divider|divider|StageOut[113]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[113]~208_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[103]~204_combout\) # 
-- ((\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[103]~204_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[113]~208_combout\);

-- Location: LCCOMB_X61_Y39_N0
\fsm|Div2|auto_generated|divider|divider|StageOut[113]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[113]~173_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[113]~173_combout\);

-- Location: LCCOMB_X61_Y39_N22
\fsm|Div2|auto_generated|divider|divider|StageOut[112]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[112]~174_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[112]~174_combout\);

-- Location: LCCOMB_X61_Y37_N6
\fsm|Div2|auto_generated|divider|divider|StageOut[112]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[112]~209_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[102]~205_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|StageOut[102]~205_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[112]~209_combout\);

-- Location: LCCOMB_X62_Y39_N30
\fsm|Div2|auto_generated|divider|divider|StageOut[111]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[111]~210_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[101]~217_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[101]~217_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[111]~210_combout\);

-- Location: LCCOMB_X61_Y39_N20
\fsm|Div2|auto_generated|divider|divider|StageOut[111]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[111]~175_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[111]~175_combout\);

-- Location: LCCOMB_X62_Y39_N4
\fsm|Div2|auto_generated|divider|divider|StageOut[110]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[110]~211_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[100]~167_combout\) # 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|StageOut[100]~167_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[110]~211_combout\);

-- Location: LCCOMB_X61_Y39_N2
\fsm|Div2|auto_generated|divider|divider|StageOut[110]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[110]~176_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[110]~176_combout\);

-- Location: LCCOMB_X62_Y40_N30
\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\ = \fsm|Add11~4_combout\ $ (((\fsm|Add11~26_combout\ & ((\fsm|Add11~2_combout\) # (\fsm|Add11~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~2_combout\,
	datac => \fsm|Add11~4_combout\,
	datad => \fsm|Add11~0_combout\,
	combout => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\);

-- Location: LCCOMB_X60_Y37_N18
\fsm|Div2|auto_generated|divider|divider|StageOut[99]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[99]~178_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[99]~178_combout\);

-- Location: LCCOMB_X60_Y37_N28
\fsm|Div2|auto_generated|divider|divider|StageOut[99]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[99]~179_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[99]~179_combout\);

-- Location: LCCOMB_X60_Y37_N12
\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\ = (\fsm|Div2|auto_generated|divider|divider|StageOut[99]~178_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[99]~179_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[99]~178_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|StageOut[99]~179_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\);

-- Location: LCCOMB_X60_Y37_N2
\fsm|Div2|auto_generated|divider|divider|StageOut[109]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[109]~180_combout\ = (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[109]~180_combout\);

-- Location: LCCOMB_X61_Y39_N28
\fsm|Div2|auto_generated|divider|divider|StageOut[109]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|StageOut[109]~177_combout\ = (\fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\ & \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div2|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \fsm|Div2|auto_generated|divider|divider|StageOut[109]~177_combout\);

-- Location: LCCOMB_X61_Y39_N4
\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[109]~180_combout\) # (\fsm|Div2|auto_generated|divider|divider|StageOut[109]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[109]~180_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[109]~177_combout\,
	datad => VCC,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\);

-- Location: LCCOMB_X61_Y39_N6
\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[110]~211_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[110]~176_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[110]~211_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[110]~176_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\);

-- Location: LCCOMB_X61_Y39_N8
\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[111]~210_combout\) # ((\fsm|Div2|auto_generated|divider|divider|StageOut[111]~175_combout\) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[111]~210_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[111]~175_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\);

-- Location: LCCOMB_X61_Y39_N10
\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ = CARRY(((!\fsm|Div2|auto_generated|divider|divider|StageOut[112]~174_combout\ & !\fsm|Div2|auto_generated|divider|divider|StageOut[112]~209_combout\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[112]~174_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[112]~209_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\);

-- Location: LCCOMB_X61_Y39_N12
\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ & ((\fsm|Div2|auto_generated|divider|divider|StageOut[113]~208_combout\) # 
-- (\fsm|Div2|auto_generated|divider|divider|StageOut[113]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[113]~208_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[113]~173_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\);

-- Location: LCCOMB_X61_Y39_N14
\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\fsm|Div2|auto_generated|divider|divider|StageOut[114]~172_combout\ & (!\fsm|Div2|auto_generated|divider|divider|StageOut[114]~207_combout\ & 
-- !\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[114]~172_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[114]~207_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X61_Y39_N16
\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\ = CARRY((\fsm|Div2|auto_generated|divider|divider|StageOut[115]~206_combout\) # ((\fsm|Div2|auto_generated|divider|divider|StageOut[115]~171_combout\) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|StageOut[115]~206_combout\,
	datab => \fsm|Div2|auto_generated|divider|divider|StageOut[115]~171_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	cout => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\);

-- Location: LCCOMB_X61_Y39_N18
\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ = !\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\,
	combout => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\);

-- Location: LCCOMB_X65_Y40_N2
\fsm|Div2|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|op_1~0_combout\ = \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ $ (VCC)
-- \fsm|Div2|auto_generated|divider|op_1~1\ = CARRY(\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datad => VCC,
	combout => \fsm|Div2|auto_generated|divider|op_1~0_combout\,
	cout => \fsm|Div2|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X65_Y40_N4
\fsm|Div2|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|op_1~2_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & (!\fsm|Div2|auto_generated|divider|op_1~1\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|op_1~1\) # (GND)))
-- \fsm|Div2|auto_generated|divider|op_1~3\ = CARRY((!\fsm|Div2|auto_generated|divider|op_1~1\) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|op_1~1\,
	combout => \fsm|Div2|auto_generated|divider|op_1~2_combout\,
	cout => \fsm|Div2|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X65_Y40_N6
\fsm|Div2|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|op_1~4_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & (\fsm|Div2|auto_generated|divider|op_1~3\ $ (GND))) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & (!\fsm|Div2|auto_generated|divider|op_1~3\ & VCC))
-- \fsm|Div2|auto_generated|divider|op_1~5\ = CARRY((\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\fsm|Div2|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|op_1~3\,
	combout => \fsm|Div2|auto_generated|divider|op_1~4_combout\,
	cout => \fsm|Div2|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X65_Y40_N8
\fsm|Div2|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|op_1~6_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & (!\fsm|Div2|auto_generated|divider|op_1~5\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|op_1~5\) # (GND)))
-- \fsm|Div2|auto_generated|divider|op_1~7\ = CARRY((!\fsm|Div2|auto_generated|divider|op_1~5\) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|op_1~5\,
	combout => \fsm|Div2|auto_generated|divider|op_1~6_combout\,
	cout => \fsm|Div2|auto_generated|divider|op_1~7\);

-- Location: LCCOMB_X65_Y40_N10
\fsm|Div2|auto_generated|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|op_1~8_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & (\fsm|Div2|auto_generated|divider|op_1~7\ $ (GND))) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & (!\fsm|Div2|auto_generated|divider|op_1~7\ & VCC))
-- \fsm|Div2|auto_generated|divider|op_1~9\ = CARRY((\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\fsm|Div2|auto_generated|divider|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|op_1~7\,
	combout => \fsm|Div2|auto_generated|divider|op_1~8_combout\,
	cout => \fsm|Div2|auto_generated|divider|op_1~9\);

-- Location: LCCOMB_X65_Y40_N12
\fsm|Div2|auto_generated|divider|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|op_1~10_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (!\fsm|Div2|auto_generated|divider|op_1~9\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div2|auto_generated|divider|op_1~9\) # (GND)))
-- \fsm|Div2|auto_generated|divider|op_1~11\ = CARRY((!\fsm|Div2|auto_generated|divider|op_1~9\) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|op_1~9\,
	combout => \fsm|Div2|auto_generated|divider|op_1~10_combout\,
	cout => \fsm|Div2|auto_generated|divider|op_1~11\);

-- Location: LCCOMB_X65_Y40_N14
\fsm|Div2|auto_generated|divider|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|op_1~12_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Div2|auto_generated|divider|op_1~11\ $ (GND))) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (!\fsm|Div2|auto_generated|divider|op_1~11\ & VCC))
-- \fsm|Div2|auto_generated|divider|op_1~13\ = CARRY((\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & !\fsm|Div2|auto_generated|divider|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|op_1~11\,
	combout => \fsm|Div2|auto_generated|divider|op_1~12_combout\,
	cout => \fsm|Div2|auto_generated|divider|op_1~13\);

-- Location: LCCOMB_X65_Y40_N16
\fsm|Div2|auto_generated|divider|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|op_1~14_combout\ = (\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\fsm|Div2|auto_generated|divider|op_1~13\)) # 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\fsm|Div2|auto_generated|divider|op_1~13\) # (GND)))
-- \fsm|Div2|auto_generated|divider|op_1~15\ = CARRY((!\fsm|Div2|auto_generated|divider|op_1~13\) # (!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|op_1~13\,
	combout => \fsm|Div2|auto_generated|divider|op_1~14_combout\,
	cout => \fsm|Div2|auto_generated|divider|op_1~15\);

-- Location: LCCOMB_X65_Y40_N18
\fsm|Div2|auto_generated|divider|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|op_1~16_combout\ = \fsm|Div2|auto_generated|divider|op_1~15\ $ (GND)
-- \fsm|Div2|auto_generated|divider|op_1~17\ = CARRY(!\fsm|Div2|auto_generated|divider|op_1~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \fsm|Div2|auto_generated|divider|op_1~15\,
	combout => \fsm|Div2|auto_generated|divider|op_1~16_combout\,
	cout => \fsm|Div2|auto_generated|divider|op_1~17\);

-- Location: LCCOMB_X65_Y40_N20
\fsm|Div2|auto_generated|divider|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div2|auto_generated|divider|op_1~18_combout\ = !\fsm|Div2|auto_generated|divider|op_1~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div2|auto_generated|divider|op_1~17\,
	combout => \fsm|Div2|auto_generated|divider|op_1~18_combout\);

-- Location: LCCOMB_X66_Y42_N28
\fsm|Selector16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector16~2_combout\ = (\fsm|Selector16~5_combout\) # ((\fsm|Div2|auto_generated|divider|op_1~18_combout\ & (\fsm|Add11~26_combout\ & !\fsm|comb_proc~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Selector16~5_combout\,
	datab => \fsm|Div2|auto_generated|divider|op_1~18_combout\,
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|Selector16~2_combout\);

-- Location: LCCOMB_X65_Y42_N28
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ = (!\valorAcc|Registo_N|dataOut\(0) & (!\fsm|Add5~0_combout\ & (\fsm|Add5~24_combout\ & !\fsm|Add5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(0),
	datab => \fsm|Add5~0_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Add5~2_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\);

-- Location: LCCOMB_X65_Y42_N6
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ = (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & ((\fsm|Add5~6_combout\ & (!\fsm|Add5~24_combout\ & \fsm|Add5~4_combout\)) # (!\fsm|Add5~6_combout\ & (\fsm|Add5~24_combout\ 
-- & !\fsm|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~6_combout\,
	datab => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Add5~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\);

-- Location: LCCOMB_X61_Y40_N2
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ = (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & ((\fsm|Add5~8_combout\ & (\fsm|Add5~10_combout\ & !\fsm|Add5~24_combout\)) # (!\fsm|Add5~8_combout\ & 
-- (!\fsm|Add5~10_combout\ & \fsm|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~8_combout\,
	datab => \fsm|Add5~10_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\);

-- Location: LCCOMB_X63_Y38_N22
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ = (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & ((\fsm|Add5~12_combout\ & (\fsm|Add5~14_combout\ & !\fsm|Add5~24_combout\)) # (!\fsm|Add5~12_combout\ & 
-- (!\fsm|Add5~14_combout\ & \fsm|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~12_combout\,
	datab => \fsm|Add5~14_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\);

-- Location: LCCOMB_X63_Y38_N24
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ = (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ & ((\fsm|Add5~18_combout\ & (!\fsm|Add5~24_combout\ & \fsm|Add5~16_combout\)) # (!\fsm|Add5~18_combout\ & 
-- (\fsm|Add5~24_combout\ & !\fsm|Add5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~18_combout\,
	datab => \fsm|Add5~24_combout\,
	datac => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datad => \fsm|Add5~16_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\);

-- Location: LCCOMB_X61_Y38_N28
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ = (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ & ((\fsm|Add5~24_combout\ & (!\fsm|Add5~22_combout\ & !\fsm|Add5~20_combout\)) # (!\fsm|Add5~24_combout\ & 
-- (\fsm|Add5~22_combout\ & \fsm|Add5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Add5~22_combout\,
	datac => \fsm|Add5~20_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\);

-- Location: LCCOMB_X61_Y38_N18
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ = \fsm|Add5~22_combout\ $ (((\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ & ((\fsm|Add5~20_combout\))) # (!\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ & 
-- (\fsm|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Add5~22_combout\,
	datac => \fsm|Add5~20_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\);

-- Location: LCCOMB_X61_Y38_N20
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ = \fsm|Add5~24_combout\ $ (\fsm|Add5~20_combout\ $ (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datac => \fsm|Add5~20_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\);

-- Location: LCCOMB_X63_Y38_N26
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ = \fsm|Add5~18_combout\ $ (((\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ & ((\fsm|Add5~16_combout\))) # (!\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ & 
-- (\fsm|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~18_combout\,
	datab => \fsm|Add5~24_combout\,
	datac => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datad => \fsm|Add5~16_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\);

-- Location: LCCOMB_X63_Y38_N28
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\ = \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ $ (\fsm|Add5~24_combout\ $ (\fsm|Add5~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datab => \fsm|Add5~24_combout\,
	datad => \fsm|Add5~16_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\);

-- Location: LCCOMB_X61_Y38_N2
\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\ $ (VCC)
-- \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[9]~9_combout\,
	datad => VCC,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X61_Y38_N4
\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ & (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # 
-- (!\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X61_Y38_N6
\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ & ((GND) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # 
-- (!\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ & (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X61_Y38_N8
\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X61_Y38_N10
\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ & (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # 
-- (!\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X61_Y38_N12
\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X61_Y38_N0
\fsm|Div0|auto_generated|divider|divider|StageOut[60]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[60]~111_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[60]~111_combout\);

-- Location: LCCOMB_X61_Y38_N22
\fsm|Div0|auto_generated|divider|divider|StageOut[60]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[60]~110_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[60]~110_combout\);

-- Location: LCCOMB_X61_Y38_N16
\fsm|Div0|auto_generated|divider|divider|StageOut[59]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[59]~113_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[59]~113_combout\);

-- Location: LCCOMB_X61_Y38_N30
\fsm|Div0|auto_generated|divider|divider|StageOut[59]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[59]~112_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[59]~112_combout\);

-- Location: LCCOMB_X63_Y38_N4
\fsm|Div0|auto_generated|divider|divider|StageOut[58]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[58]~181_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Add5~20_combout\ $ (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ $ 
-- (\fsm|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~20_combout\,
	datab => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[58]~181_combout\);

-- Location: LCCOMB_X62_Y38_N14
\fsm|Div0|auto_generated|divider|divider|StageOut[58]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[58]~114_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[58]~114_combout\);

-- Location: LCCOMB_X62_Y38_N22
\fsm|Div0|auto_generated|divider|divider|StageOut[57]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[57]~116_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[57]~116_combout\);

-- Location: LCCOMB_X62_Y38_N16
\fsm|Div0|auto_generated|divider|divider|StageOut[57]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[57]~115_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[57]~115_combout\);

-- Location: LCCOMB_X63_Y38_N30
\fsm|Div0|auto_generated|divider|divider|StageOut[56]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[56]~182_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Add5~24_combout\ $ (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ $ 
-- (\fsm|Add5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \fsm|Add5~24_combout\,
	datac => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datad => \fsm|Add5~16_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[56]~182_combout\);

-- Location: LCCOMB_X62_Y38_N28
\fsm|Div0|auto_generated|divider|divider|StageOut[56]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[56]~117_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[56]~117_combout\);

-- Location: LCCOMB_X63_Y38_N10
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\ = \fsm|Add5~14_combout\ $ (((\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & (\fsm|Add5~12_combout\)) # (!\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & 
-- ((\fsm|Add5~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~12_combout\,
	datab => \fsm|Add5~14_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\);

-- Location: LCCOMB_X62_Y38_N30
\fsm|Div0|auto_generated|divider|divider|StageOut[55]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[55]~118_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[55]~118_combout\);

-- Location: LCCOMB_X62_Y38_N20
\fsm|Div0|auto_generated|divider|divider|StageOut[55]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[55]~119_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[55]~119_combout\);

-- Location: LCCOMB_X62_Y38_N0
\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\fsm|Div0|auto_generated|divider|divider|StageOut[55]~118_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[55]~119_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[55]~118_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[55]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[55]~118_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[55]~119_combout\,
	datad => VCC,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X62_Y38_N2
\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[56]~182_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[56]~117_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[56]~182_combout\ & 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[56]~117_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[56]~182_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[56]~117_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[56]~182_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[56]~117_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X62_Y38_N4
\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\fsm|Div0|auto_generated|divider|divider|StageOut[57]~116_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[57]~115_combout\))))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[57]~116_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|StageOut[57]~115_combout\) # (GND))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[57]~116_combout\) # ((\fsm|Div0|auto_generated|divider|divider|StageOut[57]~115_combout\) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[57]~116_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[57]~115_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X62_Y38_N6
\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\fsm|Div0|auto_generated|divider|divider|StageOut[58]~181_combout\ & (((!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[58]~181_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[58]~114_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[58]~114_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\fsm|Div0|auto_generated|divider|divider|StageOut[58]~181_combout\ & !\fsm|Div0|auto_generated|divider|divider|StageOut[58]~114_combout\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[58]~181_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[58]~114_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X62_Y38_N8
\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[59]~113_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[59]~112_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\fsm|Div0|auto_generated|divider|divider|StageOut[59]~113_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[59]~112_combout\)))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[59]~113_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[59]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[59]~113_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[59]~112_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X62_Y38_N10
\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[60]~111_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[60]~110_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[60]~111_combout\ & 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[60]~110_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[60]~111_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[60]~110_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[60]~111_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[60]~110_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X62_Y38_N12
\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X61_Y38_N14
\fsm|Div0|auto_generated|divider|divider|StageOut[70]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[70]~212_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[70]~212_combout\);

-- Location: LCCOMB_X65_Y38_N0
\fsm|Div0|auto_generated|divider|divider|StageOut[70]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[70]~120_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[70]~120_combout\);

-- Location: LCCOMB_X61_Y38_N24
\fsm|Div0|auto_generated|divider|divider|StageOut[69]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[69]~213_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[69]~213_combout\);

-- Location: LCCOMB_X65_Y38_N2
\fsm|Div0|auto_generated|divider|divider|StageOut[69]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[69]~121_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[69]~121_combout\);

-- Location: LCCOMB_X62_Y38_N18
\fsm|Div0|auto_generated|divider|divider|StageOut[68]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[68]~183_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[58]~181_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[58]~181_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[68]~183_combout\);

-- Location: LCCOMB_X65_Y37_N0
\fsm|Div0|auto_generated|divider|divider|StageOut[68]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[68]~122_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[68]~122_combout\);

-- Location: LCCOMB_X65_Y38_N8
\fsm|Div0|auto_generated|divider|divider|StageOut[67]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[67]~123_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[67]~123_combout\);

-- Location: LCCOMB_X62_Y38_N26
\fsm|Div0|auto_generated|divider|divider|StageOut[67]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[67]~214_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[67]~214_combout\);

-- Location: LCCOMB_X62_Y38_N24
\fsm|Div0|auto_generated|divider|divider|StageOut[66]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[66]~184_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[56]~182_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|StageOut[56]~182_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[66]~184_combout\);

-- Location: LCCOMB_X63_Y38_N16
\fsm|Div0|auto_generated|divider|divider|StageOut[66]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[66]~124_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[66]~124_combout\);

-- Location: LCCOMB_X65_Y37_N2
\fsm|Div0|auto_generated|divider|divider|StageOut[65]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[65]~126_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[65]~126_combout\);

-- Location: LCCOMB_X63_Y38_N6
\fsm|Div0|auto_generated|divider|divider|StageOut[65]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[65]~125_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[65]~125_combout\);

-- Location: LCCOMB_X63_Y38_N0
\fsm|Div0|auto_generated|divider|divider|StageOut[64]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[64]~127_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ $ (\fsm|Add5~24_combout\ $ 
-- (\fsm|Add5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datab => \fsm|Add5~24_combout\,
	datac => \fsm|Add5~12_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[64]~127_combout\);

-- Location: LCCOMB_X63_Y38_N8
\fsm|Div0|auto_generated|divider|divider|StageOut[54]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[54]~129_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Add5~12_combout\ $ (\fsm|Add5~24_combout\ $ 
-- (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~12_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[54]~129_combout\);

-- Location: LCCOMB_X63_Y38_N18
\fsm|Div0|auto_generated|divider|divider|StageOut[54]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[54]~128_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\fsm|Add5~12_combout\ $ (\fsm|Add5~24_combout\ $ 
-- (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~12_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[54]~128_combout\);

-- Location: LCCOMB_X63_Y38_N12
\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\fsm|Div0|auto_generated|divider|divider|StageOut[54]~129_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[54]~128_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|StageOut[54]~129_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[54]~128_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X63_Y38_N2
\fsm|Div0|auto_generated|divider|divider|StageOut[64]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[64]~130_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[64]~130_combout\);

-- Location: LCCOMB_X65_Y38_N16
\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\fsm|Div0|auto_generated|divider|divider|StageOut[64]~127_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[64]~130_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[64]~127_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[64]~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[64]~127_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[64]~130_combout\,
	datad => VCC,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X65_Y38_N18
\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[65]~126_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[65]~125_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[65]~126_combout\ & 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[65]~125_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[65]~126_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[65]~125_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[65]~126_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[65]~125_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X65_Y38_N20
\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\fsm|Div0|auto_generated|divider|divider|StageOut[66]~184_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[66]~124_combout\))))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[66]~184_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|StageOut[66]~124_combout\) # (GND))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[66]~184_combout\) # ((\fsm|Div0|auto_generated|divider|divider|StageOut[66]~124_combout\) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[66]~184_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[66]~124_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X65_Y38_N22
\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\fsm|Div0|auto_generated|divider|divider|StageOut[67]~123_combout\ & (((!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[67]~123_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[67]~214_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[67]~214_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\fsm|Div0|auto_generated|divider|divider|StageOut[67]~123_combout\ & !\fsm|Div0|auto_generated|divider|divider|StageOut[67]~214_combout\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[67]~123_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[67]~214_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X65_Y38_N24
\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[68]~183_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[68]~122_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\fsm|Div0|auto_generated|divider|divider|StageOut[68]~183_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[68]~122_combout\)))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[68]~183_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[68]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[68]~183_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[68]~122_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X65_Y38_N26
\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[69]~213_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[69]~121_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[69]~213_combout\ & 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[69]~121_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[69]~213_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[69]~121_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[69]~213_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[69]~121_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X65_Y38_N28
\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[70]~212_combout\) # ((\fsm|Div0|auto_generated|divider|divider|StageOut[70]~120_combout\) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[70]~212_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[70]~120_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\);

-- Location: LCCOMB_X65_Y38_N30
\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~13_cout\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X65_Y38_N12
\fsm|Div0|auto_generated|divider|divider|StageOut[79]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[79]~185_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[69]~213_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[69]~213_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[79]~185_combout\);

-- Location: LCCOMB_X65_Y38_N6
\fsm|Div0|auto_generated|divider|divider|StageOut[79]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[79]~131_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[79]~131_combout\);

-- Location: LCCOMB_X65_Y37_N22
\fsm|Div0|auto_generated|divider|divider|StageOut[78]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[78]~186_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[68]~183_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[68]~183_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[78]~186_combout\);

-- Location: LCCOMB_X65_Y37_N16
\fsm|Div0|auto_generated|divider|divider|StageOut[78]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[78]~132_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[78]~132_combout\);

-- Location: LCCOMB_X65_Y38_N14
\fsm|Div0|auto_generated|divider|divider|StageOut[77]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[77]~187_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[67]~214_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[67]~214_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[77]~187_combout\);

-- Location: LCCOMB_X65_Y38_N4
\fsm|Div0|auto_generated|divider|divider|StageOut[77]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[77]~133_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[77]~133_combout\);

-- Location: LCCOMB_X65_Y38_N10
\fsm|Div0|auto_generated|divider|divider|StageOut[76]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[76]~134_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[76]~134_combout\);

-- Location: LCCOMB_X63_Y38_N20
\fsm|Div0|auto_generated|divider|divider|StageOut[76]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[76]~188_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[66]~184_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[66]~184_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[76]~188_combout\);

-- Location: LCCOMB_X65_Y37_N4
\fsm|Div0|auto_generated|divider|divider|StageOut[75]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[75]~215_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\)) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[75]~215_combout\);

-- Location: LCCOMB_X66_Y38_N4
\fsm|Div0|auto_generated|divider|divider|StageOut[75]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[75]~135_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[75]~135_combout\);

-- Location: LCCOMB_X66_Y38_N30
\fsm|Div0|auto_generated|divider|divider|StageOut[74]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[74]~136_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[74]~136_combout\);

-- Location: LCCOMB_X63_Y38_N14
\fsm|Div0|auto_generated|divider|divider|StageOut[74]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[74]~189_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[64]~127_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[64]~127_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[74]~189_combout\);

-- Location: LCCOMB_X61_Y40_N16
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\ = \fsm|Add5~10_combout\ $ (((\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & (\fsm|Add5~8_combout\)) # (!\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & 
-- ((\fsm|Add5~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~8_combout\,
	datab => \fsm|Add5~10_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\);

-- Location: LCCOMB_X67_Y38_N2
\fsm|Div0|auto_generated|divider|divider|StageOut[73]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[73]~137_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[73]~137_combout\);

-- Location: LCCOMB_X67_Y38_N22
\fsm|Div0|auto_generated|divider|divider|StageOut[63]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[63]~139_combout\ = (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[63]~139_combout\);

-- Location: LCCOMB_X67_Y38_N28
\fsm|Div0|auto_generated|divider|divider|StageOut[63]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[63]~138_combout\ = (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[63]~138_combout\);

-- Location: LCCOMB_X67_Y38_N16
\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\fsm|Div0|auto_generated|divider|divider|StageOut[63]~139_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[63]~138_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|StageOut[63]~139_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[63]~138_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X67_Y38_N24
\fsm|Div0|auto_generated|divider|divider|StageOut[73]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[73]~140_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[73]~140_combout\);

-- Location: LCCOMB_X66_Y38_N12
\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\fsm|Div0|auto_generated|divider|divider|StageOut[73]~137_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[73]~140_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[73]~137_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[73]~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[73]~137_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[73]~140_combout\,
	datad => VCC,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X66_Y38_N14
\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[74]~136_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[74]~189_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[74]~136_combout\ & 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[74]~189_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[74]~136_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[74]~189_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[74]~136_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[74]~189_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X66_Y38_N16
\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\fsm|Div0|auto_generated|divider|divider|StageOut[75]~215_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[75]~135_combout\))))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[75]~215_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|StageOut[75]~135_combout\) # (GND))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[75]~215_combout\) # ((\fsm|Div0|auto_generated|divider|divider|StageOut[75]~135_combout\) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[75]~215_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[75]~135_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X66_Y38_N18
\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\fsm|Div0|auto_generated|divider|divider|StageOut[76]~134_combout\ & (((!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[76]~134_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[76]~188_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[76]~188_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\fsm|Div0|auto_generated|divider|divider|StageOut[76]~134_combout\ & !\fsm|Div0|auto_generated|divider|divider|StageOut[76]~188_combout\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[76]~134_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[76]~188_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X66_Y38_N20
\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[77]~187_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[77]~133_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\fsm|Div0|auto_generated|divider|divider|StageOut[77]~187_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[77]~133_combout\)))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[77]~187_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[77]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[77]~187_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[77]~133_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X66_Y38_N22
\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[78]~186_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[78]~132_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[78]~186_combout\ & 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[78]~132_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[78]~186_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[78]~132_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[78]~186_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[78]~132_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X66_Y38_N24
\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[79]~185_combout\) # ((\fsm|Div0|auto_generated|divider|divider|StageOut[79]~131_combout\) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[79]~185_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[79]~131_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\);

-- Location: LCCOMB_X66_Y38_N26
\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = !\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~13_cout\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\);

-- Location: LCCOMB_X65_Y37_N12
\fsm|Div0|auto_generated|divider|divider|StageOut[88]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[88]~190_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[78]~186_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[78]~186_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[88]~190_combout\);

-- Location: LCCOMB_X67_Y38_N30
\fsm|Div0|auto_generated|divider|divider|StageOut[88]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[88]~141_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[88]~141_combout\);

-- Location: LCCOMB_X66_Y39_N0
\fsm|Div0|auto_generated|divider|divider|StageOut[87]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[87]~142_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[87]~142_combout\);

-- Location: LCCOMB_X66_Y38_N2
\fsm|Div0|auto_generated|divider|divider|StageOut[87]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[87]~191_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[77]~187_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[77]~187_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[87]~191_combout\);

-- Location: LCCOMB_X66_Y38_N28
\fsm|Div0|auto_generated|divider|divider|StageOut[86]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[86]~143_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[86]~143_combout\);

-- Location: LCCOMB_X66_Y38_N0
\fsm|Div0|auto_generated|divider|divider|StageOut[86]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[86]~192_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[76]~188_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[76]~188_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[86]~192_combout\);

-- Location: LCCOMB_X66_Y39_N30
\fsm|Div0|auto_generated|divider|divider|StageOut[85]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[85]~144_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[85]~144_combout\);

-- Location: LCCOMB_X65_Y37_N10
\fsm|Div0|auto_generated|divider|divider|StageOut[85]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[85]~193_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[75]~215_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[75]~215_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[85]~193_combout\);

-- Location: LCCOMB_X66_Y38_N10
\fsm|Div0|auto_generated|divider|divider|StageOut[84]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[84]~194_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[74]~189_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[74]~189_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[84]~194_combout\);

-- Location: LCCOMB_X67_Y38_N12
\fsm|Div0|auto_generated|divider|divider|StageOut[84]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[84]~145_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[84]~145_combout\);

-- Location: LCCOMB_X67_Y38_N14
\fsm|Div0|auto_generated|divider|divider|StageOut[83]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[83]~216_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\)) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[6]~11_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[83]~216_combout\);

-- Location: LCCOMB_X67_Y38_N26
\fsm|Div0|auto_generated|divider|divider|StageOut[83]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[83]~146_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[83]~146_combout\);

-- Location: LCCOMB_X61_Y40_N22
\fsm|Div0|auto_generated|divider|divider|StageOut[72]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[72]~149_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\fsm|Add5~8_combout\ $ (\fsm|Add5~24_combout\ $ 
-- (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~8_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[72]~149_combout\);

-- Location: LCCOMB_X61_Y40_N0
\fsm|Div0|auto_generated|divider|divider|StageOut[72]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[72]~148_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\fsm|Add5~8_combout\ $ (\fsm|Add5~24_combout\ $ 
-- (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~8_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[72]~148_combout\);

-- Location: LCCOMB_X61_Y40_N24
\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\ = (\fsm|Div0|auto_generated|divider|divider|StageOut[72]~149_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[72]~148_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|StageOut[72]~149_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[72]~148_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\);

-- Location: LCCOMB_X66_Y39_N24
\fsm|Div0|auto_generated|divider|divider|StageOut[82]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[82]~150_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[82]~150_combout\);

-- Location: LCCOMB_X61_Y40_N30
\fsm|Div0|auto_generated|divider|divider|StageOut[82]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[82]~147_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & (\fsm|Add5~24_combout\ $ (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ 
-- (\fsm|Add5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Add5~8_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[82]~147_combout\);

-- Location: LCCOMB_X66_Y39_N8
\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\fsm|Div0|auto_generated|divider|divider|StageOut[82]~150_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[82]~147_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[82]~150_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[82]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[82]~150_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[82]~147_combout\,
	datad => VCC,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X66_Y39_N10
\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[83]~216_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[83]~146_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[83]~216_combout\ & 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[83]~146_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[83]~216_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[83]~146_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[83]~216_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[83]~146_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X66_Y39_N12
\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\fsm|Div0|auto_generated|divider|divider|StageOut[84]~194_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[84]~145_combout\))))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[84]~194_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|StageOut[84]~145_combout\) # (GND))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[84]~194_combout\) # ((\fsm|Div0|auto_generated|divider|divider|StageOut[84]~145_combout\) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[84]~194_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[84]~145_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X66_Y39_N14
\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\fsm|Div0|auto_generated|divider|divider|StageOut[85]~144_combout\ & (((!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[85]~144_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[85]~193_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[85]~193_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\fsm|Div0|auto_generated|divider|divider|StageOut[85]~144_combout\ & !\fsm|Div0|auto_generated|divider|divider|StageOut[85]~193_combout\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[85]~144_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[85]~193_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X66_Y39_N16
\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[86]~143_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[86]~192_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\fsm|Div0|auto_generated|divider|divider|StageOut[86]~143_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[86]~192_combout\)))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[86]~143_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[86]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[86]~143_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[86]~192_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X66_Y39_N18
\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[87]~142_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[87]~191_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[87]~142_combout\ & 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[87]~191_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[87]~142_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[87]~191_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[87]~142_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[87]~191_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X66_Y39_N20
\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[88]~190_combout\) # ((\fsm|Div0|auto_generated|divider|divider|StageOut[88]~141_combout\) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[88]~190_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[88]~141_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\);

-- Location: LCCOMB_X66_Y39_N22
\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = !\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\);

-- Location: LCCOMB_X66_Y39_N26
\fsm|Div0|auto_generated|divider|divider|StageOut[97]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[97]~195_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[87]~191_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[87]~191_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[97]~195_combout\);

-- Location: LCCOMB_X66_Y39_N6
\fsm|Div0|auto_generated|divider|divider|StageOut[97]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[97]~151_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[97]~151_combout\);

-- Location: LCCOMB_X66_Y38_N8
\fsm|Div0|auto_generated|divider|divider|StageOut[96]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[96]~196_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[86]~192_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[86]~192_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[96]~196_combout\);

-- Location: LCCOMB_X66_Y39_N28
\fsm|Div0|auto_generated|divider|divider|StageOut[96]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[96]~152_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[96]~152_combout\);

-- Location: LCCOMB_X66_Y40_N4
\fsm|Div0|auto_generated|divider|divider|StageOut[95]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[95]~153_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[95]~153_combout\);

-- Location: LCCOMB_X66_Y39_N4
\fsm|Div0|auto_generated|divider|divider|StageOut[95]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[95]~197_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[85]~193_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[85]~193_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[95]~197_combout\);

-- Location: LCCOMB_X67_Y39_N20
\fsm|Div0|auto_generated|divider|divider|StageOut[94]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[94]~154_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[94]~154_combout\);

-- Location: LCCOMB_X66_Y38_N6
\fsm|Div0|auto_generated|divider|divider|StageOut[94]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[94]~198_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[84]~194_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[84]~194_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[94]~198_combout\);

-- Location: LCCOMB_X67_Y39_N30
\fsm|Div0|auto_generated|divider|divider|StageOut[93]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[93]~155_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[93]~155_combout\);

-- Location: LCCOMB_X67_Y38_N0
\fsm|Div0|auto_generated|divider|divider|StageOut[93]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[83]~216_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[83]~216_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\);

-- Location: LCCOMB_X66_Y39_N2
\fsm|Div0|auto_generated|divider|divider|StageOut[92]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[82]~147_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~16_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|StageOut[82]~147_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\);

-- Location: LCCOMB_X67_Y39_N0
\fsm|Div0|auto_generated|divider|divider|StageOut[92]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\);

-- Location: LCCOMB_X65_Y42_N8
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\ = \fsm|Add5~6_combout\ $ (((\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & ((\fsm|Add5~4_combout\))) # (!\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & 
-- (\fsm|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~6_combout\,
	datab => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Add5~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\);

-- Location: LCCOMB_X65_Y39_N26
\fsm|Div0|auto_generated|divider|divider|StageOut[81]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[81]~158_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[81]~158_combout\);

-- Location: LCCOMB_X65_Y39_N12
\fsm|Div0|auto_generated|divider|divider|StageOut[81]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[81]~159_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[81]~159_combout\);

-- Location: LCCOMB_X65_Y39_N16
\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\ = (\fsm|Div0|auto_generated|divider|divider|StageOut[81]~158_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[81]~159_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|StageOut[81]~158_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[81]~159_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\);

-- Location: LCCOMB_X65_Y39_N2
\fsm|Div0|auto_generated|divider|divider|StageOut[91]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[91]~160_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[91]~160_combout\);

-- Location: LCCOMB_X65_Y39_N28
\fsm|Div0|auto_generated|divider|divider|StageOut[91]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[91]~157_combout\ = (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[91]~157_combout\);

-- Location: LCCOMB_X67_Y39_N2
\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\fsm|Div0|auto_generated|divider|divider|StageOut[91]~160_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[91]~157_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[91]~160_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[91]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[91]~160_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[91]~157_combout\,
	datad => VCC,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X67_Y39_N4
\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\ & 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[92]~156_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X67_Y39_N6
\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\fsm|Div0|auto_generated|divider|divider|StageOut[93]~155_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\))))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[93]~155_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\) # (GND))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[93]~155_combout\) # ((\fsm|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[93]~155_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X67_Y39_N8
\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\fsm|Div0|auto_generated|divider|divider|StageOut[94]~154_combout\ & (((!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[94]~154_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[94]~198_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[94]~198_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\fsm|Div0|auto_generated|divider|divider|StageOut[94]~154_combout\ & !\fsm|Div0|auto_generated|divider|divider|StageOut[94]~198_combout\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[94]~154_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[94]~198_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X67_Y39_N10
\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[95]~153_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[95]~197_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\fsm|Div0|auto_generated|divider|divider|StageOut[95]~153_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[95]~197_combout\)))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[95]~153_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[95]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[95]~153_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[95]~197_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X67_Y39_N12
\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[96]~196_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[96]~152_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[96]~196_combout\ & 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[96]~152_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[96]~196_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[96]~152_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[96]~196_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[96]~152_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X67_Y39_N14
\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[97]~195_combout\) # ((\fsm|Div0|auto_generated|divider|divider|StageOut[97]~151_combout\) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[97]~195_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[97]~151_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\);

-- Location: LCCOMB_X67_Y39_N16
\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = !\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~13_cout\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\);

-- Location: LCCOMB_X67_Y39_N26
\fsm|Div0|auto_generated|divider|divider|StageOut[106]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[106]~201_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[96]~196_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[96]~196_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[106]~201_combout\);

-- Location: LCCOMB_X68_Y39_N20
\fsm|Div0|auto_generated|divider|divider|StageOut[106]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[106]~161_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[106]~161_combout\);

-- Location: LCCOMB_X68_Y39_N30
\fsm|Div0|auto_generated|divider|divider|StageOut[105]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[105]~162_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[105]~162_combout\);

-- Location: LCCOMB_X67_Y39_N24
\fsm|Div0|auto_generated|divider|divider|StageOut[105]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[105]~202_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[95]~197_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|StageOut[95]~197_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[105]~202_combout\);

-- Location: LCCOMB_X67_Y39_N22
\fsm|Div0|auto_generated|divider|divider|StageOut[104]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[104]~203_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[94]~198_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|StageOut[94]~198_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[104]~203_combout\);

-- Location: LCCOMB_X68_Y39_N0
\fsm|Div0|auto_generated|divider|divider|StageOut[104]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[104]~163_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[104]~163_combout\);

-- Location: LCCOMB_X68_Y39_N26
\fsm|Div0|auto_generated|divider|divider|StageOut[103]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[103]~164_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[103]~164_combout\);

-- Location: LCCOMB_X67_Y39_N28
\fsm|Div0|auto_generated|divider|divider|StageOut[103]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[103]~204_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[93]~199_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[103]~204_combout\);

-- Location: LCCOMB_X68_Y39_N28
\fsm|Div0|auto_generated|divider|divider|StageOut[102]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[102]~165_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[102]~165_combout\);

-- Location: LCCOMB_X67_Y39_N18
\fsm|Div0|auto_generated|divider|divider|StageOut[102]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[102]~205_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[92]~200_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[102]~205_combout\);

-- Location: LCCOMB_X65_Y39_N30
\fsm|Div0|auto_generated|divider|divider|StageOut[101]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[101]~217_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & 
-- (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\)) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[4]~12_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~16_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[101]~217_combout\);

-- Location: LCCOMB_X65_Y39_N4
\fsm|Div0|auto_generated|divider|divider|StageOut[101]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[101]~166_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[101]~166_combout\);

-- Location: LCCOMB_X65_Y42_N22
\fsm|Div0|auto_generated|divider|divider|StageOut[90]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[90]~169_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & (\fsm|Add5~4_combout\ $ (\fsm|Add5~24_combout\ $ 
-- (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~4_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[90]~169_combout\);

-- Location: LCCOMB_X65_Y42_N20
\fsm|Div0|auto_generated|divider|divider|StageOut[90]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[90]~168_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & (\fsm|Add5~4_combout\ $ (\fsm|Add5~24_combout\ $ 
-- (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~4_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[90]~168_combout\);

-- Location: LCCOMB_X65_Y42_N12
\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\ = (\fsm|Div0|auto_generated|divider|divider|StageOut[90]~169_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[90]~168_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|StageOut[90]~169_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[90]~168_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\);

-- Location: LCCOMB_X65_Y39_N6
\fsm|Div0|auto_generated|divider|divider|StageOut[100]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[100]~170_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[100]~170_combout\);

-- Location: LCCOMB_X65_Y42_N14
\fsm|Div0|auto_generated|divider|divider|StageOut[100]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[100]~167_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & (\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ $ (\fsm|Add5~24_combout\ $ 
-- (\fsm|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Add5~4_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[100]~167_combout\);

-- Location: LCCOMB_X68_Y39_N2
\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\fsm|Div0|auto_generated|divider|divider|StageOut[100]~170_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[100]~167_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[100]~170_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[100]~167_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[100]~170_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[100]~167_combout\,
	datad => VCC,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X68_Y39_N4
\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[101]~217_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[101]~166_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[101]~217_combout\ & 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[101]~166_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[101]~217_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[101]~166_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[101]~217_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[101]~166_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X68_Y39_N6
\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\fsm|Div0|auto_generated|divider|divider|StageOut[102]~165_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[102]~205_combout\))))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[102]~165_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|StageOut[102]~205_combout\) # (GND))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[102]~165_combout\) # ((\fsm|Div0|auto_generated|divider|divider|StageOut[102]~205_combout\) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[102]~165_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[102]~205_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X68_Y39_N8
\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\fsm|Div0|auto_generated|divider|divider|StageOut[103]~164_combout\ & (((!\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[103]~164_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[103]~204_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[103]~204_combout\ & ((\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\fsm|Div0|auto_generated|divider|divider|StageOut[103]~164_combout\ & !\fsm|Div0|auto_generated|divider|divider|StageOut[103]~204_combout\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[103]~164_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[103]~204_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X68_Y39_N10
\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[104]~203_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[104]~163_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\fsm|Div0|auto_generated|divider|divider|StageOut[104]~203_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[104]~163_combout\)))))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[104]~203_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[104]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[104]~203_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[104]~163_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X68_Y39_N12
\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (((\fsm|Div0|auto_generated|divider|divider|StageOut[105]~162_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[105]~202_combout\)))) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[105]~162_combout\ & 
-- (!\fsm|Div0|auto_generated|divider|divider|StageOut[105]~202_combout\)))
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[105]~162_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[105]~202_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[105]~162_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[105]~202_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X68_Y39_N14
\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[106]~201_combout\) # ((\fsm|Div0|auto_generated|divider|divider|StageOut[106]~161_combout\) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[106]~201_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[106]~161_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\);

-- Location: LCCOMB_X68_Y39_N16
\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = !\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~13_cout\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\);

-- Location: LCCOMB_X68_Y39_N22
\fsm|Div0|auto_generated|divider|divider|StageOut[115]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[115]~206_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[105]~202_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[105]~202_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[115]~206_combout\);

-- Location: LCCOMB_X68_Y41_N8
\fsm|Div0|auto_generated|divider|divider|StageOut[115]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[115]~171_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[115]~171_combout\);

-- Location: LCCOMB_X68_Y41_N12
\fsm|Div0|auto_generated|divider|divider|StageOut[114]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[114]~207_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[104]~203_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[104]~203_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[114]~207_combout\);

-- Location: LCCOMB_X68_Y41_N14
\fsm|Div0|auto_generated|divider|divider|StageOut[114]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[114]~172_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[114]~172_combout\);

-- Location: LCCOMB_X68_Y39_N24
\fsm|Div0|auto_generated|divider|divider|StageOut[113]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[113]~208_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[103]~204_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[103]~204_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[113]~208_combout\);

-- Location: LCCOMB_X68_Y41_N0
\fsm|Div0|auto_generated|divider|divider|StageOut[113]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[113]~173_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[113]~173_combout\);

-- Location: LCCOMB_X68_Y39_N18
\fsm|Div0|auto_generated|divider|divider|StageOut[112]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[112]~209_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[102]~205_combout\) # 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[102]~205_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[112]~209_combout\);

-- Location: LCCOMB_X68_Y41_N2
\fsm|Div0|auto_generated|divider|divider|StageOut[112]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[112]~174_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[112]~174_combout\);

-- Location: LCCOMB_X67_Y41_N16
\fsm|Div0|auto_generated|divider|divider|StageOut[111]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[111]~175_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[111]~175_combout\);

-- Location: LCCOMB_X65_Y39_N8
\fsm|Div0|auto_generated|divider|divider|StageOut[111]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[111]~210_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[101]~217_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[101]~217_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[111]~210_combout\);

-- Location: LCCOMB_X68_Y41_N10
\fsm|Div0|auto_generated|divider|divider|StageOut[110]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[110]~211_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[100]~167_combout\) # 
-- ((\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~16_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[100]~167_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[110]~211_combout\);

-- Location: LCCOMB_X68_Y41_N4
\fsm|Div0|auto_generated|divider|divider|StageOut[110]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[110]~176_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[110]~176_combout\);

-- Location: LCCOMB_X65_Y39_N24
\fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\ = \fsm|Add5~2_combout\ $ (((\fsm|Add5~24_combout\ & ((\valorAcc|Registo_N|dataOut\(0)) # (\fsm|Add5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valorAcc|Registo_N|dataOut\(0),
	datab => \fsm|Add5~2_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Add5~0_combout\,
	combout => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\);

-- Location: LCCOMB_X65_Y39_N18
\fsm|Div0|auto_generated|divider|divider|StageOut[99]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[99]~179_combout\ = (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[99]~179_combout\);

-- Location: LCCOMB_X65_Y39_N20
\fsm|Div0|auto_generated|divider|divider|StageOut[99]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[99]~178_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[99]~178_combout\);

-- Location: LCCOMB_X65_Y39_N14
\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\ = (\fsm|Div0|auto_generated|divider|divider|StageOut[99]~179_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[99]~178_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[99]~179_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|StageOut[99]~178_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\);

-- Location: LCCOMB_X68_Y41_N6
\fsm|Div0|auto_generated|divider|divider|StageOut[109]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[109]~180_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\ & !\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~16_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[109]~180_combout\);

-- Location: LCCOMB_X65_Y39_N22
\fsm|Div0|auto_generated|divider|divider|StageOut[109]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|StageOut[109]~177_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|my_abs_num|cs2a[2]~13_combout\,
	combout => \fsm|Div0|auto_generated|divider|divider|StageOut[109]~177_combout\);

-- Location: LCCOMB_X68_Y41_N16
\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[109]~180_combout\) # (\fsm|Div0|auto_generated|divider|divider|StageOut[109]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[109]~180_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[109]~177_combout\,
	datad => VCC,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\);

-- Location: LCCOMB_X68_Y41_N18
\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[110]~211_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[110]~176_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[110]~211_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[110]~176_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\);

-- Location: LCCOMB_X68_Y41_N20
\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[111]~175_combout\) # ((\fsm|Div0|auto_generated|divider|divider|StageOut[111]~210_combout\) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[111]~175_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[111]~210_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\);

-- Location: LCCOMB_X68_Y41_N22
\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ = CARRY(((!\fsm|Div0|auto_generated|divider|divider|StageOut[112]~209_combout\ & !\fsm|Div0|auto_generated|divider|divider|StageOut[112]~174_combout\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[112]~209_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[112]~174_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\);

-- Location: LCCOMB_X68_Y41_N24
\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ & ((\fsm|Div0|auto_generated|divider|divider|StageOut[113]~208_combout\) # 
-- (\fsm|Div0|auto_generated|divider|divider|StageOut[113]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[113]~208_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[113]~173_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\);

-- Location: LCCOMB_X68_Y41_N26
\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\fsm|Div0|auto_generated|divider|divider|StageOut[114]~207_combout\ & (!\fsm|Div0|auto_generated|divider|divider|StageOut[114]~172_combout\ & 
-- !\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[114]~207_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[114]~172_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X68_Y41_N28
\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\ = CARRY((\fsm|Div0|auto_generated|divider|divider|StageOut[115]~206_combout\) # ((\fsm|Div0|auto_generated|divider|divider|StageOut[115]~171_combout\) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|StageOut[115]~206_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|StageOut[115]~171_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	cout => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\);

-- Location: LCCOMB_X68_Y41_N30
\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ = !\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\,
	combout => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\);

-- Location: LCCOMB_X65_Y41_N0
\fsm|Div0|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|op_1~0_combout\ = \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ $ (VCC)
-- \fsm|Div0|auto_generated|divider|op_1~1\ = CARRY(\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datad => VCC,
	combout => \fsm|Div0|auto_generated|divider|op_1~0_combout\,
	cout => \fsm|Div0|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X65_Y41_N2
\fsm|Div0|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|op_1~2_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & (!\fsm|Div0|auto_generated|divider|op_1~1\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|op_1~1\) # (GND)))
-- \fsm|Div0|auto_generated|divider|op_1~3\ = CARRY((!\fsm|Div0|auto_generated|divider|op_1~1\) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|op_1~1\,
	combout => \fsm|Div0|auto_generated|divider|op_1~2_combout\,
	cout => \fsm|Div0|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X65_Y41_N4
\fsm|Div0|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|op_1~4_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & (\fsm|Div0|auto_generated|divider|op_1~3\ $ (GND))) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & (!\fsm|Div0|auto_generated|divider|op_1~3\ & VCC))
-- \fsm|Div0|auto_generated|divider|op_1~5\ = CARRY((\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\fsm|Div0|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|op_1~3\,
	combout => \fsm|Div0|auto_generated|divider|op_1~4_combout\,
	cout => \fsm|Div0|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X65_Y41_N6
\fsm|Div0|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|op_1~6_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & (!\fsm|Div0|auto_generated|divider|op_1~5\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|op_1~5\) # (GND)))
-- \fsm|Div0|auto_generated|divider|op_1~7\ = CARRY((!\fsm|Div0|auto_generated|divider|op_1~5\) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|op_1~5\,
	combout => \fsm|Div0|auto_generated|divider|op_1~6_combout\,
	cout => \fsm|Div0|auto_generated|divider|op_1~7\);

-- Location: LCCOMB_X65_Y41_N8
\fsm|Div0|auto_generated|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|op_1~8_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & (\fsm|Div0|auto_generated|divider|op_1~7\ $ (GND))) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & (!\fsm|Div0|auto_generated|divider|op_1~7\ & VCC))
-- \fsm|Div0|auto_generated|divider|op_1~9\ = CARRY((\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\fsm|Div0|auto_generated|divider|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|op_1~7\,
	combout => \fsm|Div0|auto_generated|divider|op_1~8_combout\,
	cout => \fsm|Div0|auto_generated|divider|op_1~9\);

-- Location: LCCOMB_X65_Y41_N10
\fsm|Div0|auto_generated|divider|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|op_1~10_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (!\fsm|Div0|auto_generated|divider|op_1~9\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Div0|auto_generated|divider|op_1~9\) # (GND)))
-- \fsm|Div0|auto_generated|divider|op_1~11\ = CARRY((!\fsm|Div0|auto_generated|divider|op_1~9\) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|op_1~9\,
	combout => \fsm|Div0|auto_generated|divider|op_1~10_combout\,
	cout => \fsm|Div0|auto_generated|divider|op_1~11\);

-- Location: LCCOMB_X65_Y41_N12
\fsm|Div0|auto_generated|divider|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|op_1~12_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Div0|auto_generated|divider|op_1~11\ $ (GND))) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (!\fsm|Div0|auto_generated|divider|op_1~11\ & VCC))
-- \fsm|Div0|auto_generated|divider|op_1~13\ = CARRY((\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & !\fsm|Div0|auto_generated|divider|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|op_1~11\,
	combout => \fsm|Div0|auto_generated|divider|op_1~12_combout\,
	cout => \fsm|Div0|auto_generated|divider|op_1~13\);

-- Location: LCCOMB_X65_Y41_N14
\fsm|Div0|auto_generated|divider|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|op_1~14_combout\ = (\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\fsm|Div0|auto_generated|divider|op_1~13\)) # 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\fsm|Div0|auto_generated|divider|op_1~13\) # (GND)))
-- \fsm|Div0|auto_generated|divider|op_1~15\ = CARRY((!\fsm|Div0|auto_generated|divider|op_1~13\) # (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|op_1~13\,
	combout => \fsm|Div0|auto_generated|divider|op_1~14_combout\,
	cout => \fsm|Div0|auto_generated|divider|op_1~15\);

-- Location: LCCOMB_X65_Y41_N16
\fsm|Div0|auto_generated|divider|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|op_1~16_combout\ = \fsm|Div0|auto_generated|divider|op_1~15\ $ (GND)
-- \fsm|Div0|auto_generated|divider|op_1~17\ = CARRY(!\fsm|Div0|auto_generated|divider|op_1~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \fsm|Div0|auto_generated|divider|op_1~15\,
	combout => \fsm|Div0|auto_generated|divider|op_1~16_combout\,
	cout => \fsm|Div0|auto_generated|divider|op_1~17\);

-- Location: LCCOMB_X65_Y41_N18
\fsm|Div0|auto_generated|divider|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div0|auto_generated|divider|op_1~18_combout\ = !\fsm|Div0|auto_generated|divider|op_1~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Div0|auto_generated|divider|op_1~17\,
	combout => \fsm|Div0|auto_generated|divider|op_1~18_combout\);

-- Location: LCCOMB_X66_Y42_N6
\fsm|Selector16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector16~3_combout\ = (\fsm|s_display_centimos~7_combout\ & (\fsm|Selector16~2_combout\)) # (!\fsm|s_display_centimos~7_combout\ & (((\fsm|Add5~24_combout\ & \fsm|Div0|auto_generated|divider|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_display_centimos~7_combout\,
	datab => \fsm|Selector16~2_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Div0|auto_generated|divider|op_1~18_combout\,
	combout => \fsm|Selector16~3_combout\);

-- Location: LCCOMB_X66_Y42_N20
\fsm|Selector16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector16~4_combout\ = (\fsm|s_currentState.FREEZE~q\) # ((\fsm|Selector27~0_combout\ & \fsm|Selector16~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Selector27~0_combout\,
	datac => \fsm|s_currentState.FREEZE~q\,
	datad => \fsm|Selector16~3_combout\,
	combout => \fsm|Selector16~4_combout\);

-- Location: LCCOMB_X66_Y42_N10
\fsm|Selector19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector19~5_combout\ = (\fsm|Add8~24_combout\ & (\fsm|Div1|auto_generated|divider|op_1~16_combout\ & (\fsm|Equal3~0_combout\ & \fsm|s_produto~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Div1|auto_generated|divider|op_1~16_combout\,
	datac => \fsm|Equal3~0_combout\,
	datad => \fsm|s_produto~2_combout\,
	combout => \fsm|Selector19~5_combout\);

-- Location: LCCOMB_X66_Y42_N18
\fsm|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector19~2_combout\ = (\fsm|Selector19~5_combout\) # ((\fsm|Div2|auto_generated|divider|op_1~16_combout\ & (\fsm|Add11~26_combout\ & !\fsm|comb_proc~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Selector19~5_combout\,
	datab => \fsm|Div2|auto_generated|divider|op_1~16_combout\,
	datac => \fsm|Add11~26_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|Selector19~2_combout\);

-- Location: LCCOMB_X66_Y42_N16
\fsm|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector19~3_combout\ = (\fsm|s_display_centimos~7_combout\ & (((\fsm|Selector19~2_combout\)))) # (!\fsm|s_display_centimos~7_combout\ & (\fsm|Div0|auto_generated|divider|op_1~16_combout\ & (\fsm|Add5~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_display_centimos~7_combout\,
	datab => \fsm|Div0|auto_generated|divider|op_1~16_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Selector19~2_combout\,
	combout => \fsm|Selector19~3_combout\);

-- Location: LCCOMB_X66_Y42_N2
\fsm|Selector19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector19~4_combout\ = (\fsm|s_currentState.FREEZE~q\) # ((\fsm|Selector27~0_combout\ & \fsm|Selector19~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Selector27~0_combout\,
	datac => \fsm|s_currentState.FREEZE~q\,
	datad => \fsm|Selector19~3_combout\,
	combout => \fsm|Selector19~4_combout\);

-- Location: LCCOMB_X73_Y45_N12
\toBCD|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~5_combout\ = (\fsm|Selector13~15_combout\ & (!\debsw4|s_pulsedOut~q\ & (\fsm|Selector16~4_combout\ & \fsm|Selector19~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Selector13~15_combout\,
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|Selector16~4_combout\,
	datad => \fsm|Selector19~4_combout\,
	combout => \toBCD|process_0~5_combout\);

-- Location: LCCOMB_X66_Y44_N18
\fsm|centimo[8]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[8]~70_combout\ = (\fsm|comb_proc~15_combout\ & ((\fsm|Add1~16_combout\))) # (!\fsm|comb_proc~15_combout\ & (\fsm|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add2~14_combout\,
	datac => \fsm|comb_proc~15_combout\,
	datad => \fsm|Add1~16_combout\,
	combout => \fsm|centimo[8]~70_combout\);

-- Location: LCCOMB_X65_Y44_N0
\fsm|comb_proc~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|comb_proc~3_combout\ = (!\fsm|comb_proc~6_combout\ & (\fsm|s_currentState.PAY~q\ & !\fsm|comb_proc~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~6_combout\,
	datac => \fsm|s_currentState.PAY~q\,
	datad => \fsm|comb_proc~9_combout\,
	combout => \fsm|comb_proc~3_combout\);

-- Location: LCCOMB_X57_Y40_N4
\fsm|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~2_combout\ = (\fsm|Add3~1\ & (\fsm|Add5~0_combout\ $ ((!\fsm|Add5~24_combout\)))) # (!\fsm|Add3~1\ & ((\fsm|Add5~0_combout\ $ (\fsm|Add5~24_combout\)) # (GND)))
-- \fsm|Add3~3\ = CARRY((\fsm|Add5~0_combout\ $ (!\fsm|Add5~24_combout\)) # (!\fsm|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~0_combout\,
	datab => \fsm|Add5~24_combout\,
	datad => VCC,
	cin => \fsm|Add3~1\,
	combout => \fsm|Add3~2_combout\,
	cout => \fsm|Add3~3\);

-- Location: LCCOMB_X57_Y40_N6
\fsm|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~4_combout\ = (\fsm|Add3~3\ & ((\fsm|Add5~2_combout\ $ (\fsm|Add5~24_combout\)))) # (!\fsm|Add3~3\ & (\fsm|Add5~2_combout\ $ (\fsm|Add5~24_combout\ $ (VCC))))
-- \fsm|Add3~5\ = CARRY((!\fsm|Add3~3\ & (\fsm|Add5~2_combout\ $ (\fsm|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~2_combout\,
	datab => \fsm|Add5~24_combout\,
	datad => VCC,
	cin => \fsm|Add3~3\,
	combout => \fsm|Add3~4_combout\,
	cout => \fsm|Add3~5\);

-- Location: LCCOMB_X57_Y40_N8
\fsm|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~6_combout\ = (\fsm|Add3~5\ & (\fsm|Add5~24_combout\ $ ((!\fsm|Add5~4_combout\)))) # (!\fsm|Add3~5\ & ((\fsm|Add5~24_combout\ $ (\fsm|Add5~4_combout\)) # (GND)))
-- \fsm|Add3~7\ = CARRY((\fsm|Add5~24_combout\ $ (!\fsm|Add5~4_combout\)) # (!\fsm|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Add5~4_combout\,
	datad => VCC,
	cin => \fsm|Add3~5\,
	combout => \fsm|Add3~6_combout\,
	cout => \fsm|Add3~7\);

-- Location: LCCOMB_X57_Y40_N10
\fsm|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~8_combout\ = (\fsm|Add3~7\ & ((\fsm|Add5~6_combout\ $ (\fsm|Add5~24_combout\)))) # (!\fsm|Add3~7\ & (\fsm|Add5~6_combout\ $ (\fsm|Add5~24_combout\ $ (VCC))))
-- \fsm|Add3~9\ = CARRY((!\fsm|Add3~7\ & (\fsm|Add5~6_combout\ $ (\fsm|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~6_combout\,
	datab => \fsm|Add5~24_combout\,
	datad => VCC,
	cin => \fsm|Add3~7\,
	combout => \fsm|Add3~8_combout\,
	cout => \fsm|Add3~9\);

-- Location: LCCOMB_X57_Y40_N12
\fsm|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~10_combout\ = (\fsm|Add3~9\ & (\fsm|Add5~24_combout\ $ ((!\fsm|Add5~8_combout\)))) # (!\fsm|Add3~9\ & ((\fsm|Add5~24_combout\ $ (\fsm|Add5~8_combout\)) # (GND)))
-- \fsm|Add3~11\ = CARRY((\fsm|Add5~24_combout\ $ (!\fsm|Add5~8_combout\)) # (!\fsm|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Add5~8_combout\,
	datad => VCC,
	cin => \fsm|Add3~9\,
	combout => \fsm|Add3~10_combout\,
	cout => \fsm|Add3~11\);

-- Location: LCCOMB_X57_Y40_N14
\fsm|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~12_combout\ = (\fsm|Add3~11\ & ((\fsm|Add5~10_combout\ $ (\fsm|Add5~24_combout\)))) # (!\fsm|Add3~11\ & (\fsm|Add5~10_combout\ $ (\fsm|Add5~24_combout\ $ (VCC))))
-- \fsm|Add3~13\ = CARRY((!\fsm|Add3~11\ & (\fsm|Add5~10_combout\ $ (\fsm|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~10_combout\,
	datab => \fsm|Add5~24_combout\,
	datad => VCC,
	cin => \fsm|Add3~11\,
	combout => \fsm|Add3~12_combout\,
	cout => \fsm|Add3~13\);

-- Location: LCCOMB_X57_Y40_N16
\fsm|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~14_combout\ = (\fsm|Add3~13\ & (\fsm|Add5~24_combout\ $ ((!\fsm|Add5~12_combout\)))) # (!\fsm|Add3~13\ & ((\fsm|Add5~24_combout\ $ (\fsm|Add5~12_combout\)) # (GND)))
-- \fsm|Add3~15\ = CARRY((\fsm|Add5~24_combout\ $ (!\fsm|Add5~12_combout\)) # (!\fsm|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Add5~12_combout\,
	datad => VCC,
	cin => \fsm|Add3~13\,
	combout => \fsm|Add3~14_combout\,
	cout => \fsm|Add3~15\);

-- Location: LCCOMB_X57_Y40_N18
\fsm|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~16_combout\ = (\fsm|Add3~15\ & ((\fsm|Add5~24_combout\ $ (\fsm|Add5~14_combout\)))) # (!\fsm|Add3~15\ & (\fsm|Add5~24_combout\ $ (\fsm|Add5~14_combout\ $ (VCC))))
-- \fsm|Add3~17\ = CARRY((!\fsm|Add3~15\ & (\fsm|Add5~24_combout\ $ (\fsm|Add5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Add5~14_combout\,
	datad => VCC,
	cin => \fsm|Add3~15\,
	combout => \fsm|Add3~16_combout\,
	cout => \fsm|Add3~17\);

-- Location: LCCOMB_X57_Y40_N20
\fsm|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~18_combout\ = (\fsm|Add3~17\ & (\fsm|Add5~24_combout\ $ ((!\fsm|Add5~16_combout\)))) # (!\fsm|Add3~17\ & ((\fsm|Add5~24_combout\ $ (\fsm|Add5~16_combout\)) # (GND)))
-- \fsm|Add3~19\ = CARRY((\fsm|Add5~24_combout\ $ (!\fsm|Add5~16_combout\)) # (!\fsm|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Add5~16_combout\,
	datad => VCC,
	cin => \fsm|Add3~17\,
	combout => \fsm|Add3~18_combout\,
	cout => \fsm|Add3~19\);

-- Location: LCCOMB_X57_Y40_N22
\fsm|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~20_combout\ = (\fsm|Add3~19\ & ((\fsm|Add5~24_combout\ $ (\fsm|Add5~18_combout\)))) # (!\fsm|Add3~19\ & (\fsm|Add5~24_combout\ $ (\fsm|Add5~18_combout\ $ (VCC))))
-- \fsm|Add3~21\ = CARRY((!\fsm|Add3~19\ & (\fsm|Add5~24_combout\ $ (\fsm|Add5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Add5~18_combout\,
	datad => VCC,
	cin => \fsm|Add3~19\,
	combout => \fsm|Add3~20_combout\,
	cout => \fsm|Add3~21\);

-- Location: LCCOMB_X57_Y40_N24
\fsm|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~22_combout\ = (\fsm|Add3~21\ & (\fsm|Add5~20_combout\ $ ((!\fsm|Add5~24_combout\)))) # (!\fsm|Add3~21\ & ((\fsm|Add5~20_combout\ $ (\fsm|Add5~24_combout\)) # (GND)))
-- \fsm|Add3~23\ = CARRY((\fsm|Add5~20_combout\ $ (!\fsm|Add5~24_combout\)) # (!\fsm|Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~20_combout\,
	datab => \fsm|Add5~24_combout\,
	datad => VCC,
	cin => \fsm|Add3~21\,
	combout => \fsm|Add3~22_combout\,
	cout => \fsm|Add3~23\);

-- Location: LCCOMB_X57_Y40_N26
\fsm|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~24_combout\ = (\fsm|Add3~23\ & ((\fsm|Add5~22_combout\ $ (\fsm|Add5~24_combout\)))) # (!\fsm|Add3~23\ & (\fsm|Add5~22_combout\ $ (\fsm|Add5~24_combout\ $ (VCC))))
-- \fsm|Add3~25\ = CARRY((!\fsm|Add3~23\ & (\fsm|Add5~22_combout\ $ (\fsm|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~22_combout\,
	datab => \fsm|Add5~24_combout\,
	datad => VCC,
	cin => \fsm|Add3~23\,
	combout => \fsm|Add3~24_combout\,
	cout => \fsm|Add3~25\);

-- Location: LCCOMB_X57_Y40_N28
\fsm|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add3~26_combout\ = \fsm|Add3~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Add3~25\,
	combout => \fsm|Add3~26_combout\);

-- Location: LCCOMB_X55_Y44_N18
\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = \fsm|Add3~18_combout\ $ (VCC)
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY(\fsm|Add3~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add3~18_combout\,
	datad => VCC,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X55_Y44_N20
\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\fsm|Add3~20_combout\ & (\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & VCC)) # (!\fsm|Add3~20_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\fsm|Add3~20_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add3~20_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X55_Y44_N22
\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\fsm|Add3~22_combout\ & ((GND) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\))) # (!\fsm|Add3~22_combout\ & 
-- (\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ $ (GND)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\fsm|Add3~22_combout\) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add3~22_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X55_Y44_N24
\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\fsm|Add3~24_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\fsm|Add3~24_combout\ & 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (!\fsm|Add3~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add3~24_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X55_Y44_N26
\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\fsm|Add3~26_combout\ & (\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ $ (GND))) # (!\fsm|Add3~26_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & VCC))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((\fsm|Add3~26_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add3~26_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X55_Y44_N28
\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = !\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY(!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X55_Y44_N30
\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X54_Y44_N24
\fsm|Mod0|auto_generated|divider|divider|StageOut[112]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[112]~178_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[112]~178_combout\);

-- Location: LCCOMB_X55_Y44_N6
\fsm|Mod0|auto_generated|divider|divider|StageOut[111]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\);

-- Location: LCCOMB_X55_Y44_N16
\fsm|Mod0|auto_generated|divider|divider|StageOut[111]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[111]~179_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add3~26_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[111]~179_combout\);

-- Location: LCCOMB_X54_Y44_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[110]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[110]~182_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[110]~182_combout\);

-- Location: LCCOMB_X55_Y44_N8
\fsm|Mod0|auto_generated|divider|divider|StageOut[110]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add3~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add3~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\);

-- Location: LCCOMB_X54_Y44_N26
\fsm|Mod0|auto_generated|divider|divider|StageOut[109]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[109]~184_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[109]~184_combout\);

-- Location: LCCOMB_X54_Y44_N20
\fsm|Mod0|auto_generated|divider|divider|StageOut[109]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ = (\fsm|Add3~22_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add3~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\);

-- Location: LCCOMB_X55_Y44_N2
\fsm|Mod0|auto_generated|divider|divider|StageOut[108]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add3~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add3~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\);

-- Location: LCCOMB_X54_Y44_N28
\fsm|Mod0|auto_generated|divider|divider|StageOut[108]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[108]~186_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[108]~186_combout\);

-- Location: LCCOMB_X55_Y44_N4
\fsm|Mod0|auto_generated|divider|divider|StageOut[107]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[107]~187_combout\ = (\fsm|Add3~18_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add3~18_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[107]~187_combout\);

-- Location: LCCOMB_X54_Y44_N2
\fsm|Mod0|auto_generated|divider|divider|StageOut[107]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout\);

-- Location: LCCOMB_X53_Y44_N16
\fsm|Mod0|auto_generated|divider|divider|StageOut[106]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[106]~190_combout\ = (\fsm|Add3~16_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add3~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[106]~190_combout\);

-- Location: LCCOMB_X53_Y44_N6
\fsm|Mod0|auto_generated|divider|divider|StageOut[106]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[106]~189_combout\ = (\fsm|Add3~16_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add3~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[106]~189_combout\);

-- Location: LCCOMB_X54_Y44_N4
\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\fsm|Mod0|auto_generated|divider|divider|StageOut[106]~190_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[106]~189_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[106]~190_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[106]~189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[106]~190_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[106]~189_combout\,
	datad => VCC,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X54_Y44_N6
\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[107]~187_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[107]~187_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[107]~187_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[107]~187_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X54_Y44_N8
\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[108]~186_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[108]~186_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[108]~186_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[108]~186_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X54_Y44_N10
\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[109]~184_combout\ & (((!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[109]~184_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\fsm|Mod0|auto_generated|divider|divider|StageOut[109]~184_combout\ & !\fsm|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[109]~184_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X54_Y44_N12
\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[110]~182_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[110]~182_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[110]~182_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[110]~182_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X54_Y44_N14
\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[111]~179_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[111]~179_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[111]~179_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[111]~179_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X54_Y44_N16
\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[112]~178_combout\ & ((GND) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\))) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[112]~178_combout\ & (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ $ (GND)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[112]~178_combout\) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[112]~178_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X54_Y44_N18
\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X53_Y43_N14
\fsm|Mod0|auto_generated|divider|divider|StageOut[128]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[128]~191_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[128]~191_combout\);

-- Location: LCCOMB_X54_Y44_N0
\fsm|Mod0|auto_generated|divider|divider|StageOut[128]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\);

-- Location: LCCOMB_X52_Y45_N24
\fsm|Mod0|auto_generated|divider|divider|StageOut[127]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[127]~192_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[127]~192_combout\);

-- Location: LCCOMB_X55_Y44_N14
\fsm|Mod0|auto_generated|divider|divider|StageOut[127]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[127]~333_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\fsm|Add3~26_combout\))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add3~26_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[127]~333_combout\);

-- Location: LCCOMB_X53_Y44_N18
\fsm|Mod0|auto_generated|divider|divider|StageOut[126]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[126]~193_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[126]~193_combout\);

-- Location: LCCOMB_X55_Y44_N0
\fsm|Mod0|auto_generated|divider|divider|StageOut[126]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[126]~334_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Add3~24_combout\)) 
-- # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Add3~24_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[126]~334_combout\);

-- Location: LCCOMB_X52_Y45_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[125]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[125]~194_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[125]~194_combout\);

-- Location: LCCOMB_X54_Y44_N22
\fsm|Mod0|auto_generated|divider|divider|StageOut[125]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[125]~335_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Add3~22_combout\)) 
-- # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add3~22_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[125]~335_combout\);

-- Location: LCCOMB_X55_Y44_N10
\fsm|Mod0|auto_generated|divider|divider|StageOut[124]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[124]~336_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Add3~20_combout\)) 
-- # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Add3~20_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[124]~336_combout\);

-- Location: LCCOMB_X52_Y45_N4
\fsm|Mod0|auto_generated|divider|divider|StageOut[124]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[124]~195_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[124]~195_combout\);

-- Location: LCCOMB_X55_Y44_N12
\fsm|Mod0|auto_generated|divider|divider|StageOut[123]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[123]~337_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Add3~18_combout\)) 
-- # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Add3~18_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[123]~337_combout\);

-- Location: LCCOMB_X53_Y43_N4
\fsm|Mod0|auto_generated|divider|divider|StageOut[123]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[123]~196_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[123]~196_combout\);

-- Location: LCCOMB_X53_Y44_N22
\fsm|Mod0|auto_generated|divider|divider|StageOut[122]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[122]~198_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[122]~198_combout\);

-- Location: LCCOMB_X53_Y44_N28
\fsm|Mod0|auto_generated|divider|divider|StageOut[122]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[122]~197_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Add3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Add3~16_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[122]~197_combout\);

-- Location: LCCOMB_X53_Y44_N12
\fsm|Mod0|auto_generated|divider|divider|StageOut[105]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[105]~201_combout\ = (\fsm|Add3~14_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add3~14_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[105]~201_combout\);

-- Location: LCCOMB_X53_Y44_N2
\fsm|Mod0|auto_generated|divider|divider|StageOut[105]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[105]~200_combout\ = (\fsm|Add3~14_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add3~14_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[105]~200_combout\);

-- Location: LCCOMB_X53_Y44_N20
\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[105]~201_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[105]~200_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[105]~201_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[105]~200_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X53_Y43_N10
\fsm|Mod0|auto_generated|divider|divider|StageOut[121]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[121]~202_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[121]~202_combout\);

-- Location: LCCOMB_X53_Y44_N24
\fsm|Mod0|auto_generated|divider|divider|StageOut[121]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[121]~199_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Add3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Add3~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[121]~199_combout\);

-- Location: LCCOMB_X52_Y45_N6
\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\fsm|Mod0|auto_generated|divider|divider|StageOut[121]~202_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[121]~199_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[121]~202_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[121]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[121]~202_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[121]~199_combout\,
	datad => VCC,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X52_Y45_N8
\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[122]~198_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[122]~197_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[122]~198_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[122]~197_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[122]~198_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[122]~197_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[122]~198_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[122]~197_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X52_Y45_N10
\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[123]~337_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[123]~196_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[123]~337_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[123]~196_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[123]~337_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[123]~196_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[123]~337_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[123]~196_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X52_Y45_N12
\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[124]~336_combout\ & (((!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[124]~336_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[124]~195_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[124]~195_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\fsm|Mod0|auto_generated|divider|divider|StageOut[124]~336_combout\ & !\fsm|Mod0|auto_generated|divider|divider|StageOut[124]~195_combout\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[124]~336_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[124]~195_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X52_Y45_N14
\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[125]~194_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[125]~335_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[125]~194_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[125]~335_combout\)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[125]~194_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[125]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[125]~194_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[125]~335_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X52_Y45_N16
\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[126]~193_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[126]~334_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[126]~193_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[126]~334_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[126]~193_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[126]~334_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[126]~193_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[126]~334_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X52_Y45_N18
\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[127]~192_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[127]~333_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[127]~192_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[127]~333_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[127]~192_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[127]~333_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[127]~192_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[127]~333_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X52_Y45_N20
\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[128]~191_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[128]~191_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[128]~191_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[128]~191_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X52_Y45_N22
\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X53_Y45_N8
\fsm|Mod0|auto_generated|divider|divider|StageOut[144]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[144]~203_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[144]~203_combout\);

-- Location: LCCOMB_X53_Y43_N22
\fsm|Mod0|auto_generated|divider|divider|StageOut[144]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[144]~289_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[128]~288_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[144]~289_combout\);

-- Location: LCCOMB_X53_Y45_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[143]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\);

-- Location: LCCOMB_X52_Y45_N2
\fsm|Mod0|auto_generated|divider|divider|StageOut[143]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[143]~290_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[127]~333_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[127]~333_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[143]~290_combout\);

-- Location: LCCOMB_X53_Y44_N10
\fsm|Mod0|auto_generated|divider|divider|StageOut[142]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[142]~205_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[142]~205_combout\);

-- Location: LCCOMB_X53_Y44_N14
\fsm|Mod0|auto_generated|divider|divider|StageOut[142]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[142]~291_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[126]~334_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[126]~334_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[142]~291_combout\);

-- Location: LCCOMB_X52_Y45_N0
\fsm|Mod0|auto_generated|divider|divider|StageOut[141]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[141]~292_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[125]~335_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[125]~335_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[141]~292_combout\);

-- Location: LCCOMB_X54_Y45_N26
\fsm|Mod0|auto_generated|divider|divider|StageOut[141]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[141]~206_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[141]~206_combout\);

-- Location: LCCOMB_X52_Y45_N26
\fsm|Mod0|auto_generated|divider|divider|StageOut[140]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[124]~336_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[124]~336_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\);

-- Location: LCCOMB_X53_Y45_N0
\fsm|Mod0|auto_generated|divider|divider|StageOut[140]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[140]~207_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[140]~207_combout\);

-- Location: LCCOMB_X53_Y43_N24
\fsm|Mod0|auto_generated|divider|divider|StageOut[139]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[123]~337_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[123]~337_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\);

-- Location: LCCOMB_X52_Y45_N28
\fsm|Mod0|auto_generated|divider|divider|StageOut[139]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout\);

-- Location: LCCOMB_X53_Y44_N8
\fsm|Mod0|auto_generated|divider|divider|StageOut[138]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[138]~209_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[138]~209_combout\);

-- Location: LCCOMB_X53_Y44_N0
\fsm|Mod0|auto_generated|divider|divider|StageOut[138]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[138]~338_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\fsm|Add3~16_combout\))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Add3~16_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[138]~338_combout\);

-- Location: LCCOMB_X53_Y44_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[137]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[137]~339_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\fsm|Add3~14_combout\)) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add3~14_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[137]~339_combout\);

-- Location: LCCOMB_X54_Y45_N12
\fsm|Mod0|auto_generated|divider|divider|StageOut[137]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[137]~210_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[137]~210_combout\);

-- Location: LCCOMB_X53_Y43_N26
\fsm|Mod0|auto_generated|divider|divider|StageOut[120]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[120]~212_combout\ = (\fsm|Add3~12_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add3~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[120]~212_combout\);

-- Location: LCCOMB_X53_Y43_N0
\fsm|Mod0|auto_generated|divider|divider|StageOut[120]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[120]~213_combout\ = (\fsm|Add3~12_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add3~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[120]~213_combout\);

-- Location: LCCOMB_X53_Y43_N12
\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[120]~212_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[120]~213_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[120]~212_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[120]~213_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X53_Y43_N2
\fsm|Mod0|auto_generated|divider|divider|StageOut[136]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[136]~214_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[136]~214_combout\);

-- Location: LCCOMB_X53_Y43_N8
\fsm|Mod0|auto_generated|divider|divider|StageOut[136]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[136]~211_combout\ = (\fsm|Add3~12_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add3~12_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[136]~211_combout\);

-- Location: LCCOMB_X53_Y45_N10
\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\fsm|Mod0|auto_generated|divider|divider|StageOut[136]~214_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[136]~211_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[136]~214_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[136]~211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[136]~214_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[136]~211_combout\,
	datad => VCC,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X53_Y45_N12
\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[137]~339_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[137]~210_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[137]~339_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[137]~210_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[137]~339_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[137]~210_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[137]~339_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[137]~210_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X53_Y45_N14
\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[138]~209_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[138]~338_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[138]~209_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[138]~338_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[138]~209_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[138]~338_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[138]~209_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[138]~338_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X53_Y45_N16
\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\ & (((!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\fsm|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\ & !\fsm|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X53_Y45_N18
\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[140]~207_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[140]~207_combout\)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[140]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[140]~207_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X53_Y45_N20
\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[141]~292_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[141]~206_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[141]~292_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[141]~206_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[141]~292_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[141]~206_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[141]~292_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[141]~206_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X53_Y45_N22
\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[142]~205_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[142]~291_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[142]~205_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[142]~291_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[142]~205_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[142]~291_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[142]~205_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[142]~291_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X53_Y45_N24
\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[143]~290_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[143]~290_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[143]~290_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[143]~290_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X53_Y45_N26
\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[144]~203_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[144]~289_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[144]~203_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[144]~289_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[144]~203_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[144]~289_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[144]~203_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[144]~289_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X53_Y45_N28
\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X53_Y45_N4
\fsm|Mod0|auto_generated|divider|divider|StageOut[160]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[160]~295_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[144]~289_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[144]~289_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[160]~295_combout\);

-- Location: LCCOMB_X55_Y43_N24
\fsm|Mod0|auto_generated|divider|divider|StageOut[160]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[160]~215_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[160]~215_combout\);

-- Location: LCCOMB_X55_Y45_N22
\fsm|Mod0|auto_generated|divider|divider|StageOut[159]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[159]~216_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[159]~216_combout\);

-- Location: LCCOMB_X54_Y45_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[159]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[143]~290_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[143]~290_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout\);

-- Location: LCCOMB_X53_Y44_N4
\fsm|Mod0|auto_generated|divider|divider|StageOut[158]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[158]~297_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[142]~291_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[142]~291_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[158]~297_combout\);

-- Location: LCCOMB_X55_Y45_N24
\fsm|Mod0|auto_generated|divider|divider|StageOut[158]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[158]~217_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[158]~217_combout\);

-- Location: LCCOMB_X54_Y45_N10
\fsm|Mod0|auto_generated|divider|divider|StageOut[157]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[157]~218_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[157]~218_combout\);

-- Location: LCCOMB_X54_Y45_N4
\fsm|Mod0|auto_generated|divider|divider|StageOut[157]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[157]~298_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[141]~292_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[141]~292_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[157]~298_combout\);

-- Location: LCCOMB_X54_Y46_N8
\fsm|Mod0|auto_generated|divider|divider|StageOut[156]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[156]~219_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[156]~219_combout\);

-- Location: LCCOMB_X53_Y45_N6
\fsm|Mod0|auto_generated|divider|divider|StageOut[156]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[156]~299_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[156]~299_combout\);

-- Location: LCCOMB_X53_Y43_N6
\fsm|Mod0|auto_generated|divider|divider|StageOut[155]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[155]~300_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[155]~300_combout\);

-- Location: LCCOMB_X53_Y43_N16
\fsm|Mod0|auto_generated|divider|divider|StageOut[155]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[155]~220_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[155]~220_combout\);

-- Location: LCCOMB_X55_Y45_N26
\fsm|Mod0|auto_generated|divider|divider|StageOut[154]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[154]~221_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[154]~221_combout\);

-- Location: LCCOMB_X53_Y44_N26
\fsm|Mod0|auto_generated|divider|divider|StageOut[154]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[138]~338_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[138]~338_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\);

-- Location: LCCOMB_X54_Y45_N0
\fsm|Mod0|auto_generated|divider|divider|StageOut[153]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[153]~222_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[153]~222_combout\);

-- Location: LCCOMB_X54_Y45_N18
\fsm|Mod0|auto_generated|divider|divider|StageOut[153]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[137]~339_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[137]~339_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\);

-- Location: LCCOMB_X53_Y45_N2
\fsm|Mod0|auto_generated|divider|divider|StageOut[152]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[152]~223_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[152]~223_combout\);

-- Location: LCCOMB_X53_Y43_N28
\fsm|Mod0|auto_generated|divider|divider|StageOut[152]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[152]~340_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\fsm|Add3~12_combout\))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datab => \fsm|Add3~12_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[152]~340_combout\);

-- Location: LCCOMB_X54_Y45_N14
\fsm|Mod0|auto_generated|divider|divider|StageOut[151]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[151]~224_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Add3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Add3~10_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[151]~224_combout\);

-- Location: LCCOMB_X54_Y45_N24
\fsm|Mod0|auto_generated|divider|divider|StageOut[135]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[135]~225_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Add3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Add3~10_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[135]~225_combout\);

-- Location: LCCOMB_X54_Y45_N6
\fsm|Mod0|auto_generated|divider|divider|StageOut[135]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[135]~226_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Add3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Add3~10_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[135]~226_combout\);

-- Location: LCCOMB_X54_Y45_N28
\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[135]~225_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[135]~226_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[135]~225_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[135]~226_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X54_Y45_N20
\fsm|Mod0|auto_generated|divider|divider|StageOut[151]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[151]~227_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[151]~227_combout\);

-- Location: LCCOMB_X55_Y45_N0
\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\fsm|Mod0|auto_generated|divider|divider|StageOut[151]~224_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[151]~227_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[151]~224_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[151]~227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[151]~224_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[151]~227_combout\,
	datad => VCC,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X55_Y45_N2
\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[152]~223_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[152]~340_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[152]~223_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[152]~340_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[152]~223_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[152]~340_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[152]~223_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[152]~340_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X55_Y45_N4
\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[153]~222_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[153]~222_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[153]~222_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[153]~222_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X55_Y45_N6
\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[154]~221_combout\ & (((!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[154]~221_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\fsm|Mod0|auto_generated|divider|divider|StageOut[154]~221_combout\ & !\fsm|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[154]~221_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X55_Y45_N8
\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[155]~300_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[155]~220_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[155]~300_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[155]~220_combout\)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[155]~300_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[155]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[155]~300_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[155]~220_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X55_Y45_N10
\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[156]~219_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[156]~299_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[156]~219_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[156]~299_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[156]~219_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[156]~299_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[156]~219_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[156]~299_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X55_Y45_N12
\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[157]~218_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[157]~298_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[157]~218_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[157]~298_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[157]~218_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[157]~298_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[157]~218_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[157]~298_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X55_Y45_N14
\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[158]~297_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[158]~217_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[158]~297_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[158]~217_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[158]~297_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[158]~217_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[158]~297_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[158]~217_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X55_Y45_N16
\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[159]~216_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[159]~216_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[159]~216_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[159]~216_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X55_Y45_N18
\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[160]~295_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[160]~215_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[160]~295_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[160]~215_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[160]~295_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[160]~215_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[160]~295_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[160]~215_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X55_Y45_N20
\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X55_Y43_N4
\fsm|Mod0|auto_generated|divider|divider|StageOut[176]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[176]~303_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[160]~295_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[160]~295_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[176]~303_combout\);

-- Location: LCCOMB_X55_Y43_N22
\fsm|Mod0|auto_generated|divider|divider|StageOut[176]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[176]~228_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[176]~228_combout\);

-- Location: LCCOMB_X54_Y45_N8
\fsm|Mod0|auto_generated|divider|divider|StageOut[175]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[175]~304_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[175]~304_combout\);

-- Location: LCCOMB_X55_Y41_N8
\fsm|Mod0|auto_generated|divider|divider|StageOut[175]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[175]~229_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[175]~229_combout\);

-- Location: LCCOMB_X55_Y43_N2
\fsm|Mod0|auto_generated|divider|divider|StageOut[174]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[174]~305_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[158]~297_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[158]~297_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[174]~305_combout\);

-- Location: LCCOMB_X55_Y43_N8
\fsm|Mod0|auto_generated|divider|divider|StageOut[174]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[174]~230_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[174]~230_combout\);

-- Location: LCCOMB_X54_Y43_N24
\fsm|Mod0|auto_generated|divider|divider|StageOut[173]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[173]~231_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[173]~231_combout\);

-- Location: LCCOMB_X54_Y45_N2
\fsm|Mod0|auto_generated|divider|divider|StageOut[173]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[173]~306_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[157]~298_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[157]~298_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[173]~306_combout\);

-- Location: LCCOMB_X54_Y42_N18
\fsm|Mod0|auto_generated|divider|divider|StageOut[172]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[172]~232_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[172]~232_combout\);

-- Location: LCCOMB_X54_Y45_N16
\fsm|Mod0|auto_generated|divider|divider|StageOut[172]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[172]~307_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[156]~299_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[156]~299_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[172]~307_combout\);

-- Location: LCCOMB_X53_Y43_N20
\fsm|Mod0|auto_generated|divider|divider|StageOut[171]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[171]~308_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[155]~300_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[155]~300_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[171]~308_combout\);

-- Location: LCCOMB_X55_Y43_N26
\fsm|Mod0|auto_generated|divider|divider|StageOut[171]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[171]~233_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[171]~233_combout\);

-- Location: LCCOMB_X55_Y45_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[170]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[170]~309_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[170]~309_combout\);

-- Location: LCCOMB_X55_Y41_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[170]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[170]~234_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[170]~234_combout\);

-- Location: LCCOMB_X55_Y43_N12
\fsm|Mod0|auto_generated|divider|divider|StageOut[169]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[169]~235_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[169]~235_combout\);

-- Location: LCCOMB_X54_Y45_N22
\fsm|Mod0|auto_generated|divider|divider|StageOut[169]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[169]~310_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[169]~310_combout\);

-- Location: LCCOMB_X53_Y43_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[168]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[168]~311_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[152]~340_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[152]~340_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[168]~311_combout\);

-- Location: LCCOMB_X55_Y45_N28
\fsm|Mod0|auto_generated|divider|divider|StageOut[168]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[168]~236_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[168]~236_combout\);

-- Location: LCCOMB_X54_Y43_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[167]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[167]~237_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[167]~237_combout\);

-- Location: LCCOMB_X53_Y43_N18
\fsm|Mod0|auto_generated|divider|divider|StageOut[167]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[167]~341_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\fsm|Add3~10_combout\))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Add3~10_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[167]~341_combout\);

-- Location: LCCOMB_X54_Y42_N12
\fsm|Mod0|auto_generated|divider|divider|StageOut[150]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[150]~240_combout\ = (\fsm|Add3~8_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add3~8_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[150]~240_combout\);

-- Location: LCCOMB_X54_Y42_N10
\fsm|Mod0|auto_generated|divider|divider|StageOut[150]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[150]~239_combout\ = (\fsm|Add3~8_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add3~8_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[150]~239_combout\);

-- Location: LCCOMB_X54_Y42_N20
\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[150]~240_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[150]~239_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[150]~240_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[150]~239_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X54_Y42_N22
\fsm|Mod0|auto_generated|divider|divider|StageOut[166]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[166]~241_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[166]~241_combout\);

-- Location: LCCOMB_X54_Y42_N0
\fsm|Mod0|auto_generated|divider|divider|StageOut[166]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[166]~238_combout\ = (\fsm|Add3~8_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add3~8_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[166]~238_combout\);

-- Location: LCCOMB_X54_Y43_N0
\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\fsm|Mod0|auto_generated|divider|divider|StageOut[166]~241_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[166]~238_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[166]~241_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[166]~238_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[166]~241_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[166]~238_combout\,
	datad => VCC,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X54_Y43_N2
\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[167]~237_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[167]~341_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[167]~237_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[167]~341_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[167]~237_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[167]~341_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[167]~237_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[167]~341_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X54_Y43_N4
\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[168]~311_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[168]~236_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[168]~311_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[168]~236_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[168]~311_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[168]~236_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[168]~311_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[168]~236_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X54_Y43_N6
\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[169]~235_combout\ & (((!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[169]~235_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[169]~310_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[169]~310_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\fsm|Mod0|auto_generated|divider|divider|StageOut[169]~235_combout\ & !\fsm|Mod0|auto_generated|divider|divider|StageOut[169]~310_combout\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[169]~235_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[169]~310_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X54_Y43_N8
\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[170]~234_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[170]~234_combout\)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[170]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[170]~309_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[170]~234_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X54_Y43_N10
\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[171]~308_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[171]~233_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[171]~308_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[171]~233_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[171]~308_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[171]~233_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[171]~308_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[171]~233_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X54_Y43_N12
\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[172]~232_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[172]~307_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[172]~232_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[172]~307_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[172]~232_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[172]~307_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[172]~232_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[172]~307_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~13\);

-- Location: LCCOMB_X54_Y43_N14
\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[173]~231_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[173]~306_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[173]~231_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[173]~306_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[173]~231_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[173]~306_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[173]~231_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[173]~306_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~13\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~15\);

-- Location: LCCOMB_X54_Y43_N16
\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[174]~305_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[174]~230_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[174]~305_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[174]~230_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[174]~305_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[174]~230_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[174]~305_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[174]~230_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~15\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~17\);

-- Location: LCCOMB_X54_Y43_N18
\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[175]~304_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[175]~229_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[175]~304_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[175]~229_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[175]~304_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[175]~229_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[175]~304_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[175]~229_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~17\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~19\);

-- Location: LCCOMB_X54_Y43_N20
\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[176]~303_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[176]~228_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[176]~303_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[176]~228_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[176]~303_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[176]~228_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[176]~303_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[176]~228_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~19\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~21\);

-- Location: LCCOMB_X54_Y43_N22
\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ = !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~21\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\);

-- Location: LCCOMB_X55_Y41_N28
\fsm|Mod0|auto_generated|divider|divider|StageOut[186]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[186]~318_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[170]~309_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[186]~318_combout\);

-- Location: LCCOMB_X55_Y43_N0
\fsm|Mod0|auto_generated|divider|divider|StageOut[192]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[192]~312_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[176]~303_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[176]~303_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[192]~312_combout\);

-- Location: LCCOMB_X55_Y43_N10
\fsm|Mod0|auto_generated|divider|divider|StageOut[192]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[192]~242_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[192]~242_combout\);

-- Location: LCCOMB_X55_Y41_N2
\fsm|Mod0|auto_generated|divider|divider|StageOut[191]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[191]~313_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[175]~304_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[175]~304_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[191]~313_combout\);

-- Location: LCCOMB_X55_Y41_N12
\fsm|Mod0|auto_generated|divider|divider|StageOut[191]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[191]~243_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[191]~243_combout\);

-- Location: LCCOMB_X55_Y43_N6
\fsm|Mod0|auto_generated|divider|divider|StageOut[190]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[190]~314_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[174]~305_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[174]~305_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[190]~314_combout\);

-- Location: LCCOMB_X55_Y43_N16
\fsm|Mod0|auto_generated|divider|divider|StageOut[190]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[190]~244_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[190]~244_combout\);

-- Location: LCCOMB_X56_Y42_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[189]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[189]~245_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[189]~245_combout\);

-- Location: LCCOMB_X54_Y43_N28
\fsm|Mod0|auto_generated|divider|divider|StageOut[189]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[189]~315_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[173]~306_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[173]~306_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[189]~315_combout\);

-- Location: LCCOMB_X54_Y42_N24
\fsm|Mod0|auto_generated|divider|divider|StageOut[188]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[188]~316_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[172]~307_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[172]~307_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[188]~316_combout\);

-- Location: LCCOMB_X56_Y42_N12
\fsm|Mod0|auto_generated|divider|divider|StageOut[188]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[188]~246_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[188]~246_combout\);

-- Location: LCCOMB_X55_Y43_N20
\fsm|Mod0|auto_generated|divider|divider|StageOut[187]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[187]~317_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[171]~308_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[171]~308_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[187]~317_combout\);

-- Location: LCCOMB_X55_Y41_N6
\fsm|Mod0|auto_generated|divider|divider|StageOut[187]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[187]~247_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[187]~247_combout\);

-- Location: LCCOMB_X55_Y41_N16
\fsm|Mod0|auto_generated|divider|divider|StageOut[186]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[186]~248_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[186]~248_combout\);

-- Location: LCCOMB_X55_Y43_N14
\fsm|Mod0|auto_generated|divider|divider|StageOut[185]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[185]~319_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[169]~310_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[169]~310_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[185]~319_combout\);

-- Location: LCCOMB_X55_Y43_N18
\fsm|Mod0|auto_generated|divider|divider|StageOut[185]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[185]~249_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[185]~249_combout\);

-- Location: LCCOMB_X54_Y42_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[184]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[184]~320_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[168]~311_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[168]~311_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[184]~320_combout\);

-- Location: LCCOMB_X55_Y41_N22
\fsm|Mod0|auto_generated|divider|divider|StageOut[184]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[184]~250_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[184]~250_combout\);

-- Location: LCCOMB_X56_Y42_N14
\fsm|Mod0|auto_generated|divider|divider|StageOut[183]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[183]~251_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[183]~251_combout\);

-- Location: LCCOMB_X54_Y43_N26
\fsm|Mod0|auto_generated|divider|divider|StageOut[183]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[183]~321_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[167]~341_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[167]~341_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[183]~321_combout\);

-- Location: LCCOMB_X54_Y42_N8
\fsm|Mod0|auto_generated|divider|divider|StageOut[182]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[182]~252_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[182]~252_combout\);

-- Location: LCCOMB_X54_Y42_N26
\fsm|Mod0|auto_generated|divider|divider|StageOut[182]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[182]~342_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\fsm|Add3~8_combout\))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & (\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Add3~8_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[182]~342_combout\);

-- Location: LCCOMB_X57_Y41_N4
\fsm|Mod0|auto_generated|divider|divider|StageOut[181]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[181]~253_combout\ = (\fsm|Add3~6_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add3~6_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[181]~253_combout\);

-- Location: LCCOMB_X57_Y42_N28
\fsm|Mod0|auto_generated|divider|divider|StageOut[165]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[165]~254_combout\ = (\fsm|Add3~6_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add3~6_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[165]~254_combout\);

-- Location: LCCOMB_X57_Y42_N18
\fsm|Mod0|auto_generated|divider|divider|StageOut[165]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[165]~255_combout\ = (\fsm|Add3~6_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add3~6_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[165]~255_combout\);

-- Location: LCCOMB_X57_Y42_N12
\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[165]~254_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[165]~255_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[165]~254_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[165]~255_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\);

-- Location: LCCOMB_X57_Y42_N24
\fsm|Mod0|auto_generated|divider|divider|StageOut[181]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[181]~256_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[181]~256_combout\);

-- Location: LCCOMB_X56_Y41_N2
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\fsm|Mod0|auto_generated|divider|divider|StageOut[181]~253_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[181]~256_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[181]~253_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[181]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[181]~253_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[181]~256_combout\,
	datad => VCC,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X56_Y41_N4
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[182]~252_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[182]~342_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[182]~252_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[182]~342_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[182]~252_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[182]~342_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[182]~252_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[182]~342_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X56_Y41_N6
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[183]~251_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[183]~321_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[183]~251_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[183]~321_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[183]~251_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[183]~321_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[183]~251_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[183]~321_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X56_Y41_N8
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[184]~320_combout\ & (((!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[184]~320_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[184]~250_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[184]~250_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\fsm|Mod0|auto_generated|divider|divider|StageOut[184]~320_combout\ & !\fsm|Mod0|auto_generated|divider|divider|StageOut[184]~250_combout\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[184]~320_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[184]~250_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X56_Y41_N10
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[185]~319_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[185]~249_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[185]~319_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[185]~249_combout\)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[185]~319_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[185]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[185]~319_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[185]~249_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCCOMB_X56_Y41_N12
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[186]~248_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[186]~318_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[186]~248_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[186]~318_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[186]~248_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[186]~318_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[186]~248_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[186]~318_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~11\);

-- Location: LCCOMB_X56_Y41_N14
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[187]~317_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[187]~247_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[187]~317_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[187]~247_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[187]~317_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[187]~247_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[187]~317_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[187]~247_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~11\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~13\);

-- Location: LCCOMB_X56_Y41_N16
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[188]~316_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[188]~246_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[188]~316_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[188]~246_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[188]~316_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[188]~246_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[188]~316_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[188]~246_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~13\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~15\);

-- Location: LCCOMB_X56_Y41_N18
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[189]~245_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[189]~315_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[189]~245_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[189]~315_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[189]~245_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[189]~315_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[189]~245_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[189]~315_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~15\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~17\);

-- Location: LCCOMB_X56_Y41_N20
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[190]~314_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[190]~244_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[190]~314_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[190]~244_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[190]~314_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[190]~244_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[190]~314_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[190]~244_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~17\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~19\);

-- Location: LCCOMB_X56_Y41_N22
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[191]~313_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[191]~243_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[191]~313_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[191]~243_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[191]~313_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[191]~243_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[191]~313_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[191]~243_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~19\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~21\);

-- Location: LCCOMB_X56_Y41_N24
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[192]~312_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[192]~242_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[192]~312_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[192]~242_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[192]~312_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[192]~242_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[192]~312_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[192]~242_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~21\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~23\);

-- Location: LCCOMB_X56_Y41_N26
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ = \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~23\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\);

-- Location: LCCOMB_X55_Y41_N18
\fsm|Mod0|auto_generated|divider|divider|StageOut[202]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[202]~329_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[186]~318_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[186]~318_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[202]~329_combout\);

-- Location: LCCOMB_X55_Y41_N10
\fsm|Mod0|auto_generated|divider|divider|StageOut[202]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[202]~269_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[202]~269_combout\);

-- Location: LCCOMB_X55_Y43_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[201]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[201]~330_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[185]~319_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[185]~319_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[201]~330_combout\);

-- Location: LCCOMB_X57_Y42_N0
\fsm|Mod0|auto_generated|divider|divider|StageOut[201]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[201]~270_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[201]~270_combout\);

-- Location: LCCOMB_X54_Y42_N2
\fsm|Mod0|auto_generated|divider|divider|StageOut[200]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[200]~271_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[200]~271_combout\);

-- Location: LCCOMB_X54_Y42_N28
\fsm|Mod0|auto_generated|divider|divider|StageOut[200]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[200]~331_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[184]~320_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[184]~320_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[200]~331_combout\);

-- Location: LCCOMB_X56_Y42_N2
\fsm|Mod0|auto_generated|divider|divider|StageOut[199]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[199]~332_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[183]~321_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[183]~321_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[199]~332_combout\);

-- Location: LCCOMB_X56_Y42_N18
\fsm|Mod0|auto_generated|divider|divider|StageOut[199]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[199]~272_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[199]~272_combout\);

-- Location: LCCOMB_X54_Y42_N16
\fsm|Mod0|auto_generated|divider|divider|StageOut[198]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[198]~322_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[182]~342_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[182]~342_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[198]~322_combout\);

-- Location: LCCOMB_X55_Y41_N24
\fsm|Mod0|auto_generated|divider|divider|StageOut[198]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[198]~257_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[198]~257_combout\);

-- Location: LCCOMB_X57_Y42_N14
\fsm|Mod0|auto_generated|divider|divider|StageOut[197]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[197]~258_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[197]~258_combout\);

-- Location: LCCOMB_X57_Y42_N20
\fsm|Mod0|auto_generated|divider|divider|StageOut[197]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[197]~343_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (\fsm|Add3~6_combout\)) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \fsm|Add3~6_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[197]~343_combout\);

-- Location: LCCOMB_X57_Y42_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[180]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[180]~260_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Add3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Add3~4_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[180]~260_combout\);

-- Location: LCCOMB_X57_Y42_N8
\fsm|Mod0|auto_generated|divider|divider|StageOut[180]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[180]~261_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Add3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Add3~4_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[180]~261_combout\);

-- Location: LCCOMB_X57_Y42_N2
\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[180]~260_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[180]~261_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[180]~260_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[180]~261_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\);

-- Location: LCCOMB_X57_Y42_N6
\fsm|Mod0|auto_generated|divider|divider|StageOut[196]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[196]~262_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[196]~262_combout\);

-- Location: LCCOMB_X57_Y42_N4
\fsm|Mod0|auto_generated|divider|divider|StageOut[196]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[196]~259_combout\ = (\fsm|Add3~4_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add3~4_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[196]~259_combout\);

-- Location: LCCOMB_X55_Y42_N4
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ = (((\fsm|Mod0|auto_generated|divider|divider|StageOut[196]~262_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[196]~259_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[196]~262_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[196]~259_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[196]~262_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[196]~259_combout\,
	datad => VCC,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\);

-- Location: LCCOMB_X55_Y42_N6
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[197]~258_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[197]~343_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[197]~258_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[197]~343_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[197]~258_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[197]~343_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[197]~258_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[197]~343_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\);

-- Location: LCCOMB_X55_Y42_N8
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[198]~322_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[198]~257_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[198]~322_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[198]~257_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[198]~322_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[198]~257_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[198]~322_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[198]~257_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\);

-- Location: LCCOMB_X55_Y42_N10
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[199]~332_combout\ & (((!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)))) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[199]~332_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[199]~272_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[199]~272_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\) # (GND)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ = CARRY(((!\fsm|Mod0|auto_generated|divider|divider|StageOut[199]~332_combout\ & !\fsm|Mod0|auto_generated|divider|divider|StageOut[199]~272_combout\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[199]~332_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[199]~272_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\);

-- Location: LCCOMB_X55_Y42_N12
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[200]~271_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[200]~331_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[200]~271_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[200]~331_combout\)))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[200]~271_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[200]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[200]~271_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[200]~331_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~9\);

-- Location: LCCOMB_X55_Y42_N14
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[201]~330_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[201]~270_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[201]~330_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[201]~270_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[201]~330_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[201]~270_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[201]~330_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[201]~270_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~9\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~11\);

-- Location: LCCOMB_X55_Y42_N16
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[202]~329_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[202]~269_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[202]~329_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[202]~269_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[202]~329_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[202]~269_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[202]~329_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[202]~269_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~11\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~13\);

-- Location: LCCOMB_X55_Y41_N14
\fsm|Mod0|auto_generated|divider|divider|StageOut[208]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[208]~263_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[208]~263_combout\);

-- Location: LCCOMB_X55_Y43_N28
\fsm|Mod0|auto_generated|divider|divider|StageOut[208]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[208]~323_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[192]~312_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[192]~312_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[208]~323_combout\);

-- Location: LCCOMB_X56_Y41_N0
\fsm|Mod0|auto_generated|divider|divider|StageOut[207]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[207]~264_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[207]~264_combout\);

-- Location: LCCOMB_X55_Y41_N26
\fsm|Mod0|auto_generated|divider|divider|StageOut[207]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[207]~324_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[191]~313_combout\) # 
-- ((!\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[191]~313_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[207]~324_combout\);

-- Location: LCCOMB_X56_Y41_N28
\fsm|Mod0|auto_generated|divider|divider|StageOut[206]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[206]~265_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[206]~265_combout\);

-- Location: LCCOMB_X54_Y42_N14
\fsm|Mod0|auto_generated|divider|divider|StageOut[206]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[206]~325_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[190]~314_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[190]~314_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[206]~325_combout\);

-- Location: LCCOMB_X56_Y41_N30
\fsm|Mod0|auto_generated|divider|divider|StageOut[205]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[205]~266_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[205]~266_combout\);

-- Location: LCCOMB_X56_Y42_N26
\fsm|Mod0|auto_generated|divider|divider|StageOut[205]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[205]~326_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[189]~315_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[189]~315_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[205]~326_combout\);

-- Location: LCCOMB_X56_Y42_N4
\fsm|Mod0|auto_generated|divider|divider|StageOut[204]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[204]~267_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[204]~267_combout\);

-- Location: LCCOMB_X56_Y42_N8
\fsm|Mod0|auto_generated|divider|divider|StageOut[204]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[204]~327_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[188]~316_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[188]~316_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[204]~327_combout\);

-- Location: LCCOMB_X55_Y41_N4
\fsm|Mod0|auto_generated|divider|divider|StageOut[203]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[203]~328_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[187]~317_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[187]~317_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[203]~328_combout\);

-- Location: LCCOMB_X55_Y41_N20
\fsm|Mod0|auto_generated|divider|divider|StageOut[203]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[203]~268_combout\ = (!\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[203]~268_combout\);

-- Location: LCCOMB_X55_Y42_N18
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[203]~328_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[203]~268_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[203]~328_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[203]~268_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[203]~328_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[203]~268_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[203]~328_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[203]~268_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~13\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~15\);

-- Location: LCCOMB_X55_Y42_N20
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[204]~267_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[204]~327_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[204]~267_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[204]~327_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[204]~267_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[204]~327_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[204]~267_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[204]~327_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~15\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~17\);

-- Location: LCCOMB_X55_Y42_N22
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[205]~266_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[205]~326_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[205]~266_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[205]~326_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[205]~266_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[205]~326_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[205]~266_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[205]~326_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~17\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~19\);

-- Location: LCCOMB_X55_Y42_N24
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ & ((((\fsm|Mod0|auto_generated|divider|divider|StageOut[206]~265_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[206]~325_combout\))))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[206]~265_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[206]~325_combout\) # (GND))))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[206]~265_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[206]~325_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[206]~265_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[206]~325_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~19\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~21\);

-- Location: LCCOMB_X55_Y42_N26
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[207]~264_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[207]~324_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[207]~264_combout\ & 
-- (!\fsm|Mod0|auto_generated|divider|divider|StageOut[207]~324_combout\)))
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ = CARRY((!\fsm|Mod0|auto_generated|divider|divider|StageOut[207]~264_combout\ & (!\fsm|Mod0|auto_generated|divider|divider|StageOut[207]~324_combout\ & 
-- !\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[207]~264_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[207]~324_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~21\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~23\);

-- Location: LCCOMB_X55_Y42_N28
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[208]~263_combout\) # ((\fsm|Mod0|auto_generated|divider|divider|StageOut[208]~323_combout\) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[208]~263_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[208]~323_combout\,
	datad => VCC,
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~23\,
	cout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\);

-- Location: LCCOMB_X55_Y42_N30
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ = !\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\);

-- Location: LCCOMB_X56_Y42_N28
\fsm|Mod0|auto_generated|divider|divider|StageOut[218]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[218]~285_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[202]~329_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[202]~269_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[202]~329_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[202]~269_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[218]~285_combout\);

-- Location: LCCOMB_X57_Y42_N22
\fsm|Mod0|auto_generated|divider|divider|StageOut[217]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[217]~286_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[201]~330_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[201]~270_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[201]~330_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[201]~270_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[217]~286_combout\);

-- Location: LCCOMB_X54_Y42_N6
\fsm|Mod0|auto_generated|divider|divider|StageOut[216]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[216]~279_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[200]~271_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[200]~331_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[200]~271_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[200]~331_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[216]~279_combout\);

-- Location: LCCOMB_X56_Y42_N6
\fsm|Mod0|auto_generated|divider|divider|StageOut[215]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[215]~280_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[199]~332_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[199]~272_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[199]~332_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[199]~272_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[215]~280_combout\);

-- Location: LCCOMB_X54_Y42_N4
\fsm|Mod0|auto_generated|divider|divider|StageOut[214]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[214]~273_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[198]~257_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[198]~322_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[198]~257_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[198]~322_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[214]~273_combout\);

-- Location: LCCOMB_X57_Y42_N26
\fsm|Mod0|auto_generated|divider|divider|StageOut[213]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[213]~274_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[197]~343_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[197]~258_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[197]~343_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[197]~258_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[213]~274_combout\);

-- Location: LCCOMB_X57_Y42_N16
\fsm|Mod0|auto_generated|divider|divider|StageOut[212]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[212]~275_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[196]~262_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[196]~259_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[196]~262_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[196]~259_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[212]~275_combout\);

-- Location: LCCOMB_X56_Y42_N22
\fsm|Mod0|auto_generated|divider|divider|StageOut[195]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[195]~277_combout\ = (\fsm|Add3~2_combout\ & !\fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add3~2_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[195]~277_combout\);

-- Location: LCCOMB_X56_Y42_N16
\fsm|Mod0|auto_generated|divider|divider|StageOut[195]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[195]~276_combout\ = (\fsm|Add3~2_combout\ & \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add3~2_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[195]~276_combout\);

-- Location: LCCOMB_X56_Y42_N0
\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\ = (\fsm|Mod0|auto_generated|divider|divider|StageOut[195]~277_combout\) # (\fsm|Mod0|auto_generated|divider|divider|StageOut[195]~276_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[195]~277_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[195]~276_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\);

-- Location: LCCOMB_X56_Y42_N24
\fsm|Mod0|auto_generated|divider|divider|StageOut[211]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[211]~278_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Add3~2_combout\)) # 
-- (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \fsm|Add3~2_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[211]~278_combout\);

-- Location: LCCOMB_X58_Y42_N2
\fsm|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~2_combout\ = (\fsm|Add4~1\ & (\fsm|Mod0|auto_generated|divider|divider|StageOut[211]~278_combout\ $ ((!\fsm|Add5~24_combout\)))) # (!\fsm|Add4~1\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[211]~278_combout\ $ (\fsm|Add5~24_combout\)) 
-- # (GND)))
-- \fsm|Add4~3\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[211]~278_combout\ $ (!\fsm|Add5~24_combout\)) # (!\fsm|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[211]~278_combout\,
	datab => \fsm|Add5~24_combout\,
	datad => VCC,
	cin => \fsm|Add4~1\,
	combout => \fsm|Add4~2_combout\,
	cout => \fsm|Add4~3\);

-- Location: LCCOMB_X58_Y42_N4
\fsm|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~4_combout\ = (\fsm|Add4~3\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[212]~275_combout\ $ (\fsm|Add5~24_combout\)))) # (!\fsm|Add4~3\ & (\fsm|Mod0|auto_generated|divider|divider|StageOut[212]~275_combout\ $ (\fsm|Add5~24_combout\ $ 
-- (VCC))))
-- \fsm|Add4~5\ = CARRY((!\fsm|Add4~3\ & (\fsm|Mod0|auto_generated|divider|divider|StageOut[212]~275_combout\ $ (\fsm|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[212]~275_combout\,
	datab => \fsm|Add5~24_combout\,
	datad => VCC,
	cin => \fsm|Add4~3\,
	combout => \fsm|Add4~4_combout\,
	cout => \fsm|Add4~5\);

-- Location: LCCOMB_X58_Y42_N6
\fsm|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~6_combout\ = (\fsm|Add4~5\ & (\fsm|Mod0|auto_generated|divider|divider|StageOut[213]~274_combout\ $ ((!\fsm|Add5~24_combout\)))) # (!\fsm|Add4~5\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[213]~274_combout\ $ (\fsm|Add5~24_combout\)) 
-- # (GND)))
-- \fsm|Add4~7\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[213]~274_combout\ $ (!\fsm|Add5~24_combout\)) # (!\fsm|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[213]~274_combout\,
	datab => \fsm|Add5~24_combout\,
	datad => VCC,
	cin => \fsm|Add4~5\,
	combout => \fsm|Add4~6_combout\,
	cout => \fsm|Add4~7\);

-- Location: LCCOMB_X58_Y42_N8
\fsm|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~8_combout\ = (\fsm|Add4~7\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[214]~273_combout\ $ (\fsm|Add5~24_combout\)))) # (!\fsm|Add4~7\ & (\fsm|Mod0|auto_generated|divider|divider|StageOut[214]~273_combout\ $ (\fsm|Add5~24_combout\ $ 
-- (VCC))))
-- \fsm|Add4~9\ = CARRY((!\fsm|Add4~7\ & (\fsm|Mod0|auto_generated|divider|divider|StageOut[214]~273_combout\ $ (\fsm|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[214]~273_combout\,
	datab => \fsm|Add5~24_combout\,
	datad => VCC,
	cin => \fsm|Add4~7\,
	combout => \fsm|Add4~8_combout\,
	cout => \fsm|Add4~9\);

-- Location: LCCOMB_X58_Y42_N10
\fsm|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~10_combout\ = (\fsm|Add4~9\ & (\fsm|Mod0|auto_generated|divider|divider|StageOut[215]~280_combout\ $ ((!\fsm|Add5~24_combout\)))) # (!\fsm|Add4~9\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[215]~280_combout\ $ (\fsm|Add5~24_combout\)) 
-- # (GND)))
-- \fsm|Add4~11\ = CARRY((\fsm|Mod0|auto_generated|divider|divider|StageOut[215]~280_combout\ $ (!\fsm|Add5~24_combout\)) # (!\fsm|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[215]~280_combout\,
	datab => \fsm|Add5~24_combout\,
	datad => VCC,
	cin => \fsm|Add4~9\,
	combout => \fsm|Add4~10_combout\,
	cout => \fsm|Add4~11\);

-- Location: LCCOMB_X58_Y42_N12
\fsm|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~12_combout\ = (\fsm|Add4~11\ & ((\fsm|Add5~24_combout\ $ (\fsm|Mod0|auto_generated|divider|divider|StageOut[216]~279_combout\)))) # (!\fsm|Add4~11\ & (\fsm|Add5~24_combout\ $ (\fsm|Mod0|auto_generated|divider|divider|StageOut[216]~279_combout\ $ 
-- (VCC))))
-- \fsm|Add4~13\ = CARRY((!\fsm|Add4~11\ & (\fsm|Add5~24_combout\ $ (\fsm|Mod0|auto_generated|divider|divider|StageOut[216]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[216]~279_combout\,
	datad => VCC,
	cin => \fsm|Add4~11\,
	combout => \fsm|Add4~12_combout\,
	cout => \fsm|Add4~13\);

-- Location: LCCOMB_X58_Y42_N14
\fsm|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~14_combout\ = (\fsm|Add4~13\ & (\fsm|Add5~24_combout\ $ ((!\fsm|Mod0|auto_generated|divider|divider|StageOut[217]~286_combout\)))) # (!\fsm|Add4~13\ & ((\fsm|Add5~24_combout\ $ 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[217]~286_combout\)) # (GND)))
-- \fsm|Add4~15\ = CARRY((\fsm|Add5~24_combout\ $ (!\fsm|Mod0|auto_generated|divider|divider|StageOut[217]~286_combout\)) # (!\fsm|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[217]~286_combout\,
	datad => VCC,
	cin => \fsm|Add4~13\,
	combout => \fsm|Add4~14_combout\,
	cout => \fsm|Add4~15\);

-- Location: LCCOMB_X58_Y42_N16
\fsm|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~16_combout\ = (\fsm|Add4~15\ & ((\fsm|Add5~24_combout\ $ (\fsm|Mod0|auto_generated|divider|divider|StageOut[218]~285_combout\)))) # (!\fsm|Add4~15\ & (\fsm|Add5~24_combout\ $ (\fsm|Mod0|auto_generated|divider|divider|StageOut[218]~285_combout\ $ 
-- (VCC))))
-- \fsm|Add4~17\ = CARRY((!\fsm|Add4~15\ & (\fsm|Add5~24_combout\ $ (\fsm|Mod0|auto_generated|divider|divider|StageOut[218]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[218]~285_combout\,
	datad => VCC,
	cin => \fsm|Add4~15\,
	combout => \fsm|Add4~16_combout\,
	cout => \fsm|Add4~17\);

-- Location: LCCOMB_X63_Y42_N20
\fsm|centimo[8]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[8]~67_combout\ = (\fsm|LessThan0~4_combout\ & (((\fsm|s_currentState.FREEZE~q\)))) # (!\fsm|LessThan0~4_combout\ & ((\fsm|s_currentState.PAY~q\ & (\fsm|Add0~16_combout\)) # (!\fsm|s_currentState.PAY~q\ & ((\fsm|s_currentState.FREEZE~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan0~4_combout\,
	datab => \fsm|s_currentState.PAY~q\,
	datac => \fsm|Add0~16_combout\,
	datad => \fsm|s_currentState.FREEZE~q\,
	combout => \fsm|centimo[8]~67_combout\);

-- Location: LCCOMB_X59_Y39_N6
\fsm|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~2_combout\ = (\fsm|Add6~1\ & (\fsm|Add8~0_combout\ $ ((!\fsm|Add8~24_combout\)))) # (!\fsm|Add6~1\ & ((\fsm|Add8~0_combout\ $ (\fsm|Add8~24_combout\)) # (GND)))
-- \fsm|Add6~3\ = CARRY((\fsm|Add8~0_combout\ $ (!\fsm|Add8~24_combout\)) # (!\fsm|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~0_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add6~1\,
	combout => \fsm|Add6~2_combout\,
	cout => \fsm|Add6~3\);

-- Location: LCCOMB_X59_Y39_N8
\fsm|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~4_combout\ = (\fsm|Add6~3\ & ((\fsm|Add8~2_combout\ $ (\fsm|Add8~24_combout\)))) # (!\fsm|Add6~3\ & (\fsm|Add8~2_combout\ $ (\fsm|Add8~24_combout\ $ (VCC))))
-- \fsm|Add6~5\ = CARRY((!\fsm|Add6~3\ & (\fsm|Add8~2_combout\ $ (\fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~2_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add6~3\,
	combout => \fsm|Add6~4_combout\,
	cout => \fsm|Add6~5\);

-- Location: LCCOMB_X59_Y39_N10
\fsm|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~6_combout\ = (\fsm|Add6~5\ & (\fsm|Add8~24_combout\ $ ((!\fsm|Add8~4_combout\)))) # (!\fsm|Add6~5\ & ((\fsm|Add8~24_combout\ $ (\fsm|Add8~4_combout\)) # (GND)))
-- \fsm|Add6~7\ = CARRY((\fsm|Add8~24_combout\ $ (!\fsm|Add8~4_combout\)) # (!\fsm|Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~4_combout\,
	datad => VCC,
	cin => \fsm|Add6~5\,
	combout => \fsm|Add6~6_combout\,
	cout => \fsm|Add6~7\);

-- Location: LCCOMB_X59_Y39_N12
\fsm|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~8_combout\ = (\fsm|Add6~7\ & ((\fsm|Add8~24_combout\ $ (\fsm|Add8~6_combout\)))) # (!\fsm|Add6~7\ & (\fsm|Add8~24_combout\ $ (\fsm|Add8~6_combout\ $ (VCC))))
-- \fsm|Add6~9\ = CARRY((!\fsm|Add6~7\ & (\fsm|Add8~24_combout\ $ (\fsm|Add8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~6_combout\,
	datad => VCC,
	cin => \fsm|Add6~7\,
	combout => \fsm|Add6~8_combout\,
	cout => \fsm|Add6~9\);

-- Location: LCCOMB_X59_Y39_N14
\fsm|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~10_combout\ = (\fsm|Add6~9\ & (\fsm|Add8~8_combout\ $ ((!\fsm|Add8~24_combout\)))) # (!\fsm|Add6~9\ & ((\fsm|Add8~8_combout\ $ (\fsm|Add8~24_combout\)) # (GND)))
-- \fsm|Add6~11\ = CARRY((\fsm|Add8~8_combout\ $ (!\fsm|Add8~24_combout\)) # (!\fsm|Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~8_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add6~9\,
	combout => \fsm|Add6~10_combout\,
	cout => \fsm|Add6~11\);

-- Location: LCCOMB_X59_Y39_N16
\fsm|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~12_combout\ = (\fsm|Add6~11\ & ((\fsm|Add8~10_combout\ $ (\fsm|Add8~24_combout\)))) # (!\fsm|Add6~11\ & (\fsm|Add8~10_combout\ $ (\fsm|Add8~24_combout\ $ (VCC))))
-- \fsm|Add6~13\ = CARRY((!\fsm|Add6~11\ & (\fsm|Add8~10_combout\ $ (\fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~10_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add6~11\,
	combout => \fsm|Add6~12_combout\,
	cout => \fsm|Add6~13\);

-- Location: LCCOMB_X59_Y39_N18
\fsm|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~14_combout\ = (\fsm|Add6~13\ & (\fsm|Add8~24_combout\ $ ((!\fsm|Add8~12_combout\)))) # (!\fsm|Add6~13\ & ((\fsm|Add8~24_combout\ $ (\fsm|Add8~12_combout\)) # (GND)))
-- \fsm|Add6~15\ = CARRY((\fsm|Add8~24_combout\ $ (!\fsm|Add8~12_combout\)) # (!\fsm|Add6~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~12_combout\,
	datad => VCC,
	cin => \fsm|Add6~13\,
	combout => \fsm|Add6~14_combout\,
	cout => \fsm|Add6~15\);

-- Location: LCCOMB_X59_Y39_N20
\fsm|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~16_combout\ = (\fsm|Add6~15\ & ((\fsm|Add8~24_combout\ $ (\fsm|Add8~14_combout\)))) # (!\fsm|Add6~15\ & (\fsm|Add8~24_combout\ $ (\fsm|Add8~14_combout\ $ (VCC))))
-- \fsm|Add6~17\ = CARRY((!\fsm|Add6~15\ & (\fsm|Add8~24_combout\ $ (\fsm|Add8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~14_combout\,
	datad => VCC,
	cin => \fsm|Add6~15\,
	combout => \fsm|Add6~16_combout\,
	cout => \fsm|Add6~17\);

-- Location: LCCOMB_X59_Y39_N22
\fsm|Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~18_combout\ = (\fsm|Add6~17\ & (\fsm|Add8~24_combout\ $ ((!\fsm|Add8~16_combout\)))) # (!\fsm|Add6~17\ & ((\fsm|Add8~24_combout\ $ (\fsm|Add8~16_combout\)) # (GND)))
-- \fsm|Add6~19\ = CARRY((\fsm|Add8~24_combout\ $ (!\fsm|Add8~16_combout\)) # (!\fsm|Add6~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Add8~16_combout\,
	datad => VCC,
	cin => \fsm|Add6~17\,
	combout => \fsm|Add6~18_combout\,
	cout => \fsm|Add6~19\);

-- Location: LCCOMB_X59_Y39_N24
\fsm|Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~20_combout\ = (\fsm|Add6~19\ & ((\fsm|Add8~18_combout\ $ (\fsm|Add8~24_combout\)))) # (!\fsm|Add6~19\ & (\fsm|Add8~18_combout\ $ (\fsm|Add8~24_combout\ $ (VCC))))
-- \fsm|Add6~21\ = CARRY((!\fsm|Add6~19\ & (\fsm|Add8~18_combout\ $ (\fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~18_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add6~19\,
	combout => \fsm|Add6~20_combout\,
	cout => \fsm|Add6~21\);

-- Location: LCCOMB_X59_Y39_N26
\fsm|Add6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~22_combout\ = (\fsm|Add6~21\ & (\fsm|Add8~20_combout\ $ ((!\fsm|Add8~24_combout\)))) # (!\fsm|Add6~21\ & ((\fsm|Add8~20_combout\ $ (\fsm|Add8~24_combout\)) # (GND)))
-- \fsm|Add6~23\ = CARRY((\fsm|Add8~20_combout\ $ (!\fsm|Add8~24_combout\)) # (!\fsm|Add6~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~20_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add6~21\,
	combout => \fsm|Add6~22_combout\,
	cout => \fsm|Add6~23\);

-- Location: LCCOMB_X59_Y39_N28
\fsm|Add6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~24_combout\ = (\fsm|Add6~23\ & ((\fsm|Add8~22_combout\ $ (\fsm|Add8~24_combout\)))) # (!\fsm|Add6~23\ & (\fsm|Add8~22_combout\ $ (\fsm|Add8~24_combout\ $ (VCC))))
-- \fsm|Add6~25\ = CARRY((!\fsm|Add6~23\ & (\fsm|Add8~22_combout\ $ (\fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~22_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add6~23\,
	combout => \fsm|Add6~24_combout\,
	cout => \fsm|Add6~25\);

-- Location: LCCOMB_X59_Y39_N30
\fsm|Add6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add6~26_combout\ = \fsm|Add6~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Add6~25\,
	combout => \fsm|Add6~26_combout\);

-- Location: LCCOMB_X56_Y39_N10
\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = \fsm|Add6~18_combout\ $ (VCC)
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY(\fsm|Add6~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add6~18_combout\,
	datad => VCC,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X56_Y39_N12
\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\fsm|Add6~20_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & VCC)) # (!\fsm|Add6~20_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\fsm|Add6~20_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add6~20_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X56_Y39_N14
\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\fsm|Add6~22_combout\ & ((GND) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\))) # (!\fsm|Add6~22_combout\ & 
-- (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ $ (GND)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\fsm|Add6~22_combout\) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add6~22_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X56_Y39_N16
\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\fsm|Add6~24_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\fsm|Add6~24_combout\ & 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (!\fsm|Add6~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add6~24_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X56_Y39_N18
\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\fsm|Add6~26_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ $ (GND))) # (!\fsm|Add6~26_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & VCC))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((\fsm|Add6~26_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add6~26_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X56_Y39_N20
\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = !\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY(!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X56_Y39_N22
\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X55_Y40_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[112]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[112]~178_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[112]~178_combout\);

-- Location: LCCOMB_X56_Y39_N28
\fsm|Mod1|auto_generated|divider|divider|StageOut[111]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[111]~179_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add6~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add6~26_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[111]~179_combout\);

-- Location: LCCOMB_X55_Y39_N0
\fsm|Mod1|auto_generated|divider|divider|StageOut[111]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[111]~180_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[111]~180_combout\);

-- Location: LCCOMB_X56_Y39_N6
\fsm|Mod1|auto_generated|divider|divider|StageOut[110]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[110]~181_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add6~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add6~24_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[110]~181_combout\);

-- Location: LCCOMB_X55_Y39_N22
\fsm|Mod1|auto_generated|divider|divider|StageOut[110]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[110]~182_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[110]~182_combout\);

-- Location: LCCOMB_X55_Y39_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[109]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[109]~184_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[109]~184_combout\);

-- Location: LCCOMB_X55_Y39_N28
\fsm|Mod1|auto_generated|divider|divider|StageOut[109]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[109]~183_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add6~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Add6~22_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[109]~183_combout\);

-- Location: LCCOMB_X56_Y39_N4
\fsm|Mod1|auto_generated|divider|divider|StageOut[108]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[108]~185_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add6~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add6~20_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[108]~185_combout\);

-- Location: LCCOMB_X56_Y39_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[108]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[108]~186_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[108]~186_combout\);

-- Location: LCCOMB_X55_Y39_N20
\fsm|Mod1|auto_generated|divider|divider|StageOut[107]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[107]~188_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[107]~188_combout\);

-- Location: LCCOMB_X56_Y39_N0
\fsm|Mod1|auto_generated|divider|divider|StageOut[107]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[107]~187_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add6~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add6~18_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[107]~187_combout\);

-- Location: LCCOMB_X55_Y40_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[106]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[106]~190_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add6~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add6~16_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[106]~190_combout\);

-- Location: LCCOMB_X55_Y40_N20
\fsm|Mod1|auto_generated|divider|divider|StageOut[106]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[106]~189_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add6~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add6~16_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[106]~189_combout\);

-- Location: LCCOMB_X55_Y39_N4
\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\fsm|Mod1|auto_generated|divider|divider|StageOut[106]~190_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[106]~189_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[106]~190_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[106]~189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[106]~190_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[106]~189_combout\,
	datad => VCC,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X55_Y39_N6
\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[107]~188_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[107]~187_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[107]~188_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[107]~187_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[107]~188_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[107]~187_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[107]~188_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[107]~187_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X55_Y39_N8
\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[108]~185_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[108]~186_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[108]~185_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[108]~186_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[108]~185_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[108]~186_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[108]~185_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[108]~186_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X55_Y39_N10
\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[109]~184_combout\ & (((!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[109]~184_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[109]~183_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[109]~183_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\fsm|Mod1|auto_generated|divider|divider|StageOut[109]~184_combout\ & !\fsm|Mod1|auto_generated|divider|divider|StageOut[109]~183_combout\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[109]~184_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[109]~183_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X55_Y39_N12
\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[110]~181_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[110]~182_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[110]~181_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[110]~182_combout\)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[110]~181_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[110]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[110]~181_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[110]~182_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X55_Y39_N14
\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[111]~179_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[111]~180_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[111]~179_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[111]~180_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[111]~179_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[111]~180_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[111]~179_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[111]~180_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X55_Y39_N16
\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[112]~178_combout\ & ((GND) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\))) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[112]~178_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ $ (GND)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[112]~178_combout\) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[112]~178_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X55_Y39_N18
\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X55_Y40_N0
\fsm|Mod1|auto_generated|divider|divider|StageOut[128]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[128]~288_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & 
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[128]~288_combout\);

-- Location: LCCOMB_X56_Y37_N12
\fsm|Mod1|auto_generated|divider|divider|StageOut[128]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[128]~191_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[128]~191_combout\);

-- Location: LCCOMB_X55_Y37_N4
\fsm|Mod1|auto_generated|divider|divider|StageOut[127]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[127]~192_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[127]~192_combout\);

-- Location: LCCOMB_X56_Y39_N8
\fsm|Mod1|auto_generated|divider|divider|StageOut[127]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[127]~333_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\fsm|Add6~26_combout\))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add6~26_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[127]~333_combout\);

-- Location: LCCOMB_X56_Y39_N26
\fsm|Mod1|auto_generated|divider|divider|StageOut[126]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[126]~334_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\fsm|Add6~24_combout\))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add6~24_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[126]~334_combout\);

-- Location: LCCOMB_X55_Y37_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[126]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[126]~193_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[126]~193_combout\);

-- Location: LCCOMB_X55_Y39_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[125]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[125]~194_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[125]~194_combout\);

-- Location: LCCOMB_X55_Y39_N26
\fsm|Mod1|auto_generated|divider|divider|StageOut[125]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[125]~335_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Add6~22_combout\)) 
-- # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add6~22_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[125]~335_combout\);

-- Location: LCCOMB_X56_Y37_N6
\fsm|Mod1|auto_generated|divider|divider|StageOut[124]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[124]~195_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[124]~195_combout\);

-- Location: LCCOMB_X56_Y39_N24
\fsm|Mod1|auto_generated|divider|divider|StageOut[124]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[124]~336_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\fsm|Add6~20_combout\))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add6~20_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[124]~336_combout\);

-- Location: LCCOMB_X55_Y37_N12
\fsm|Mod1|auto_generated|divider|divider|StageOut[123]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[123]~196_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[123]~196_combout\);

-- Location: LCCOMB_X56_Y39_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[123]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[123]~337_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\fsm|Add6~18_combout\))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add6~18_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[123]~337_combout\);

-- Location: LCCOMB_X55_Y40_N22
\fsm|Mod1|auto_generated|divider|divider|StageOut[122]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[122]~198_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[122]~198_combout\);

-- Location: LCCOMB_X55_Y40_N12
\fsm|Mod1|auto_generated|divider|divider|StageOut[122]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[122]~197_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Add6~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Add6~16_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[122]~197_combout\);

-- Location: LCCOMB_X55_Y40_N8
\fsm|Mod1|auto_generated|divider|divider|StageOut[105]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[105]~201_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add6~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add6~14_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[105]~201_combout\);

-- Location: LCCOMB_X55_Y40_N10
\fsm|Mod1|auto_generated|divider|divider|StageOut[105]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[105]~200_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add6~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add6~14_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[105]~200_combout\);

-- Location: LCCOMB_X55_Y40_N16
\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[105]~201_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[105]~200_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[105]~201_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[105]~200_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X55_Y40_N18
\fsm|Mod1|auto_generated|divider|divider|StageOut[121]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[121]~202_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[121]~202_combout\);

-- Location: LCCOMB_X55_Y40_N28
\fsm|Mod1|auto_generated|divider|divider|StageOut[121]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[121]~199_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Add6~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Add6~14_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[121]~199_combout\);

-- Location: LCCOMB_X55_Y37_N14
\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\fsm|Mod1|auto_generated|divider|divider|StageOut[121]~202_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[121]~199_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[121]~202_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[121]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[121]~202_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[121]~199_combout\,
	datad => VCC,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X55_Y37_N16
\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[122]~198_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[122]~197_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[122]~198_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[122]~197_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[122]~198_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[122]~197_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[122]~198_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[122]~197_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X55_Y37_N18
\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[123]~196_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[123]~337_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[123]~196_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[123]~337_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[123]~196_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[123]~337_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[123]~196_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[123]~337_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X55_Y37_N20
\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[124]~195_combout\ & (((!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[124]~195_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[124]~336_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[124]~336_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\fsm|Mod1|auto_generated|divider|divider|StageOut[124]~195_combout\ & !\fsm|Mod1|auto_generated|divider|divider|StageOut[124]~336_combout\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[124]~195_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[124]~336_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X55_Y37_N22
\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[125]~194_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[125]~335_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[125]~194_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[125]~335_combout\)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[125]~194_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[125]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[125]~194_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[125]~335_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X55_Y37_N24
\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[126]~334_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[126]~193_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[126]~334_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[126]~193_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[126]~334_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[126]~193_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[126]~334_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[126]~193_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X55_Y37_N26
\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[127]~192_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[127]~333_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[127]~192_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[127]~333_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[127]~192_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[127]~333_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[127]~192_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[127]~333_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X55_Y37_N28
\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[128]~288_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[128]~191_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[128]~288_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[128]~191_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[128]~288_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[128]~191_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[128]~288_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[128]~191_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X55_Y37_N30
\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X56_Y37_N24
\fsm|Mod1|auto_generated|divider|divider|StageOut[144]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[144]~289_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[128]~288_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[128]~288_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[144]~289_combout\);

-- Location: LCCOMB_X56_Y37_N4
\fsm|Mod1|auto_generated|divider|divider|StageOut[144]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[144]~203_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[144]~203_combout\);

-- Location: LCCOMB_X54_Y36_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[143]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[143]~204_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[143]~204_combout\);

-- Location: LCCOMB_X55_Y37_N0
\fsm|Mod1|auto_generated|divider|divider|StageOut[143]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[143]~290_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[127]~333_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[127]~333_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[143]~290_combout\);

-- Location: LCCOMB_X55_Y37_N10
\fsm|Mod1|auto_generated|divider|divider|StageOut[142]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[142]~291_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[126]~334_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[126]~334_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[142]~291_combout\);

-- Location: LCCOMB_X54_Y37_N24
\fsm|Mod1|auto_generated|divider|divider|StageOut[142]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[142]~205_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[142]~205_combout\);

-- Location: LCCOMB_X55_Y37_N6
\fsm|Mod1|auto_generated|divider|divider|StageOut[141]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[141]~206_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[141]~206_combout\);

-- Location: LCCOMB_X55_Y39_N24
\fsm|Mod1|auto_generated|divider|divider|StageOut[141]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[141]~292_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[125]~335_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[125]~335_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[141]~292_combout\);

-- Location: LCCOMB_X56_Y37_N26
\fsm|Mod1|auto_generated|divider|divider|StageOut[140]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[140]~293_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[124]~336_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[124]~336_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[140]~293_combout\);

-- Location: LCCOMB_X56_Y37_N10
\fsm|Mod1|auto_generated|divider|divider|StageOut[140]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[140]~207_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[140]~207_combout\);

-- Location: LCCOMB_X56_Y37_N20
\fsm|Mod1|auto_generated|divider|divider|StageOut[139]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[139]~208_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[139]~208_combout\);

-- Location: LCCOMB_X55_Y37_N8
\fsm|Mod1|auto_generated|divider|divider|StageOut[139]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[139]~294_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[123]~337_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[123]~337_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[139]~294_combout\);

-- Location: LCCOMB_X54_Y37_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[138]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[138]~209_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[138]~209_combout\);

-- Location: LCCOMB_X55_Y40_N26
\fsm|Mod1|auto_generated|divider|divider|StageOut[138]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[138]~338_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\fsm|Add6~16_combout\)) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Add6~16_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[138]~338_combout\);

-- Location: LCCOMB_X54_Y37_N0
\fsm|Mod1|auto_generated|divider|divider|StageOut[137]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[137]~210_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[137]~210_combout\);

-- Location: LCCOMB_X55_Y40_N24
\fsm|Mod1|auto_generated|divider|divider|StageOut[137]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[137]~339_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\fsm|Add6~14_combout\))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Add6~14_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[137]~339_combout\);

-- Location: LCCOMB_X54_Y36_N24
\fsm|Mod1|auto_generated|divider|divider|StageOut[120]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[120]~213_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Add6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Add6~12_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[120]~213_combout\);

-- Location: LCCOMB_X54_Y36_N6
\fsm|Mod1|auto_generated|divider|divider|StageOut[120]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[120]~212_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Add6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Add6~12_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[120]~212_combout\);

-- Location: LCCOMB_X54_Y36_N8
\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[120]~213_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[120]~212_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[120]~213_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[120]~212_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X54_Y36_N14
\fsm|Mod1|auto_generated|divider|divider|StageOut[136]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[136]~214_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[136]~214_combout\);

-- Location: LCCOMB_X54_Y36_N4
\fsm|Mod1|auto_generated|divider|divider|StageOut[136]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[136]~211_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Add6~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Add6~12_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[136]~211_combout\);

-- Location: LCCOMB_X54_Y37_N4
\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\fsm|Mod1|auto_generated|divider|divider|StageOut[136]~214_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[136]~211_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[136]~214_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[136]~211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[136]~214_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[136]~211_combout\,
	datad => VCC,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X54_Y37_N6
\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[137]~210_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[137]~339_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[137]~210_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[137]~339_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[137]~210_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[137]~339_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[137]~210_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[137]~339_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X54_Y37_N8
\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[138]~209_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[138]~338_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[138]~209_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[138]~338_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[138]~209_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[138]~338_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[138]~209_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[138]~338_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X54_Y37_N10
\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[139]~208_combout\ & (((!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[139]~208_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[139]~294_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[139]~294_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\fsm|Mod1|auto_generated|divider|divider|StageOut[139]~208_combout\ & !\fsm|Mod1|auto_generated|divider|divider|StageOut[139]~294_combout\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[139]~208_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[139]~294_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X54_Y37_N12
\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[140]~207_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[140]~207_combout\)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[140]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[140]~293_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[140]~207_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X54_Y37_N14
\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[141]~206_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[141]~292_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[141]~206_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[141]~292_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[141]~206_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[141]~292_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[141]~206_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[141]~292_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X54_Y37_N16
\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[142]~291_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[142]~205_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[142]~291_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[142]~205_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[142]~291_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[142]~205_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[142]~291_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[142]~205_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X54_Y37_N18
\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[143]~204_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[143]~290_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[143]~204_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[143]~290_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[143]~204_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[143]~290_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[143]~204_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[143]~290_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X54_Y37_N20
\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[144]~289_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[144]~203_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[144]~289_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[144]~203_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[144]~289_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[144]~203_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[144]~289_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[144]~203_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X54_Y37_N22
\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X56_Y37_N8
\fsm|Mod1|auto_generated|divider|divider|StageOut[160]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[160]~295_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[144]~289_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[144]~289_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[160]~295_combout\);

-- Location: LCCOMB_X56_Y37_N22
\fsm|Mod1|auto_generated|divider|divider|StageOut[160]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\);

-- Location: LCCOMB_X54_Y36_N0
\fsm|Mod1|auto_generated|divider|divider|StageOut[159]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\);

-- Location: LCCOMB_X54_Y36_N28
\fsm|Mod1|auto_generated|divider|divider|StageOut[159]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[159]~296_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[143]~290_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[143]~290_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[159]~296_combout\);

-- Location: LCCOMB_X54_Y37_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[158]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[158]~297_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[142]~291_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[142]~291_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[158]~297_combout\);

-- Location: LCCOMB_X55_Y36_N4
\fsm|Mod1|auto_generated|divider|divider|StageOut[158]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\);

-- Location: LCCOMB_X54_Y36_N26
\fsm|Mod1|auto_generated|divider|divider|StageOut[157]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[157]~298_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[141]~292_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[141]~292_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[157]~298_combout\);

-- Location: LCCOMB_X54_Y36_N18
\fsm|Mod1|auto_generated|divider|divider|StageOut[157]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\);

-- Location: LCCOMB_X56_Y37_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[156]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[156]~299_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[140]~293_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[156]~299_combout\);

-- Location: LCCOMB_X56_Y36_N18
\fsm|Mod1|auto_generated|divider|divider|StageOut[156]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\);

-- Location: LCCOMB_X56_Y37_N28
\fsm|Mod1|auto_generated|divider|divider|StageOut[155]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[155]~300_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[139]~294_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[139]~294_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[155]~300_combout\);

-- Location: LCCOMB_X55_Y36_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[155]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[155]~220_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[155]~220_combout\);

-- Location: LCCOMB_X56_Y36_N20
\fsm|Mod1|auto_generated|divider|divider|StageOut[154]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[154]~221_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[154]~221_combout\);

-- Location: LCCOMB_X54_Y37_N28
\fsm|Mod1|auto_generated|divider|divider|StageOut[154]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[154]~301_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[138]~338_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[138]~338_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[154]~301_combout\);

-- Location: LCCOMB_X54_Y36_N16
\fsm|Mod1|auto_generated|divider|divider|StageOut[153]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[153]~222_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[153]~222_combout\);

-- Location: LCCOMB_X54_Y37_N26
\fsm|Mod1|auto_generated|divider|divider|StageOut[153]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[153]~302_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[137]~339_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[137]~339_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[153]~302_combout\);

-- Location: LCCOMB_X54_Y36_N10
\fsm|Mod1|auto_generated|divider|divider|StageOut[152]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[152]~223_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[152]~223_combout\);

-- Location: LCCOMB_X54_Y36_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[152]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[152]~340_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\fsm|Add6~12_combout\))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Add6~12_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[152]~340_combout\);

-- Location: LCCOMB_X56_Y36_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[151]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[151]~224_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Add6~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Add6~10_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[151]~224_combout\);

-- Location: LCCOMB_X56_Y36_N8
\fsm|Mod1|auto_generated|divider|divider|StageOut[135]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[135]~225_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Add6~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Add6~10_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[135]~225_combout\);

-- Location: LCCOMB_X56_Y36_N10
\fsm|Mod1|auto_generated|divider|divider|StageOut[135]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[135]~226_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Add6~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Add6~10_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[135]~226_combout\);

-- Location: LCCOMB_X56_Y36_N28
\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[135]~225_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[135]~226_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[135]~225_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[135]~226_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X56_Y36_N0
\fsm|Mod1|auto_generated|divider|divider|StageOut[151]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[151]~227_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[151]~227_combout\);

-- Location: LCCOMB_X55_Y36_N8
\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\fsm|Mod1|auto_generated|divider|divider|StageOut[151]~224_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[151]~227_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[151]~224_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[151]~227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[151]~224_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[151]~227_combout\,
	datad => VCC,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X55_Y36_N10
\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[152]~223_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[152]~340_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[152]~223_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[152]~340_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[152]~223_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[152]~340_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[152]~223_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[152]~340_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X55_Y36_N12
\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[153]~222_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[153]~302_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[153]~222_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[153]~302_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[153]~222_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[153]~302_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[153]~222_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[153]~302_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X55_Y36_N14
\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[154]~221_combout\ & (((!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[154]~221_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[154]~301_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[154]~301_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\fsm|Mod1|auto_generated|divider|divider|StageOut[154]~221_combout\ & !\fsm|Mod1|auto_generated|divider|divider|StageOut[154]~301_combout\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[154]~221_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[154]~301_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X55_Y36_N16
\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[155]~300_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[155]~220_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[155]~300_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[155]~220_combout\)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[155]~300_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[155]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[155]~300_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[155]~220_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X55_Y36_N18
\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[156]~299_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[156]~299_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[156]~299_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[156]~299_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X55_Y36_N20
\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[157]~298_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[157]~298_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[157]~298_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[157]~298_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X55_Y36_N22
\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[158]~297_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[158]~297_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[158]~297_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[158]~297_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X55_Y36_N24
\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[159]~296_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[159]~296_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[159]~296_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[159]~296_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X55_Y36_N26
\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[160]~295_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[160]~295_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[160]~295_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[160]~295_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X55_Y36_N28
\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X56_Y37_N14
\fsm|Mod1|auto_generated|divider|divider|StageOut[176]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[160]~295_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[160]~295_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\);

-- Location: LCCOMB_X57_Y36_N0
\fsm|Mod1|auto_generated|divider|divider|StageOut[176]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[176]~228_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[176]~228_combout\);

-- Location: LCCOMB_X58_Y36_N4
\fsm|Mod1|auto_generated|divider|divider|StageOut[175]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[175]~229_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[175]~229_combout\);

-- Location: LCCOMB_X54_Y36_N12
\fsm|Mod1|auto_generated|divider|divider|StageOut[175]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[159]~296_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[159]~296_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\);

-- Location: LCCOMB_X55_Y36_N0
\fsm|Mod1|auto_generated|divider|divider|StageOut[174]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[158]~297_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[158]~297_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\);

-- Location: LCCOMB_X58_Y36_N22
\fsm|Mod1|auto_generated|divider|divider|StageOut[174]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[174]~230_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[174]~230_combout\);

-- Location: LCCOMB_X54_Y36_N22
\fsm|Mod1|auto_generated|divider|divider|StageOut[173]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[157]~298_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[157]~298_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\);

-- Location: LCCOMB_X57_Y36_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[173]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[173]~231_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[173]~231_combout\);

-- Location: LCCOMB_X56_Y36_N12
\fsm|Mod1|auto_generated|divider|divider|StageOut[172]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[156]~299_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[156]~299_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\);

-- Location: LCCOMB_X56_Y36_N6
\fsm|Mod1|auto_generated|divider|divider|StageOut[172]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[172]~232_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[172]~232_combout\);

-- Location: LCCOMB_X55_Y36_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[171]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[155]~300_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[155]~300_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\);

-- Location: LCCOMB_X58_Y36_N0
\fsm|Mod1|auto_generated|divider|divider|StageOut[171]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[171]~233_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[171]~233_combout\);

-- Location: LCCOMB_X56_Y36_N14
\fsm|Mod1|auto_generated|divider|divider|StageOut[170]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[154]~301_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[154]~301_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\);

-- Location: LCCOMB_X56_Y36_N4
\fsm|Mod1|auto_generated|divider|divider|StageOut[170]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[170]~234_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[170]~234_combout\);

-- Location: LCCOMB_X55_Y36_N6
\fsm|Mod1|auto_generated|divider|divider|StageOut[169]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[169]~310_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[153]~302_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[153]~302_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[169]~310_combout\);

-- Location: LCCOMB_X56_Y36_N22
\fsm|Mod1|auto_generated|divider|divider|StageOut[169]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[169]~235_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[169]~235_combout\);

-- Location: LCCOMB_X54_Y36_N20
\fsm|Mod1|auto_generated|divider|divider|StageOut[168]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[168]~311_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[152]~340_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[152]~340_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[168]~311_combout\);

-- Location: LCCOMB_X58_Y36_N14
\fsm|Mod1|auto_generated|divider|divider|StageOut[168]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\);

-- Location: LCCOMB_X56_Y36_N26
\fsm|Mod1|auto_generated|divider|divider|StageOut[167]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[167]~341_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\fsm|Add6~10_combout\))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Add6~10_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[167]~341_combout\);

-- Location: LCCOMB_X57_Y36_N28
\fsm|Mod1|auto_generated|divider|divider|StageOut[167]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[167]~237_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[167]~237_combout\);

-- Location: LCCOMB_X57_Y37_N18
\fsm|Mod1|auto_generated|divider|divider|StageOut[166]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[166]~238_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Add6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Add6~8_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[166]~238_combout\);

-- Location: LCCOMB_X57_Y37_N26
\fsm|Mod1|auto_generated|divider|divider|StageOut[150]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[150]~240_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Add6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Add6~8_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[150]~240_combout\);

-- Location: LCCOMB_X57_Y37_N20
\fsm|Mod1|auto_generated|divider|divider|StageOut[150]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Add6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Add6~8_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\);

-- Location: LCCOMB_X57_Y37_N24
\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[150]~240_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[150]~240_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[150]~239_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X57_Y37_N12
\fsm|Mod1|auto_generated|divider|divider|StageOut[166]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\);

-- Location: LCCOMB_X57_Y36_N4
\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\fsm|Mod1|auto_generated|divider|divider|StageOut[166]~238_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[166]~238_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[166]~238_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\,
	datad => VCC,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X57_Y36_N6
\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[167]~341_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[167]~237_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[167]~341_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[167]~237_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[167]~341_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[167]~237_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[167]~341_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[167]~237_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X57_Y36_N8
\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[168]~311_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[168]~311_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[168]~311_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[168]~311_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X57_Y36_N10
\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[169]~310_combout\ & (((!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[169]~310_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[169]~235_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[169]~235_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\fsm|Mod1|auto_generated|divider|divider|StageOut[169]~310_combout\ & !\fsm|Mod1|auto_generated|divider|divider|StageOut[169]~235_combout\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[169]~310_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[169]~235_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X57_Y36_N12
\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[170]~234_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[170]~234_combout\)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[170]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[170]~234_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X57_Y36_N14
\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[171]~233_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[171]~233_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[171]~233_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[171]~233_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X57_Y36_N16
\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[172]~232_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[172]~232_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[172]~232_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[172]~232_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\);

-- Location: LCCOMB_X57_Y36_N18
\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[173]~231_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[173]~231_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[173]~231_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[173]~231_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\);

-- Location: LCCOMB_X57_Y36_N20
\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[174]~230_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[174]~230_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[174]~230_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[174]~230_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\);

-- Location: LCCOMB_X57_Y36_N22
\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[175]~229_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[175]~229_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[175]~229_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[175]~229_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\);

-- Location: LCCOMB_X57_Y36_N24
\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[176]~228_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[176]~228_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[176]~228_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[176]~228_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\);

-- Location: LCCOMB_X57_Y36_N26
\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ = !\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\);

-- Location: LCCOMB_X57_Y37_N10
\fsm|Mod1|auto_generated|divider|divider|StageOut[192]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[192]~242_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[192]~242_combout\);

-- Location: LCCOMB_X57_Y37_N28
\fsm|Mod1|auto_generated|divider|divider|StageOut[192]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[192]~312_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[192]~312_combout\);

-- Location: LCCOMB_X60_Y36_N6
\fsm|Mod1|auto_generated|divider|divider|StageOut[191]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[191]~243_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[191]~243_combout\);

-- Location: LCCOMB_X58_Y36_N6
\fsm|Mod1|auto_generated|divider|divider|StageOut[191]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[191]~313_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[191]~313_combout\);

-- Location: LCCOMB_X58_Y36_N12
\fsm|Mod1|auto_generated|divider|divider|StageOut[190]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[190]~244_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[190]~244_combout\);

-- Location: LCCOMB_X58_Y36_N20
\fsm|Mod1|auto_generated|divider|divider|StageOut[190]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[190]~314_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[190]~314_combout\);

-- Location: LCCOMB_X60_Y35_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[189]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[189]~245_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[189]~245_combout\);

-- Location: LCCOMB_X57_Y36_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[189]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[189]~315_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[189]~315_combout\);

-- Location: LCCOMB_X60_Y36_N4
\fsm|Mod1|auto_generated|divider|divider|StageOut[188]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[188]~246_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[188]~246_combout\);

-- Location: LCCOMB_X56_Y36_N16
\fsm|Mod1|auto_generated|divider|divider|StageOut[188]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[188]~316_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[188]~316_combout\);

-- Location: LCCOMB_X59_Y37_N18
\fsm|Mod1|auto_generated|divider|divider|StageOut[187]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[187]~317_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[187]~317_combout\);

-- Location: LCCOMB_X59_Y37_N26
\fsm|Mod1|auto_generated|divider|divider|StageOut[187]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[187]~247_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[187]~247_combout\);

-- Location: LCCOMB_X56_Y36_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[186]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[186]~318_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[186]~318_combout\);

-- Location: LCCOMB_X59_Y36_N0
\fsm|Mod1|auto_generated|divider|divider|StageOut[186]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[186]~248_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[186]~248_combout\);

-- Location: LCCOMB_X60_Y36_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[185]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[185]~249_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[185]~249_combout\);

-- Location: LCCOMB_X56_Y36_N24
\fsm|Mod1|auto_generated|divider|divider|StageOut[185]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[185]~319_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[169]~310_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[169]~310_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[185]~319_combout\);

-- Location: LCCOMB_X58_Y36_N10
\fsm|Mod1|auto_generated|divider|divider|StageOut[184]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[184]~320_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[168]~311_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[168]~311_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[184]~320_combout\);

-- Location: LCCOMB_X58_Y36_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[184]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[184]~250_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[184]~250_combout\);

-- Location: LCCOMB_X58_Y36_N16
\fsm|Mod1|auto_generated|divider|divider|StageOut[183]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[183]~321_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[167]~341_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[167]~341_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[183]~321_combout\);

-- Location: LCCOMB_X58_Y36_N28
\fsm|Mod1|auto_generated|divider|divider|StageOut[183]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[183]~251_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[183]~251_combout\);

-- Location: LCCOMB_X57_Y37_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[182]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[182]~342_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- (\fsm|Add6~8_combout\)) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add6~8_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[182]~342_combout\);

-- Location: LCCOMB_X58_Y36_N18
\fsm|Mod1|auto_generated|divider|divider|StageOut[182]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[182]~252_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[182]~252_combout\);

-- Location: LCCOMB_X59_Y37_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[165]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[165]~254_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Add6~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Add6~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[165]~254_combout\);

-- Location: LCCOMB_X59_Y37_N20
\fsm|Mod1|auto_generated|divider|divider|StageOut[165]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[165]~255_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Add6~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Add6~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[165]~255_combout\);

-- Location: LCCOMB_X59_Y37_N24
\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[165]~254_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[165]~255_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[165]~254_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[165]~255_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\);

-- Location: LCCOMB_X59_Y37_N10
\fsm|Mod1|auto_generated|divider|divider|StageOut[181]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[181]~256_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[181]~256_combout\);

-- Location: LCCOMB_X59_Y37_N8
\fsm|Mod1|auto_generated|divider|divider|StageOut[181]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[181]~253_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Add6~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Add6~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[181]~253_combout\);

-- Location: LCCOMB_X59_Y36_N4
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\fsm|Mod1|auto_generated|divider|divider|StageOut[181]~256_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[181]~253_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[181]~256_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[181]~253_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[181]~256_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[181]~253_combout\,
	datad => VCC,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X59_Y36_N6
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[182]~342_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[182]~252_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[182]~342_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[182]~252_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[182]~342_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[182]~252_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[182]~342_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[182]~252_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X59_Y36_N8
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[183]~321_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[183]~251_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[183]~321_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[183]~251_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[183]~321_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[183]~251_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[183]~321_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[183]~251_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X59_Y36_N10
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[184]~320_combout\ & (((!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[184]~320_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[184]~250_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[184]~250_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\fsm|Mod1|auto_generated|divider|divider|StageOut[184]~320_combout\ & !\fsm|Mod1|auto_generated|divider|divider|StageOut[184]~250_combout\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[184]~320_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[184]~250_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X59_Y36_N12
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[185]~249_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[185]~319_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[185]~249_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[185]~319_combout\)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[185]~249_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[185]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[185]~249_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[185]~319_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCCOMB_X59_Y36_N14
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[186]~318_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[186]~248_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[186]~318_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[186]~248_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[186]~318_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[186]~248_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[186]~318_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[186]~248_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\);

-- Location: LCCOMB_X59_Y36_N16
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[187]~317_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[187]~247_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[187]~317_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[187]~247_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[187]~317_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[187]~247_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[187]~317_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[187]~247_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\);

-- Location: LCCOMB_X59_Y36_N18
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[188]~246_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[188]~316_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[188]~246_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[188]~316_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[188]~246_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[188]~316_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[188]~246_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[188]~316_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\);

-- Location: LCCOMB_X59_Y36_N20
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[189]~245_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[189]~315_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[189]~245_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[189]~315_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[189]~245_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[189]~315_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[189]~245_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[189]~315_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\);

-- Location: LCCOMB_X59_Y36_N22
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[190]~244_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[190]~314_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[190]~244_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[190]~314_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[190]~244_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[190]~314_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[190]~244_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[190]~314_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\);

-- Location: LCCOMB_X59_Y36_N24
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[191]~243_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[191]~313_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[191]~243_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[191]~313_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[191]~243_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[191]~313_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[191]~243_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[191]~313_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\);

-- Location: LCCOMB_X59_Y36_N26
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[192]~242_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[192]~312_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[192]~242_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[192]~312_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[192]~242_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[192]~312_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[192]~242_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[192]~312_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\);

-- Location: LCCOMB_X59_Y36_N28
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ = \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\);

-- Location: LCCOMB_X60_Y35_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[202]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[202]~269_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[202]~269_combout\);

-- Location: LCCOMB_X60_Y35_N18
\fsm|Mod1|auto_generated|divider|divider|StageOut[202]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[202]~329_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[186]~318_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[186]~318_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[202]~329_combout\);

-- Location: LCCOMB_X60_Y36_N18
\fsm|Mod1|auto_generated|divider|divider|StageOut[201]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[201]~270_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[201]~270_combout\);

-- Location: LCCOMB_X60_Y36_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[201]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[201]~330_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[185]~319_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[185]~319_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[201]~330_combout\);

-- Location: LCCOMB_X58_Y35_N16
\fsm|Mod1|auto_generated|divider|divider|StageOut[200]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[200]~271_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[200]~271_combout\);

-- Location: LCCOMB_X58_Y36_N24
\fsm|Mod1|auto_generated|divider|divider|StageOut[200]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[200]~331_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[184]~320_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[184]~320_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[200]~331_combout\);

-- Location: LCCOMB_X58_Y36_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[199]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[199]~332_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[183]~321_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[183]~321_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[199]~332_combout\);

-- Location: LCCOMB_X58_Y35_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[199]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[199]~272_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[199]~272_combout\);

-- Location: LCCOMB_X59_Y36_N2
\fsm|Mod1|auto_generated|divider|divider|StageOut[198]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[198]~257_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[198]~257_combout\);

-- Location: LCCOMB_X57_Y37_N22
\fsm|Mod1|auto_generated|divider|divider|StageOut[198]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[198]~322_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[182]~342_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[182]~342_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[198]~322_combout\);

-- Location: LCCOMB_X58_Y36_N8
\fsm|Mod1|auto_generated|divider|divider|StageOut[197]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[197]~258_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[197]~258_combout\);

-- Location: LCCOMB_X59_Y37_N6
\fsm|Mod1|auto_generated|divider|divider|StageOut[197]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[197]~343_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\fsm|Add6~6_combout\))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Add6~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[197]~343_combout\);

-- Location: LCCOMB_X60_Y35_N12
\fsm|Mod1|auto_generated|divider|divider|StageOut[196]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[196]~259_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Add6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Add6~4_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[196]~259_combout\);

-- Location: LCCOMB_X60_Y35_N8
\fsm|Mod1|auto_generated|divider|divider|StageOut[180]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[180]~261_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Add6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Add6~4_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[180]~261_combout\);

-- Location: LCCOMB_X60_Y35_N22
\fsm|Mod1|auto_generated|divider|divider|StageOut[180]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[180]~260_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Add6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Add6~4_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[180]~260_combout\);

-- Location: LCCOMB_X60_Y35_N24
\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[180]~261_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[180]~260_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[180]~261_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[180]~260_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\);

-- Location: LCCOMB_X60_Y35_N10
\fsm|Mod1|auto_generated|divider|divider|StageOut[196]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[196]~262_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[196]~262_combout\);

-- Location: LCCOMB_X59_Y35_N0
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ = (((\fsm|Mod1|auto_generated|divider|divider|StageOut[196]~259_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[196]~262_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[196]~259_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[196]~262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[196]~259_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[196]~262_combout\,
	datad => VCC,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\);

-- Location: LCCOMB_X59_Y35_N2
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[197]~258_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[197]~343_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[197]~258_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[197]~343_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[197]~258_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[197]~343_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[197]~258_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[197]~343_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\);

-- Location: LCCOMB_X59_Y35_N4
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[198]~257_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[198]~322_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[198]~257_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[198]~322_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[198]~257_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[198]~322_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[198]~257_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[198]~322_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\);

-- Location: LCCOMB_X59_Y35_N6
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[199]~332_combout\ & (((!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)))) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[199]~332_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[199]~272_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[199]~272_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\) # (GND)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ = CARRY(((!\fsm|Mod1|auto_generated|divider|divider|StageOut[199]~332_combout\ & !\fsm|Mod1|auto_generated|divider|divider|StageOut[199]~272_combout\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[199]~332_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[199]~272_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\);

-- Location: LCCOMB_X59_Y35_N8
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[200]~271_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[200]~331_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[200]~271_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[200]~331_combout\)))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[200]~271_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[200]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[200]~271_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[200]~331_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\);

-- Location: LCCOMB_X59_Y35_N10
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[201]~270_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[201]~330_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[201]~270_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[201]~330_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[201]~270_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[201]~330_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[201]~270_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[201]~330_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\);

-- Location: LCCOMB_X59_Y35_N12
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[202]~269_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[202]~329_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[202]~269_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[202]~329_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[202]~269_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[202]~329_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[202]~269_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[202]~329_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\);

-- Location: LCCOMB_X57_Y37_N4
\fsm|Mod1|auto_generated|divider|divider|StageOut[208]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[208]~323_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[192]~312_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[192]~312_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[208]~323_combout\);

-- Location: LCCOMB_X60_Y36_N24
\fsm|Mod1|auto_generated|divider|divider|StageOut[208]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[208]~263_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[208]~263_combout\);

-- Location: LCCOMB_X60_Y36_N22
\fsm|Mod1|auto_generated|divider|divider|StageOut[207]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[207]~324_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[191]~313_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[191]~313_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[207]~324_combout\);

-- Location: LCCOMB_X60_Y36_N14
\fsm|Mod1|auto_generated|divider|divider|StageOut[207]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[207]~264_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[207]~264_combout\);

-- Location: LCCOMB_X58_Y36_N26
\fsm|Mod1|auto_generated|divider|divider|StageOut[206]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[206]~325_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[190]~314_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[190]~314_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[206]~325_combout\);

-- Location: LCCOMB_X59_Y36_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[206]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[206]~265_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[206]~265_combout\);

-- Location: LCCOMB_X60_Y35_N20
\fsm|Mod1|auto_generated|divider|divider|StageOut[205]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[205]~326_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[189]~315_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[189]~315_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[205]~326_combout\);

-- Location: LCCOMB_X60_Y35_N28
\fsm|Mod1|auto_generated|divider|divider|StageOut[205]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[205]~266_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[205]~266_combout\);

-- Location: LCCOMB_X60_Y36_N28
\fsm|Mod1|auto_generated|divider|divider|StageOut[204]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[204]~267_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[204]~267_combout\);

-- Location: LCCOMB_X60_Y36_N0
\fsm|Mod1|auto_generated|divider|divider|StageOut[204]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[204]~327_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[188]~316_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[188]~316_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[204]~327_combout\);

-- Location: LCCOMB_X59_Y37_N28
\fsm|Mod1|auto_generated|divider|divider|StageOut[203]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[203]~268_combout\ = (!\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[203]~268_combout\);

-- Location: LCCOMB_X59_Y37_N4
\fsm|Mod1|auto_generated|divider|divider|StageOut[203]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[203]~328_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[187]~317_combout\) # 
-- ((!\fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[187]~317_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[203]~328_combout\);

-- Location: LCCOMB_X59_Y35_N14
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[203]~268_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[203]~328_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[203]~268_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[203]~328_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[203]~268_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[203]~328_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[203]~268_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[203]~328_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\);

-- Location: LCCOMB_X59_Y35_N16
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[204]~267_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[204]~327_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[204]~267_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[204]~327_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[204]~267_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[204]~327_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[204]~267_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[204]~327_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\);

-- Location: LCCOMB_X59_Y35_N18
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[205]~326_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[205]~266_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[205]~326_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[205]~266_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[205]~326_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[205]~266_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[205]~326_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[205]~266_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\);

-- Location: LCCOMB_X59_Y35_N20
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ & ((((\fsm|Mod1|auto_generated|divider|divider|StageOut[206]~325_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[206]~265_combout\))))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[206]~325_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[206]~265_combout\) # (GND))))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[206]~325_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[206]~265_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[206]~325_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[206]~265_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\);

-- Location: LCCOMB_X59_Y35_N22
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[207]~324_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[207]~264_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[207]~324_combout\ & 
-- (!\fsm|Mod1|auto_generated|divider|divider|StageOut[207]~264_combout\)))
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ = CARRY((!\fsm|Mod1|auto_generated|divider|divider|StageOut[207]~324_combout\ & (!\fsm|Mod1|auto_generated|divider|divider|StageOut[207]~264_combout\ & 
-- !\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[207]~324_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[207]~264_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\);

-- Location: LCCOMB_X59_Y35_N24
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[208]~323_combout\) # ((\fsm|Mod1|auto_generated|divider|divider|StageOut[208]~263_combout\) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[208]~323_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[208]~263_combout\,
	datad => VCC,
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\,
	cout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\);

-- Location: LCCOMB_X59_Y35_N26
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ = !\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\);

-- Location: LCCOMB_X60_Y35_N4
\fsm|Mod1|auto_generated|divider|divider|StageOut[218]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[218]~285_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[202]~329_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[202]~269_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[202]~329_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[202]~269_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[218]~285_combout\);

-- Location: LCCOMB_X60_Y35_N14
\fsm|Mod1|auto_generated|divider|divider|StageOut[217]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[217]~286_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[201]~270_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[201]~330_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[201]~270_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[201]~330_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[217]~286_combout\);

-- Location: LCCOMB_X58_Y35_N12
\fsm|Mod1|auto_generated|divider|divider|StageOut[216]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[216]~279_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[200]~271_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[200]~331_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[200]~271_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[200]~331_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[216]~279_combout\);

-- Location: LCCOMB_X58_Y35_N6
\fsm|Mod1|auto_generated|divider|divider|StageOut[215]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[215]~280_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[199]~272_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[199]~332_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[199]~272_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[199]~332_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[215]~280_combout\);

-- Location: LCCOMB_X59_Y35_N28
\fsm|Mod1|auto_generated|divider|divider|StageOut[214]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[214]~273_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[198]~257_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[198]~322_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[198]~257_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[198]~322_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[214]~273_combout\);

-- Location: LCCOMB_X59_Y37_N22
\fsm|Mod1|auto_generated|divider|divider|StageOut[213]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[213]~274_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[197]~258_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[197]~343_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[197]~258_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[197]~343_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[213]~274_combout\);

-- Location: LCCOMB_X60_Y35_N16
\fsm|Mod1|auto_generated|divider|divider|StageOut[212]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[212]~275_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[196]~262_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[196]~259_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[196]~262_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[196]~259_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[212]~275_combout\);

-- Location: LCCOMB_X60_Y36_N10
\fsm|Mod1|auto_generated|divider|divider|StageOut[195]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[195]~277_combout\ = (\fsm|Add6~2_combout\ & !\fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add6~2_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[195]~277_combout\);

-- Location: LCCOMB_X60_Y36_N20
\fsm|Mod1|auto_generated|divider|divider|StageOut[195]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[195]~276_combout\ = (\fsm|Add6~2_combout\ & \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add6~2_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[195]~276_combout\);

-- Location: LCCOMB_X60_Y36_N16
\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\ = (\fsm|Mod1|auto_generated|divider|divider|StageOut[195]~277_combout\) # (\fsm|Mod1|auto_generated|divider|divider|StageOut[195]~276_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[195]~277_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[195]~276_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\);

-- Location: LCCOMB_X60_Y36_N12
\fsm|Mod1|auto_generated|divider|divider|StageOut[211]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[211]~278_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Add6~2_combout\)) # 
-- (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \fsm|Add6~2_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[211]~278_combout\);

-- Location: LCCOMB_X60_Y39_N2
\fsm|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~2_combout\ = (\fsm|Add7~1\ & (\fsm|Add8~24_combout\ $ ((!\fsm|Mod1|auto_generated|divider|divider|StageOut[211]~278_combout\)))) # (!\fsm|Add7~1\ & ((\fsm|Add8~24_combout\ $ (\fsm|Mod1|auto_generated|divider|divider|StageOut[211]~278_combout\)) 
-- # (GND)))
-- \fsm|Add7~3\ = CARRY((\fsm|Add8~24_combout\ $ (!\fsm|Mod1|auto_generated|divider|divider|StageOut[211]~278_combout\)) # (!\fsm|Add7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[211]~278_combout\,
	datad => VCC,
	cin => \fsm|Add7~1\,
	combout => \fsm|Add7~2_combout\,
	cout => \fsm|Add7~3\);

-- Location: LCCOMB_X60_Y39_N4
\fsm|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~4_combout\ = (\fsm|Add7~3\ & ((\fsm|Add8~24_combout\ $ (\fsm|Mod1|auto_generated|divider|divider|StageOut[212]~275_combout\)))) # (!\fsm|Add7~3\ & (\fsm|Add8~24_combout\ $ (\fsm|Mod1|auto_generated|divider|divider|StageOut[212]~275_combout\ $ 
-- (VCC))))
-- \fsm|Add7~5\ = CARRY((!\fsm|Add7~3\ & (\fsm|Add8~24_combout\ $ (\fsm|Mod1|auto_generated|divider|divider|StageOut[212]~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[212]~275_combout\,
	datad => VCC,
	cin => \fsm|Add7~3\,
	combout => \fsm|Add7~4_combout\,
	cout => \fsm|Add7~5\);

-- Location: LCCOMB_X60_Y39_N6
\fsm|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~6_combout\ = (\fsm|Add7~5\ & (\fsm|Add8~24_combout\ $ ((!\fsm|Mod1|auto_generated|divider|divider|StageOut[213]~274_combout\)))) # (!\fsm|Add7~5\ & ((\fsm|Add8~24_combout\ $ (\fsm|Mod1|auto_generated|divider|divider|StageOut[213]~274_combout\)) 
-- # (GND)))
-- \fsm|Add7~7\ = CARRY((\fsm|Add8~24_combout\ $ (!\fsm|Mod1|auto_generated|divider|divider|StageOut[213]~274_combout\)) # (!\fsm|Add7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[213]~274_combout\,
	datad => VCC,
	cin => \fsm|Add7~5\,
	combout => \fsm|Add7~6_combout\,
	cout => \fsm|Add7~7\);

-- Location: LCCOMB_X60_Y39_N8
\fsm|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~8_combout\ = (\fsm|Add7~7\ & ((\fsm|Add8~24_combout\ $ (\fsm|Mod1|auto_generated|divider|divider|StageOut[214]~273_combout\)))) # (!\fsm|Add7~7\ & (\fsm|Add8~24_combout\ $ (\fsm|Mod1|auto_generated|divider|divider|StageOut[214]~273_combout\ $ 
-- (VCC))))
-- \fsm|Add7~9\ = CARRY((!\fsm|Add7~7\ & (\fsm|Add8~24_combout\ $ (\fsm|Mod1|auto_generated|divider|divider|StageOut[214]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[214]~273_combout\,
	datad => VCC,
	cin => \fsm|Add7~7\,
	combout => \fsm|Add7~8_combout\,
	cout => \fsm|Add7~9\);

-- Location: LCCOMB_X60_Y39_N10
\fsm|Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~10_combout\ = (\fsm|Add7~9\ & (\fsm|Mod1|auto_generated|divider|divider|StageOut[215]~280_combout\ $ ((!\fsm|Add8~24_combout\)))) # (!\fsm|Add7~9\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[215]~280_combout\ $ (\fsm|Add8~24_combout\)) 
-- # (GND)))
-- \fsm|Add7~11\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[215]~280_combout\ $ (!\fsm|Add8~24_combout\)) # (!\fsm|Add7~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[215]~280_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add7~9\,
	combout => \fsm|Add7~10_combout\,
	cout => \fsm|Add7~11\);

-- Location: LCCOMB_X60_Y39_N12
\fsm|Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~12_combout\ = (\fsm|Add7~11\ & ((\fsm|Add8~24_combout\ $ (\fsm|Mod1|auto_generated|divider|divider|StageOut[216]~279_combout\)))) # (!\fsm|Add7~11\ & (\fsm|Add8~24_combout\ $ (\fsm|Mod1|auto_generated|divider|divider|StageOut[216]~279_combout\ $ 
-- (VCC))))
-- \fsm|Add7~13\ = CARRY((!\fsm|Add7~11\ & (\fsm|Add8~24_combout\ $ (\fsm|Mod1|auto_generated|divider|divider|StageOut[216]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[216]~279_combout\,
	datad => VCC,
	cin => \fsm|Add7~11\,
	combout => \fsm|Add7~12_combout\,
	cout => \fsm|Add7~13\);

-- Location: LCCOMB_X60_Y39_N14
\fsm|Add7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~14_combout\ = (\fsm|Add7~13\ & (\fsm|Add8~24_combout\ $ ((!\fsm|Mod1|auto_generated|divider|divider|StageOut[217]~286_combout\)))) # (!\fsm|Add7~13\ & ((\fsm|Add8~24_combout\ $ 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[217]~286_combout\)) # (GND)))
-- \fsm|Add7~15\ = CARRY((\fsm|Add8~24_combout\ $ (!\fsm|Mod1|auto_generated|divider|divider|StageOut[217]~286_combout\)) # (!\fsm|Add7~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[217]~286_combout\,
	datad => VCC,
	cin => \fsm|Add7~13\,
	combout => \fsm|Add7~14_combout\,
	cout => \fsm|Add7~15\);

-- Location: LCCOMB_X60_Y39_N16
\fsm|Add7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~16_combout\ = (\fsm|Add7~15\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[218]~285_combout\ $ (\fsm|Add8~24_combout\)))) # (!\fsm|Add7~15\ & (\fsm|Mod1|auto_generated|divider|divider|StageOut[218]~285_combout\ $ (\fsm|Add8~24_combout\ $ 
-- (VCC))))
-- \fsm|Add7~17\ = CARRY((!\fsm|Add7~15\ & (\fsm|Mod1|auto_generated|divider|divider|StageOut[218]~285_combout\ $ (\fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[218]~285_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add7~15\,
	combout => \fsm|Add7~16_combout\,
	cout => \fsm|Add7~17\);

-- Location: LCCOMB_X65_Y35_N2
\fsm|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~2_combout\ = (\fsm|Add9~1\ & (\fsm|Add11~2_combout\ $ ((!\fsm|Add11~26_combout\)))) # (!\fsm|Add9~1\ & ((\fsm|Add11~2_combout\ $ (\fsm|Add11~26_combout\)) # (GND)))
-- \fsm|Add9~3\ = CARRY((\fsm|Add11~2_combout\ $ (!\fsm|Add11~26_combout\)) # (!\fsm|Add9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~2_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add9~1\,
	combout => \fsm|Add9~2_combout\,
	cout => \fsm|Add9~3\);

-- Location: LCCOMB_X65_Y35_N4
\fsm|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~4_combout\ = (\fsm|Add9~3\ & ((\fsm|Add11~4_combout\ $ (\fsm|Add11~26_combout\)))) # (!\fsm|Add9~3\ & (\fsm|Add11~4_combout\ $ (\fsm|Add11~26_combout\ $ (VCC))))
-- \fsm|Add9~5\ = CARRY((!\fsm|Add9~3\ & (\fsm|Add11~4_combout\ $ (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~4_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add9~3\,
	combout => \fsm|Add9~4_combout\,
	cout => \fsm|Add9~5\);

-- Location: LCCOMB_X65_Y35_N6
\fsm|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~6_combout\ = (\fsm|Add9~5\ & (\fsm|Add11~26_combout\ $ ((!\fsm|Add11~6_combout\)))) # (!\fsm|Add9~5\ & ((\fsm|Add11~26_combout\ $ (\fsm|Add11~6_combout\)) # (GND)))
-- \fsm|Add9~7\ = CARRY((\fsm|Add11~26_combout\ $ (!\fsm|Add11~6_combout\)) # (!\fsm|Add9~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~6_combout\,
	datad => VCC,
	cin => \fsm|Add9~5\,
	combout => \fsm|Add9~6_combout\,
	cout => \fsm|Add9~7\);

-- Location: LCCOMB_X65_Y35_N8
\fsm|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~8_combout\ = (\fsm|Add9~7\ & ((\fsm|Add11~26_combout\ $ (\fsm|Add11~8_combout\)))) # (!\fsm|Add9~7\ & (\fsm|Add11~26_combout\ $ (\fsm|Add11~8_combout\ $ (VCC))))
-- \fsm|Add9~9\ = CARRY((!\fsm|Add9~7\ & (\fsm|Add11~26_combout\ $ (\fsm|Add11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~8_combout\,
	datad => VCC,
	cin => \fsm|Add9~7\,
	combout => \fsm|Add9~8_combout\,
	cout => \fsm|Add9~9\);

-- Location: LCCOMB_X65_Y35_N10
\fsm|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~10_combout\ = (\fsm|Add9~9\ & (\fsm|Add11~10_combout\ $ ((!\fsm|Add11~26_combout\)))) # (!\fsm|Add9~9\ & ((\fsm|Add11~10_combout\ $ (\fsm|Add11~26_combout\)) # (GND)))
-- \fsm|Add9~11\ = CARRY((\fsm|Add11~10_combout\ $ (!\fsm|Add11~26_combout\)) # (!\fsm|Add9~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~10_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add9~9\,
	combout => \fsm|Add9~10_combout\,
	cout => \fsm|Add9~11\);

-- Location: LCCOMB_X65_Y35_N12
\fsm|Add9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~12_combout\ = (\fsm|Add9~11\ & ((\fsm|Add11~26_combout\ $ (\fsm|Add11~12_combout\)))) # (!\fsm|Add9~11\ & (\fsm|Add11~26_combout\ $ (\fsm|Add11~12_combout\ $ (VCC))))
-- \fsm|Add9~13\ = CARRY((!\fsm|Add9~11\ & (\fsm|Add11~26_combout\ $ (\fsm|Add11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~12_combout\,
	datad => VCC,
	cin => \fsm|Add9~11\,
	combout => \fsm|Add9~12_combout\,
	cout => \fsm|Add9~13\);

-- Location: LCCOMB_X65_Y35_N14
\fsm|Add9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~14_combout\ = (\fsm|Add9~13\ & (\fsm|Add11~14_combout\ $ ((!\fsm|Add11~26_combout\)))) # (!\fsm|Add9~13\ & ((\fsm|Add11~14_combout\ $ (\fsm|Add11~26_combout\)) # (GND)))
-- \fsm|Add9~15\ = CARRY((\fsm|Add11~14_combout\ $ (!\fsm|Add11~26_combout\)) # (!\fsm|Add9~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~14_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add9~13\,
	combout => \fsm|Add9~14_combout\,
	cout => \fsm|Add9~15\);

-- Location: LCCOMB_X65_Y35_N16
\fsm|Add9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~16_combout\ = (\fsm|Add9~15\ & ((\fsm|Add11~16_combout\ $ (\fsm|Add11~26_combout\)))) # (!\fsm|Add9~15\ & (\fsm|Add11~16_combout\ $ (\fsm|Add11~26_combout\ $ (VCC))))
-- \fsm|Add9~17\ = CARRY((!\fsm|Add9~15\ & (\fsm|Add11~16_combout\ $ (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~16_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add9~15\,
	combout => \fsm|Add9~16_combout\,
	cout => \fsm|Add9~17\);

-- Location: LCCOMB_X65_Y35_N18
\fsm|Add9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~18_combout\ = (\fsm|Add9~17\ & (\fsm|Add11~26_combout\ $ ((!\fsm|Add11~18_combout\)))) # (!\fsm|Add9~17\ & ((\fsm|Add11~26_combout\ $ (\fsm|Add11~18_combout\)) # (GND)))
-- \fsm|Add9~19\ = CARRY((\fsm|Add11~26_combout\ $ (!\fsm|Add11~18_combout\)) # (!\fsm|Add9~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~18_combout\,
	datad => VCC,
	cin => \fsm|Add9~17\,
	combout => \fsm|Add9~18_combout\,
	cout => \fsm|Add9~19\);

-- Location: LCCOMB_X65_Y35_N20
\fsm|Add9~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~20_combout\ = (\fsm|Add9~19\ & ((\fsm|Add11~26_combout\ $ (\fsm|Add11~20_combout\)))) # (!\fsm|Add9~19\ & (\fsm|Add11~26_combout\ $ (\fsm|Add11~20_combout\ $ (VCC))))
-- \fsm|Add9~21\ = CARRY((!\fsm|Add9~19\ & (\fsm|Add11~26_combout\ $ (\fsm|Add11~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~20_combout\,
	datad => VCC,
	cin => \fsm|Add9~19\,
	combout => \fsm|Add9~20_combout\,
	cout => \fsm|Add9~21\);

-- Location: LCCOMB_X65_Y35_N22
\fsm|Add9~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~22_combout\ = (\fsm|Add9~21\ & (\fsm|Add11~26_combout\ $ ((!\fsm|Add11~22_combout\)))) # (!\fsm|Add9~21\ & ((\fsm|Add11~26_combout\ $ (\fsm|Add11~22_combout\)) # (GND)))
-- \fsm|Add9~23\ = CARRY((\fsm|Add11~26_combout\ $ (!\fsm|Add11~22_combout\)) # (!\fsm|Add9~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~22_combout\,
	datad => VCC,
	cin => \fsm|Add9~21\,
	combout => \fsm|Add9~22_combout\,
	cout => \fsm|Add9~23\);

-- Location: LCCOMB_X65_Y35_N24
\fsm|Add9~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~24_combout\ = (\fsm|Add9~23\ & ((\fsm|Add11~26_combout\ $ (\fsm|Add11~24_combout\)))) # (!\fsm|Add9~23\ & (\fsm|Add11~26_combout\ $ (\fsm|Add11~24_combout\ $ (VCC))))
-- \fsm|Add9~25\ = CARRY((!\fsm|Add9~23\ & (\fsm|Add11~26_combout\ $ (\fsm|Add11~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Add11~24_combout\,
	datad => VCC,
	cin => \fsm|Add9~23\,
	combout => \fsm|Add9~24_combout\,
	cout => \fsm|Add9~25\);

-- Location: LCCOMB_X65_Y35_N26
\fsm|Add9~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add9~26_combout\ = \fsm|Add9~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Add9~25\,
	combout => \fsm|Add9~26_combout\);

-- Location: LCCOMB_X68_Y35_N4
\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = \fsm|Add9~18_combout\ $ (VCC)
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY(\fsm|Add9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add9~18_combout\,
	datad => VCC,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X68_Y35_N6
\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\fsm|Add9~20_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & VCC)) # (!\fsm|Add9~20_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\fsm|Add9~20_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add9~20_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X68_Y35_N8
\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\fsm|Add9~22_combout\ & ((GND) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\))) # (!\fsm|Add9~22_combout\ & 
-- (\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ $ (GND)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\fsm|Add9~22_combout\) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add9~22_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X68_Y35_N10
\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\fsm|Add9~24_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\fsm|Add9~24_combout\ & 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (!\fsm|Add9~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add9~24_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X68_Y35_N12
\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\fsm|Add9~26_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ $ (GND))) # (!\fsm|Add9~26_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & VCC))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((\fsm|Add9~26_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add9~26_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X68_Y35_N14
\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = !\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY(!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X68_Y35_N16
\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X68_Y32_N10
\fsm|Mod2|auto_generated|divider|divider|StageOut[112]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[112]~178_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[112]~178_combout\);

-- Location: LCCOMB_X69_Y35_N26
\fsm|Mod2|auto_generated|divider|divider|StageOut[111]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[111]~180_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[111]~180_combout\);

-- Location: LCCOMB_X69_Y35_N28
\fsm|Mod2|auto_generated|divider|divider|StageOut[111]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[111]~179_combout\ = (\fsm|Add9~26_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add9~26_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[111]~179_combout\);

-- Location: LCCOMB_X68_Y35_N24
\fsm|Mod2|auto_generated|divider|divider|StageOut[110]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[110]~181_combout\ = (\fsm|Add9~24_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add9~24_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[110]~181_combout\);

-- Location: LCCOMB_X69_Y35_N24
\fsm|Mod2|auto_generated|divider|divider|StageOut[110]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[110]~182_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[110]~182_combout\);

-- Location: LCCOMB_X68_Y35_N26
\fsm|Mod2|auto_generated|divider|divider|StageOut[109]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[109]~184_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[109]~184_combout\);

-- Location: LCCOMB_X68_Y35_N18
\fsm|Mod2|auto_generated|divider|divider|StageOut[109]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[109]~183_combout\ = (\fsm|Add9~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add9~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[109]~183_combout\);

-- Location: LCCOMB_X69_Y35_N22
\fsm|Mod2|auto_generated|divider|divider|StageOut[108]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[108]~186_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[108]~186_combout\);

-- Location: LCCOMB_X68_Y35_N28
\fsm|Mod2|auto_generated|divider|divider|StageOut[108]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[108]~185_combout\ = (\fsm|Add9~20_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add9~20_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[108]~185_combout\);

-- Location: LCCOMB_X68_Y35_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[107]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[107]~188_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[107]~188_combout\);

-- Location: LCCOMB_X68_Y35_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[107]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[107]~187_combout\ = (\fsm|Add9~18_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add9~18_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[107]~187_combout\);

-- Location: LCCOMB_X69_Y35_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[106]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[106]~190_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add9~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add9~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[106]~190_combout\);

-- Location: LCCOMB_X69_Y35_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[106]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[106]~189_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add9~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add9~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[106]~189_combout\);

-- Location: LCCOMB_X69_Y35_N4
\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\fsm|Mod2|auto_generated|divider|divider|StageOut[106]~190_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[106]~189_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[106]~190_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[106]~189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[106]~190_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[106]~189_combout\,
	datad => VCC,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X69_Y35_N6
\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[107]~188_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[107]~187_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[107]~188_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[107]~187_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[107]~188_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[107]~187_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[107]~188_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[107]~187_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X69_Y35_N8
\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[108]~186_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[108]~185_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[108]~186_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[108]~185_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[108]~186_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[108]~185_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[108]~186_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[108]~185_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X69_Y35_N10
\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[109]~184_combout\ & (((!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[109]~184_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[109]~183_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[109]~183_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\fsm|Mod2|auto_generated|divider|divider|StageOut[109]~184_combout\ & !\fsm|Mod2|auto_generated|divider|divider|StageOut[109]~183_combout\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[109]~184_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[109]~183_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X69_Y35_N12
\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[110]~181_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[110]~182_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[110]~181_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[110]~182_combout\)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[110]~181_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[110]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[110]~181_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[110]~182_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X69_Y35_N14
\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[111]~180_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[111]~179_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[111]~180_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[111]~179_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[111]~180_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[111]~179_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[111]~180_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[111]~179_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X69_Y35_N16
\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[112]~178_combout\ & ((GND) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\))) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[112]~178_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ $ (GND)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[112]~178_combout\) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[112]~178_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X69_Y35_N18
\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X68_Y32_N16
\fsm|Mod2|auto_generated|divider|divider|StageOut[128]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout\);

-- Location: LCCOMB_X68_Y32_N28
\fsm|Mod2|auto_generated|divider|divider|StageOut[128]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[128]~191_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[128]~191_combout\);

-- Location: LCCOMB_X70_Y32_N2
\fsm|Mod2|auto_generated|divider|divider|StageOut[127]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[127]~192_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[127]~192_combout\);

-- Location: LCCOMB_X69_Y35_N20
\fsm|Mod2|auto_generated|divider|divider|StageOut[127]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[127]~333_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\fsm|Add9~26_combout\))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Add9~26_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[127]~333_combout\);

-- Location: LCCOMB_X68_Y35_N22
\fsm|Mod2|auto_generated|divider|divider|StageOut[126]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[126]~334_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\fsm|Add9~24_combout\))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Add9~24_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[126]~334_combout\);

-- Location: LCCOMB_X69_Y32_N4
\fsm|Mod2|auto_generated|divider|divider|StageOut[126]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[126]~193_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[126]~193_combout\);

-- Location: LCCOMB_X68_Y35_N20
\fsm|Mod2|auto_generated|divider|divider|StageOut[125]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[125]~335_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Add9~22_combout\)) 
-- # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add9~22_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[125]~335_combout\);

-- Location: LCCOMB_X69_Y32_N10
\fsm|Mod2|auto_generated|divider|divider|StageOut[125]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[125]~194_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[125]~194_combout\);

-- Location: LCCOMB_X69_Y32_N8
\fsm|Mod2|auto_generated|divider|divider|StageOut[124]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[124]~195_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[124]~195_combout\);

-- Location: LCCOMB_X68_Y35_N2
\fsm|Mod2|auto_generated|divider|divider|StageOut[124]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[124]~336_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\fsm|Add9~20_combout\))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Add9~20_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[124]~336_combout\);

-- Location: LCCOMB_X68_Y32_N2
\fsm|Mod2|auto_generated|divider|divider|StageOut[123]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[123]~196_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[123]~196_combout\);

-- Location: LCCOMB_X68_Y32_N20
\fsm|Mod2|auto_generated|divider|divider|StageOut[123]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[123]~337_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\fsm|Add9~18_combout\))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \fsm|Add9~18_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[123]~337_combout\);

-- Location: LCCOMB_X68_Y32_N4
\fsm|Mod2|auto_generated|divider|divider|StageOut[122]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[122]~197_combout\ = (\fsm|Add9~16_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add9~16_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[122]~197_combout\);

-- Location: LCCOMB_X70_Y32_N16
\fsm|Mod2|auto_generated|divider|divider|StageOut[122]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[122]~198_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[122]~198_combout\);

-- Location: LCCOMB_X68_Y32_N26
\fsm|Mod2|auto_generated|divider|divider|StageOut[105]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[105]~201_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add9~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Add9~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[105]~201_combout\);

-- Location: LCCOMB_X68_Y32_N24
\fsm|Mod2|auto_generated|divider|divider|StageOut[105]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[105]~200_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \fsm|Add9~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \fsm|Add9~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[105]~200_combout\);

-- Location: LCCOMB_X68_Y32_N12
\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[105]~201_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[105]~200_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[105]~201_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[105]~200_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X68_Y32_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[121]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[121]~202_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[121]~202_combout\);

-- Location: LCCOMB_X68_Y32_N18
\fsm|Mod2|auto_generated|divider|divider|StageOut[121]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[121]~199_combout\ = (\fsm|Add9~14_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add9~14_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[121]~199_combout\);

-- Location: LCCOMB_X69_Y32_N12
\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\fsm|Mod2|auto_generated|divider|divider|StageOut[121]~202_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[121]~199_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[121]~202_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[121]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[121]~202_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[121]~199_combout\,
	datad => VCC,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X69_Y32_N14
\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[122]~197_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[122]~198_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[122]~197_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[122]~198_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[122]~197_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[122]~198_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[122]~197_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[122]~198_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X69_Y32_N16
\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[123]~196_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[123]~337_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[123]~196_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[123]~337_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[123]~196_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[123]~337_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[123]~196_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[123]~337_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X69_Y32_N18
\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[124]~195_combout\ & (((!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[124]~195_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[124]~336_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[124]~336_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\fsm|Mod2|auto_generated|divider|divider|StageOut[124]~195_combout\ & !\fsm|Mod2|auto_generated|divider|divider|StageOut[124]~336_combout\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[124]~195_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[124]~336_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X69_Y32_N20
\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[125]~335_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[125]~194_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[125]~335_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[125]~194_combout\)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[125]~335_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[125]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[125]~335_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[125]~194_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X69_Y32_N22
\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[126]~334_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[126]~193_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[126]~334_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[126]~193_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[126]~334_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[126]~193_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[126]~334_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[126]~193_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X69_Y32_N24
\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[127]~192_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[127]~333_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[127]~192_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[127]~333_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[127]~192_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[127]~333_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[127]~192_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[127]~333_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X69_Y32_N26
\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[128]~191_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[128]~191_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[128]~191_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[128]~191_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X69_Y32_N28
\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X68_Y32_N14
\fsm|Mod2|auto_generated|divider|divider|StageOut[144]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[144]~289_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[128]~288_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[144]~289_combout\);

-- Location: LCCOMB_X66_Y31_N22
\fsm|Mod2|auto_generated|divider|divider|StageOut[144]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[144]~203_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[144]~203_combout\);

-- Location: LCCOMB_X70_Y32_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[143]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[143]~204_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[143]~204_combout\);

-- Location: LCCOMB_X70_Y32_N6
\fsm|Mod2|auto_generated|divider|divider|StageOut[143]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[143]~290_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[127]~333_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[127]~333_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[143]~290_combout\);

-- Location: LCCOMB_X68_Y31_N12
\fsm|Mod2|auto_generated|divider|divider|StageOut[142]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[142]~205_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[142]~205_combout\);

-- Location: LCCOMB_X69_Y32_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[142]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[142]~291_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[126]~334_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[126]~334_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[142]~291_combout\);

-- Location: LCCOMB_X66_Y31_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[141]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[141]~206_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[141]~206_combout\);

-- Location: LCCOMB_X69_Y32_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[141]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[141]~292_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[125]~335_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[125]~335_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[141]~292_combout\);

-- Location: LCCOMB_X69_Y32_N2
\fsm|Mod2|auto_generated|divider|divider|StageOut[140]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[140]~293_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[124]~336_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[124]~336_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[140]~293_combout\);

-- Location: LCCOMB_X70_Y31_N4
\fsm|Mod2|auto_generated|divider|divider|StageOut[140]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[140]~207_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[140]~207_combout\);

-- Location: LCCOMB_X70_Y31_N6
\fsm|Mod2|auto_generated|divider|divider|StageOut[139]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[139]~208_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[139]~208_combout\);

-- Location: LCCOMB_X68_Y32_N8
\fsm|Mod2|auto_generated|divider|divider|StageOut[139]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[139]~294_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[123]~337_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[123]~337_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[139]~294_combout\);

-- Location: LCCOMB_X69_Y32_N6
\fsm|Mod2|auto_generated|divider|divider|StageOut[138]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[138]~209_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[138]~209_combout\);

-- Location: LCCOMB_X70_Y32_N28
\fsm|Mod2|auto_generated|divider|divider|StageOut[138]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[138]~338_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\fsm|Add9~16_combout\))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \fsm|Add9~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[138]~338_combout\);

-- Location: LCCOMB_X68_Y32_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[137]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[137]~339_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\fsm|Add9~14_combout\))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Add9~14_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[137]~339_combout\);

-- Location: LCCOMB_X68_Y32_N6
\fsm|Mod2|auto_generated|divider|divider|StageOut[137]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[137]~210_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[137]~210_combout\);

-- Location: LCCOMB_X70_Y33_N8
\fsm|Mod2|auto_generated|divider|divider|StageOut[136]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[136]~211_combout\ = (\fsm|Add9~12_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add9~12_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[136]~211_combout\);

-- Location: LCCOMB_X70_Y32_N22
\fsm|Mod2|auto_generated|divider|divider|StageOut[120]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[120]~213_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Add9~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Add9~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[120]~213_combout\);

-- Location: LCCOMB_X70_Y32_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[120]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[120]~212_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \fsm|Add9~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Add9~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[120]~212_combout\);

-- Location: LCCOMB_X70_Y32_N8
\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[120]~213_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[120]~212_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[120]~213_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[120]~212_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X70_Y32_N4
\fsm|Mod2|auto_generated|divider|divider|StageOut[136]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[136]~214_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[136]~214_combout\);

-- Location: LCCOMB_X70_Y31_N12
\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\fsm|Mod2|auto_generated|divider|divider|StageOut[136]~211_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[136]~214_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[136]~211_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[136]~214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[136]~211_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[136]~214_combout\,
	datad => VCC,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X70_Y31_N14
\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[137]~339_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[137]~210_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[137]~339_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[137]~210_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[137]~339_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[137]~210_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[137]~339_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[137]~210_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X70_Y31_N16
\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[138]~209_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[138]~338_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[138]~209_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[138]~338_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[138]~209_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[138]~338_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[138]~209_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[138]~338_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X70_Y31_N18
\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[139]~208_combout\ & (((!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[139]~208_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[139]~294_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[139]~294_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\fsm|Mod2|auto_generated|divider|divider|StageOut[139]~208_combout\ & !\fsm|Mod2|auto_generated|divider|divider|StageOut[139]~294_combout\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[139]~208_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[139]~294_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X70_Y31_N20
\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[140]~207_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[140]~207_combout\)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[140]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[140]~293_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[140]~207_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X70_Y31_N22
\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[141]~206_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[141]~292_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[141]~206_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[141]~292_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[141]~206_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[141]~292_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[141]~206_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[141]~292_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X70_Y31_N24
\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[142]~205_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[142]~291_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[142]~205_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[142]~291_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[142]~205_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[142]~291_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[142]~205_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[142]~291_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X70_Y31_N26
\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[143]~204_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[143]~290_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[143]~204_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[143]~290_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[143]~204_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[143]~290_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[143]~204_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[143]~290_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X70_Y31_N28
\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[144]~203_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[144]~289_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[144]~203_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[144]~289_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[144]~203_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[144]~289_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[144]~203_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[144]~289_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X70_Y31_N30
\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X66_Y31_N10
\fsm|Mod2|auto_generated|divider|divider|StageOut[160]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[160]~295_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[144]~289_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[144]~289_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[160]~295_combout\);

-- Location: LCCOMB_X69_Y31_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[160]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[160]~215_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[160]~215_combout\);

-- Location: LCCOMB_X70_Y32_N20
\fsm|Mod2|auto_generated|divider|divider|StageOut[159]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[159]~296_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[143]~290_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[143]~290_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[159]~296_combout\);

-- Location: LCCOMB_X70_Y32_N26
\fsm|Mod2|auto_generated|divider|divider|StageOut[159]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[159]~216_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[159]~216_combout\);

-- Location: LCCOMB_X68_Y31_N14
\fsm|Mod2|auto_generated|divider|divider|StageOut[158]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[158]~217_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[158]~217_combout\);

-- Location: LCCOMB_X68_Y31_N4
\fsm|Mod2|auto_generated|divider|divider|StageOut[158]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[158]~297_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[142]~291_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[142]~291_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[158]~297_combout\);

-- Location: LCCOMB_X66_Y31_N28
\fsm|Mod2|auto_generated|divider|divider|StageOut[157]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[157]~298_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[141]~292_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[141]~292_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[157]~298_combout\);

-- Location: LCCOMB_X70_Y31_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[157]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[157]~218_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[157]~218_combout\);

-- Location: LCCOMB_X69_Y31_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[156]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[156]~219_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[156]~219_combout\);

-- Location: LCCOMB_X70_Y31_N8
\fsm|Mod2|auto_generated|divider|divider|StageOut[156]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[156]~299_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[140]~293_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[156]~299_combout\);

-- Location: LCCOMB_X70_Y31_N2
\fsm|Mod2|auto_generated|divider|divider|StageOut[155]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[155]~300_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[139]~294_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[139]~294_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[155]~300_combout\);

-- Location: LCCOMB_X69_Y31_N4
\fsm|Mod2|auto_generated|divider|divider|StageOut[155]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[155]~220_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[155]~220_combout\);

-- Location: LCCOMB_X70_Y32_N12
\fsm|Mod2|auto_generated|divider|divider|StageOut[154]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[154]~221_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[154]~221_combout\);

-- Location: LCCOMB_X70_Y32_N10
\fsm|Mod2|auto_generated|divider|divider|StageOut[154]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[154]~301_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[138]~338_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[138]~338_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[154]~301_combout\);

-- Location: LCCOMB_X68_Y31_N16
\fsm|Mod2|auto_generated|divider|divider|StageOut[153]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[153]~222_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[153]~222_combout\);

-- Location: LCCOMB_X68_Y32_N22
\fsm|Mod2|auto_generated|divider|divider|StageOut[153]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[153]~302_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[137]~339_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[137]~339_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[153]~302_combout\);

-- Location: LCCOMB_X70_Y32_N14
\fsm|Mod2|auto_generated|divider|divider|StageOut[152]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[152]~340_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- (\fsm|Add9~12_combout\)) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add9~12_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[152]~340_combout\);

-- Location: LCCOMB_X70_Y31_N10
\fsm|Mod2|auto_generated|divider|divider|StageOut[152]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[152]~223_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[152]~223_combout\);

-- Location: LCCOMB_X66_Y31_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[151]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[151]~224_combout\ = (\fsm|Add9~10_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add9~10_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[151]~224_combout\);

-- Location: LCCOMB_X66_Y31_N26
\fsm|Mod2|auto_generated|divider|divider|StageOut[135]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[135]~226_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Add9~10_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[135]~226_combout\);

-- Location: LCCOMB_X66_Y31_N20
\fsm|Mod2|auto_generated|divider|divider|StageOut[135]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[135]~225_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \fsm|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \fsm|Add9~10_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[135]~225_combout\);

-- Location: LCCOMB_X66_Y31_N12
\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[135]~226_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[135]~225_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[135]~226_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[135]~225_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X66_Y31_N24
\fsm|Mod2|auto_generated|divider|divider|StageOut[151]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[151]~227_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[151]~227_combout\);

-- Location: LCCOMB_X69_Y31_N8
\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\fsm|Mod2|auto_generated|divider|divider|StageOut[151]~224_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[151]~227_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[151]~224_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[151]~227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[151]~224_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[151]~227_combout\,
	datad => VCC,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X69_Y31_N10
\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[152]~340_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[152]~223_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[152]~340_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[152]~223_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[152]~340_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[152]~223_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[152]~340_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[152]~223_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X69_Y31_N12
\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[153]~222_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[153]~302_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[153]~222_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[153]~302_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[153]~222_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[153]~302_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[153]~222_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[153]~302_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X69_Y31_N14
\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[154]~221_combout\ & (((!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[154]~221_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[154]~301_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[154]~301_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\fsm|Mod2|auto_generated|divider|divider|StageOut[154]~221_combout\ & !\fsm|Mod2|auto_generated|divider|divider|StageOut[154]~301_combout\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[154]~221_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[154]~301_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X69_Y31_N16
\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[155]~300_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[155]~220_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[155]~300_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[155]~220_combout\)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[155]~300_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[155]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[155]~300_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[155]~220_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X69_Y31_N18
\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[156]~219_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[156]~299_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[156]~219_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[156]~299_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[156]~219_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[156]~299_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[156]~219_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[156]~299_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X69_Y31_N20
\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[157]~298_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[157]~218_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[157]~298_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[157]~218_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[157]~298_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[157]~218_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[157]~298_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[157]~218_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X69_Y31_N22
\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[158]~217_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[158]~297_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[158]~217_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[158]~297_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[158]~217_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[158]~297_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[158]~217_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[158]~297_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X69_Y31_N24
\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[159]~296_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[159]~216_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[159]~296_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[159]~216_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[159]~296_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[159]~216_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[159]~296_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[159]~216_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X69_Y31_N26
\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[160]~295_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[160]~215_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[160]~295_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[160]~215_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[160]~295_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[160]~215_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[160]~295_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[160]~215_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X69_Y31_N28
\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X67_Y34_N14
\fsm|Mod2|auto_generated|divider|divider|StageOut[176]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[176]~228_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[176]~228_combout\);

-- Location: LCCOMB_X67_Y34_N12
\fsm|Mod2|auto_generated|divider|divider|StageOut[176]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[176]~303_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[160]~295_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[160]~295_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[176]~303_combout\);

-- Location: LCCOMB_X70_Y32_N24
\fsm|Mod2|auto_generated|divider|divider|StageOut[175]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[175]~304_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[159]~296_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[159]~296_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[175]~304_combout\);

-- Location: LCCOMB_X68_Y31_N22
\fsm|Mod2|auto_generated|divider|divider|StageOut[175]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[175]~229_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[175]~229_combout\);

-- Location: LCCOMB_X68_Y31_N2
\fsm|Mod2|auto_generated|divider|divider|StageOut[174]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[174]~305_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[158]~297_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[158]~297_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[174]~305_combout\);

-- Location: LCCOMB_X68_Y31_N8
\fsm|Mod2|auto_generated|divider|divider|StageOut[174]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[174]~230_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[174]~230_combout\);

-- Location: LCCOMB_X66_Y31_N2
\fsm|Mod2|auto_generated|divider|divider|StageOut[173]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[173]~306_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[157]~298_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[157]~298_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[173]~306_combout\);

-- Location: LCCOMB_X67_Y31_N28
\fsm|Mod2|auto_generated|divider|divider|StageOut[173]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[173]~231_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[173]~231_combout\);

-- Location: LCCOMB_X67_Y31_N26
\fsm|Mod2|auto_generated|divider|divider|StageOut[172]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[172]~232_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[172]~232_combout\);

-- Location: LCCOMB_X69_Y31_N2
\fsm|Mod2|auto_generated|divider|divider|StageOut[172]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[172]~307_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[156]~299_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[156]~299_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[172]~307_combout\);

-- Location: LCCOMB_X69_Y33_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[171]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[171]~233_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[171]~233_combout\);

-- Location: LCCOMB_X69_Y31_N6
\fsm|Mod2|auto_generated|divider|divider|StageOut[171]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[171]~308_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[155]~300_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[155]~300_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[171]~308_combout\);

-- Location: LCCOMB_X70_Y32_N18
\fsm|Mod2|auto_generated|divider|divider|StageOut[170]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[170]~309_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[154]~301_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[154]~301_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[170]~309_combout\);

-- Location: LCCOMB_X68_Y34_N16
\fsm|Mod2|auto_generated|divider|divider|StageOut[170]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[170]~234_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[170]~234_combout\);

-- Location: LCCOMB_X68_Y31_N20
\fsm|Mod2|auto_generated|divider|divider|StageOut[169]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[169]~310_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[153]~302_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[153]~302_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[169]~310_combout\);

-- Location: LCCOMB_X68_Y31_N10
\fsm|Mod2|auto_generated|divider|divider|StageOut[169]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[169]~235_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[169]~235_combout\);

-- Location: LCCOMB_X66_Y31_N16
\fsm|Mod2|auto_generated|divider|divider|StageOut[168]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[168]~311_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[152]~340_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[152]~340_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[168]~311_combout\);

-- Location: LCCOMB_X66_Y31_N18
\fsm|Mod2|auto_generated|divider|divider|StageOut[168]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[168]~236_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[168]~236_combout\);

-- Location: LCCOMB_X66_Y31_N8
\fsm|Mod2|auto_generated|divider|divider|StageOut[167]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[167]~237_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[167]~237_combout\);

-- Location: LCCOMB_X66_Y31_N6
\fsm|Mod2|auto_generated|divider|divider|StageOut[167]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[167]~341_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\fsm|Add9~10_combout\))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Add9~10_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[167]~341_combout\);

-- Location: LCCOMB_X67_Y34_N8
\fsm|Mod2|auto_generated|divider|divider|StageOut[166]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[166]~238_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Add9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Add9~8_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[166]~238_combout\);

-- Location: LCCOMB_X67_Y34_N22
\fsm|Mod2|auto_generated|divider|divider|StageOut[150]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[150]~239_combout\ = (\fsm|Add9~8_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add9~8_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[150]~239_combout\);

-- Location: LCCOMB_X67_Y34_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[150]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[150]~240_combout\ = (\fsm|Add9~8_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Add9~8_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[150]~240_combout\);

-- Location: LCCOMB_X67_Y34_N16
\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[150]~239_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[150]~240_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[150]~239_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[150]~240_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X67_Y34_N18
\fsm|Mod2|auto_generated|divider|divider|StageOut[166]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[166]~241_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[166]~241_combout\);

-- Location: LCCOMB_X67_Y31_N2
\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\fsm|Mod2|auto_generated|divider|divider|StageOut[166]~238_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[166]~241_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[166]~238_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[166]~241_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[166]~238_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[166]~241_combout\,
	datad => VCC,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X67_Y31_N4
\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[167]~237_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[167]~341_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[167]~237_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[167]~341_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[167]~237_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[167]~341_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[167]~237_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[167]~341_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X67_Y31_N6
\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[168]~311_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[168]~236_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[168]~311_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[168]~236_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[168]~311_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[168]~236_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[168]~311_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[168]~236_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X67_Y31_N8
\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[169]~310_combout\ & (((!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[169]~310_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[169]~235_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[169]~235_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\fsm|Mod2|auto_generated|divider|divider|StageOut[169]~310_combout\ & !\fsm|Mod2|auto_generated|divider|divider|StageOut[169]~235_combout\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[169]~310_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[169]~235_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X67_Y31_N10
\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[170]~234_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[170]~234_combout\)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[170]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[170]~309_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[170]~234_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X67_Y31_N12
\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[171]~233_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[171]~308_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[171]~233_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[171]~308_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[171]~233_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[171]~308_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[171]~233_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[171]~308_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X67_Y31_N14
\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[172]~232_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[172]~307_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[172]~232_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[172]~307_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[172]~232_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[172]~307_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[172]~232_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[172]~307_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~13\);

-- Location: LCCOMB_X67_Y31_N16
\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[173]~306_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[173]~231_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[173]~306_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[173]~231_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[173]~306_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[173]~231_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[173]~306_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[173]~231_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~13\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~15\);

-- Location: LCCOMB_X67_Y31_N18
\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[174]~305_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[174]~230_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[174]~305_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[174]~230_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[174]~305_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[174]~230_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[174]~305_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[174]~230_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~15\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~17\);

-- Location: LCCOMB_X67_Y31_N20
\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[175]~304_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[175]~229_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[175]~304_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[175]~229_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[175]~304_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[175]~229_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[175]~304_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[175]~229_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~17\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~19\);

-- Location: LCCOMB_X67_Y31_N22
\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[176]~228_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[176]~303_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[176]~228_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[176]~303_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[176]~228_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[176]~303_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[176]~228_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[176]~303_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~19\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~21\);

-- Location: LCCOMB_X67_Y31_N24
\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ = !\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~21\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\);

-- Location: LCCOMB_X67_Y34_N28
\fsm|Mod2|auto_generated|divider|divider|StageOut[192]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[192]~242_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[192]~242_combout\);

-- Location: LCCOMB_X67_Y34_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[192]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[192]~312_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[176]~303_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[176]~303_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[192]~312_combout\);

-- Location: LCCOMB_X68_Y31_N18
\fsm|Mod2|auto_generated|divider|divider|StageOut[191]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[191]~313_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[175]~304_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[175]~304_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[191]~313_combout\);

-- Location: LCCOMB_X68_Y31_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[191]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[191]~243_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[191]~243_combout\);

-- Location: LCCOMB_X68_Y31_N26
\fsm|Mod2|auto_generated|divider|divider|StageOut[190]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[190]~244_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[190]~244_combout\);

-- Location: LCCOMB_X68_Y31_N24
\fsm|Mod2|auto_generated|divider|divider|StageOut[190]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[190]~314_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[174]~305_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[174]~305_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[190]~314_combout\);

-- Location: LCCOMB_X67_Y32_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[189]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[189]~245_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[189]~245_combout\);

-- Location: LCCOMB_X67_Y31_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[189]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[189]~315_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[173]~306_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[173]~306_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[189]~315_combout\);

-- Location: LCCOMB_X67_Y31_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[188]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[188]~316_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[172]~307_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[172]~307_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[188]~316_combout\);

-- Location: LCCOMB_X67_Y33_N4
\fsm|Mod2|auto_generated|divider|divider|StageOut[188]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[188]~246_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[188]~246_combout\);

-- Location: LCCOMB_X69_Y33_N2
\fsm|Mod2|auto_generated|divider|divider|StageOut[187]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[187]~317_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[171]~308_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[171]~308_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[187]~317_combout\);

-- Location: LCCOMB_X69_Y33_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[187]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[187]~247_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[187]~247_combout\);

-- Location: LCCOMB_X69_Y33_N20
\fsm|Mod2|auto_generated|divider|divider|StageOut[186]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[186]~318_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[170]~309_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[186]~318_combout\);

-- Location: LCCOMB_X69_Y33_N10
\fsm|Mod2|auto_generated|divider|divider|StageOut[186]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[186]~248_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[186]~248_combout\);

-- Location: LCCOMB_X68_Y31_N6
\fsm|Mod2|auto_generated|divider|divider|StageOut[185]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[185]~319_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[169]~310_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[169]~310_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[185]~319_combout\);

-- Location: LCCOMB_X67_Y33_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[185]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[185]~249_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[185]~249_combout\);

-- Location: LCCOMB_X67_Y33_N16
\fsm|Mod2|auto_generated|divider|divider|StageOut[184]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[184]~250_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[184]~250_combout\);

-- Location: LCCOMB_X66_Y31_N14
\fsm|Mod2|auto_generated|divider|divider|StageOut[184]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[184]~320_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[168]~311_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[168]~311_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[184]~320_combout\);

-- Location: LCCOMB_X67_Y33_N10
\fsm|Mod2|auto_generated|divider|divider|StageOut[183]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[183]~251_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[183]~251_combout\);

-- Location: LCCOMB_X66_Y31_N4
\fsm|Mod2|auto_generated|divider|divider|StageOut[183]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[183]~321_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[167]~341_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[167]~341_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[183]~321_combout\);

-- Location: LCCOMB_X67_Y34_N6
\fsm|Mod2|auto_generated|divider|divider|StageOut[182]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[182]~252_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[182]~252_combout\);

-- Location: LCCOMB_X67_Y34_N4
\fsm|Mod2|auto_generated|divider|divider|StageOut[182]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[182]~342_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- (\fsm|Add9~8_combout\)) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Add9~8_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[182]~342_combout\);

-- Location: LCCOMB_X69_Y33_N4
\fsm|Mod2|auto_generated|divider|divider|StageOut[181]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[181]~253_combout\ = (\fsm|Add9~6_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add9~6_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[181]~253_combout\);

-- Location: LCCOMB_X69_Y33_N22
\fsm|Mod2|auto_generated|divider|divider|StageOut[165]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[165]~254_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Add9~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Add9~6_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[165]~254_combout\);

-- Location: LCCOMB_X69_Y33_N16
\fsm|Mod2|auto_generated|divider|divider|StageOut[165]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[165]~255_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \fsm|Add9~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \fsm|Add9~6_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[165]~255_combout\);

-- Location: LCCOMB_X69_Y33_N28
\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[165]~254_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[165]~255_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[165]~254_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[165]~255_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\);

-- Location: LCCOMB_X69_Y33_N18
\fsm|Mod2|auto_generated|divider|divider|StageOut[181]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[181]~256_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[181]~256_combout\);

-- Location: LCCOMB_X68_Y33_N4
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\fsm|Mod2|auto_generated|divider|divider|StageOut[181]~253_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[181]~256_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[181]~253_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[181]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[181]~253_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[181]~256_combout\,
	datad => VCC,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X68_Y33_N6
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[182]~252_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[182]~342_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[182]~252_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[182]~342_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[182]~252_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[182]~342_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[182]~252_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[182]~342_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X68_Y33_N8
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[183]~251_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[183]~321_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[183]~251_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[183]~321_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[183]~251_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[183]~321_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[183]~251_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[183]~321_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X68_Y33_N10
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[184]~250_combout\ & (((!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[184]~250_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[184]~320_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[184]~320_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\fsm|Mod2|auto_generated|divider|divider|StageOut[184]~250_combout\ & !\fsm|Mod2|auto_generated|divider|divider|StageOut[184]~320_combout\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[184]~250_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[184]~320_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X68_Y33_N12
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[185]~319_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[185]~249_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[185]~319_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[185]~249_combout\)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[185]~319_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[185]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[185]~319_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[185]~249_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCCOMB_X68_Y33_N14
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[186]~318_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[186]~248_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[186]~318_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[186]~248_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[186]~318_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[186]~248_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[186]~318_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[186]~248_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~11\);

-- Location: LCCOMB_X68_Y33_N16
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[187]~317_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[187]~247_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[187]~317_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[187]~247_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[187]~317_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[187]~247_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[187]~317_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[187]~247_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~11\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~13\);

-- Location: LCCOMB_X68_Y33_N18
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[188]~316_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[188]~246_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[188]~316_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[188]~246_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[188]~316_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[188]~246_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[188]~316_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[188]~246_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~13\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~15\);

-- Location: LCCOMB_X68_Y33_N20
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[189]~245_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[189]~315_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[189]~245_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[189]~315_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[189]~245_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[189]~315_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[189]~245_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[189]~315_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~15\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~17\);

-- Location: LCCOMB_X68_Y33_N22
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[190]~244_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[190]~314_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[190]~244_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[190]~314_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[190]~244_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[190]~314_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[190]~244_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[190]~314_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~17\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~19\);

-- Location: LCCOMB_X68_Y33_N24
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[191]~313_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[191]~243_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[191]~313_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[191]~243_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[191]~313_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[191]~243_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[191]~313_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[191]~243_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~19\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~21\);

-- Location: LCCOMB_X68_Y33_N26
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[192]~242_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[192]~312_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[192]~242_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[192]~312_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[192]~242_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[192]~312_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[192]~242_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[192]~312_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~21\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~23\);

-- Location: LCCOMB_X68_Y33_N28
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ = \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~23\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\);

-- Location: LCCOMB_X67_Y34_N2
\fsm|Mod2|auto_generated|divider|divider|StageOut[208]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[208]~323_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[192]~312_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[192]~312_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[208]~323_combout\);

-- Location: LCCOMB_X67_Y33_N24
\fsm|Mod2|auto_generated|divider|divider|StageOut[208]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[208]~263_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[208]~263_combout\);

-- Location: LCCOMB_X68_Y31_N28
\fsm|Mod2|auto_generated|divider|divider|StageOut[207]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[207]~324_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[191]~313_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[191]~313_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[207]~324_combout\);

-- Location: LCCOMB_X65_Y33_N28
\fsm|Mod2|auto_generated|divider|divider|StageOut[207]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[207]~264_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[207]~264_combout\);

-- Location: LCCOMB_X68_Y31_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[206]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[206]~325_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[190]~314_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[190]~314_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[206]~325_combout\);

-- Location: LCCOMB_X65_Y33_N6
\fsm|Mod2|auto_generated|divider|divider|StageOut[206]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[206]~265_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[206]~265_combout\);

-- Location: LCCOMB_X67_Y33_N26
\fsm|Mod2|auto_generated|divider|divider|StageOut[205]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[205]~326_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[189]~315_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[189]~315_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[205]~326_combout\);

-- Location: LCCOMB_X68_Y33_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[205]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[205]~266_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[205]~266_combout\);

-- Location: LCCOMB_X67_Y33_N12
\fsm|Mod2|auto_generated|divider|divider|StageOut[204]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[204]~327_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[188]~316_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[188]~316_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[204]~327_combout\);

-- Location: LCCOMB_X68_Y33_N2
\fsm|Mod2|auto_generated|divider|divider|StageOut[204]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[204]~267_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[204]~267_combout\);

-- Location: LCCOMB_X68_Y33_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[203]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[203]~268_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[203]~268_combout\);

-- Location: LCCOMB_X69_Y33_N26
\fsm|Mod2|auto_generated|divider|divider|StageOut[203]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[203]~328_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[187]~317_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[187]~317_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[203]~328_combout\);

-- Location: LCCOMB_X65_Y33_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[202]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[202]~269_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[202]~269_combout\);

-- Location: LCCOMB_X69_Y33_N24
\fsm|Mod2|auto_generated|divider|divider|StageOut[202]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[202]~329_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[186]~318_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[186]~318_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[202]~329_combout\);

-- Location: LCCOMB_X67_Y33_N2
\fsm|Mod2|auto_generated|divider|divider|StageOut[201]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[201]~330_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[185]~319_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[185]~319_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[201]~330_combout\);

-- Location: LCCOMB_X67_Y33_N18
\fsm|Mod2|auto_generated|divider|divider|StageOut[201]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[201]~270_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[201]~270_combout\);

-- Location: LCCOMB_X67_Y33_N20
\fsm|Mod2|auto_generated|divider|divider|StageOut[200]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[200]~331_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[184]~320_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[184]~320_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[200]~331_combout\);

-- Location: LCCOMB_X67_Y33_N28
\fsm|Mod2|auto_generated|divider|divider|StageOut[200]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[200]~271_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[200]~271_combout\);

-- Location: LCCOMB_X67_Y33_N22
\fsm|Mod2|auto_generated|divider|divider|StageOut[199]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[199]~272_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[199]~272_combout\);

-- Location: LCCOMB_X67_Y33_N14
\fsm|Mod2|auto_generated|divider|divider|StageOut[199]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[199]~332_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[183]~321_combout\) # 
-- ((!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[183]~321_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[199]~332_combout\);

-- Location: LCCOMB_X67_Y34_N20
\fsm|Mod2|auto_generated|divider|divider|StageOut[198]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[198]~257_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[198]~257_combout\);

-- Location: LCCOMB_X67_Y34_N24
\fsm|Mod2|auto_generated|divider|divider|StageOut[198]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[198]~322_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[182]~342_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[182]~342_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[198]~322_combout\);

-- Location: LCCOMB_X69_Y33_N12
\fsm|Mod2|auto_generated|divider|divider|StageOut[197]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[197]~258_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[197]~258_combout\);

-- Location: LCCOMB_X69_Y33_N6
\fsm|Mod2|auto_generated|divider|divider|StageOut[197]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[197]~343_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (\fsm|Add9~6_combout\)) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add9~6_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[197]~343_combout\);

-- Location: LCCOMB_X65_Y33_N16
\fsm|Mod2|auto_generated|divider|divider|StageOut[196]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[196]~259_combout\ = (\fsm|Add9~4_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add9~4_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[196]~259_combout\);

-- Location: LCCOMB_X65_Y33_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[180]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[180]~260_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Add9~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Add9~4_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[180]~260_combout\);

-- Location: LCCOMB_X65_Y33_N4
\fsm|Mod2|auto_generated|divider|divider|StageOut[180]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[180]~261_combout\ = (!\fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \fsm|Add9~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \fsm|Add9~4_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[180]~261_combout\);

-- Location: LCCOMB_X65_Y33_N8
\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[180]~260_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[180]~261_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[180]~260_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[180]~261_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\);

-- Location: LCCOMB_X65_Y33_N10
\fsm|Mod2|auto_generated|divider|divider|StageOut[196]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[196]~262_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[196]~262_combout\);

-- Location: LCCOMB_X66_Y33_N0
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ = (((\fsm|Mod2|auto_generated|divider|divider|StageOut[196]~259_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[196]~262_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[196]~259_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[196]~262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[196]~259_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[196]~262_combout\,
	datad => VCC,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~1\);

-- Location: LCCOMB_X66_Y33_N2
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[197]~258_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[197]~343_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[197]~258_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[197]~343_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[197]~258_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[197]~343_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[197]~258_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[197]~343_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~1\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~3\);

-- Location: LCCOMB_X66_Y33_N4
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[198]~257_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[198]~322_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[198]~257_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[198]~322_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[198]~257_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[198]~322_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[198]~257_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[198]~322_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~3\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~5\);

-- Location: LCCOMB_X66_Y33_N6
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[199]~272_combout\ & (((!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)))) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[199]~272_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[199]~332_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[199]~332_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~5\) # (GND)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ = CARRY(((!\fsm|Mod2|auto_generated|divider|divider|StageOut[199]~272_combout\ & !\fsm|Mod2|auto_generated|divider|divider|StageOut[199]~332_combout\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[199]~272_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[199]~332_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~5\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~7\);

-- Location: LCCOMB_X66_Y33_N8
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[200]~331_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[200]~271_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[200]~331_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[200]~271_combout\)))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[200]~331_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[200]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[200]~331_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[200]~271_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~7\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~9\);

-- Location: LCCOMB_X66_Y33_N10
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[201]~330_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[201]~270_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[201]~330_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[201]~270_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[201]~330_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[201]~270_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[201]~330_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[201]~270_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~9\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~11\);

-- Location: LCCOMB_X66_Y33_N12
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[202]~269_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[202]~329_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[202]~269_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[202]~329_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[202]~269_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[202]~329_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[202]~269_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[202]~329_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~11\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~13\);

-- Location: LCCOMB_X66_Y33_N14
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[203]~268_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[203]~328_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[203]~268_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[203]~328_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[203]~268_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[203]~328_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[203]~268_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[203]~328_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~13\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~15\);

-- Location: LCCOMB_X66_Y33_N16
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[204]~327_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[204]~267_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[204]~327_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[204]~267_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[204]~327_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[204]~267_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[204]~327_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[204]~267_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~15\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~17\);

-- Location: LCCOMB_X66_Y33_N18
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[205]~326_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[205]~266_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[205]~326_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[205]~266_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[205]~326_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[205]~266_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[205]~326_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[205]~266_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~17\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~19\);

-- Location: LCCOMB_X66_Y33_N20
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ & ((((\fsm|Mod2|auto_generated|divider|divider|StageOut[206]~325_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[206]~265_combout\))))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[206]~325_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[206]~265_combout\) # (GND))))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[206]~325_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[206]~265_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[206]~325_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[206]~265_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~19\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~21\);

-- Location: LCCOMB_X66_Y33_N22
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[207]~324_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[207]~264_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[207]~324_combout\ & 
-- (!\fsm|Mod2|auto_generated|divider|divider|StageOut[207]~264_combout\)))
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ = CARRY((!\fsm|Mod2|auto_generated|divider|divider|StageOut[207]~324_combout\ & (!\fsm|Mod2|auto_generated|divider|divider|StageOut[207]~264_combout\ & 
-- !\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[207]~324_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[207]~264_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~21\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~23\);

-- Location: LCCOMB_X66_Y33_N24
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[208]~323_combout\) # ((\fsm|Mod2|auto_generated|divider|divider|StageOut[208]~263_combout\) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[208]~323_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[208]~263_combout\,
	datad => VCC,
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~23\,
	cout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\);

-- Location: LCCOMB_X66_Y33_N26
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ = !\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~25_cout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\);

-- Location: LCCOMB_X65_Y33_N12
\fsm|Mod2|auto_generated|divider|divider|StageOut[218]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[218]~285_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[202]~269_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[202]~329_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[202]~269_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[202]~329_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[218]~285_combout\);

-- Location: LCCOMB_X67_Y33_N8
\fsm|Mod2|auto_generated|divider|divider|StageOut[217]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[217]~286_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[201]~270_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[201]~330_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[201]~270_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[201]~330_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[217]~286_combout\);

-- Location: LCCOMB_X67_Y33_N0
\fsm|Mod2|auto_generated|divider|divider|StageOut[216]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[216]~279_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[200]~271_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[200]~331_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[200]~271_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[200]~331_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[216]~279_combout\);

-- Location: LCCOMB_X67_Y33_N6
\fsm|Mod2|auto_generated|divider|divider|StageOut[215]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[215]~280_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[199]~332_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[199]~272_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[199]~332_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[199]~272_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[215]~280_combout\);

-- Location: LCCOMB_X67_Y34_N10
\fsm|Mod2|auto_generated|divider|divider|StageOut[214]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[214]~273_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[198]~322_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[198]~257_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[198]~322_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[198]~257_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[214]~273_combout\);

-- Location: LCCOMB_X69_Y33_N14
\fsm|Mod2|auto_generated|divider|divider|StageOut[213]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[213]~274_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[197]~258_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[197]~343_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[197]~258_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[197]~343_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[213]~274_combout\);

-- Location: LCCOMB_X65_Y33_N14
\fsm|Mod2|auto_generated|divider|divider|StageOut[212]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[212]~275_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[196]~262_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[196]~259_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[196]~262_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[196]~259_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[212]~275_combout\);

-- Location: LCCOMB_X65_Y33_N26
\fsm|Mod2|auto_generated|divider|divider|StageOut[195]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[195]~277_combout\ = (\fsm|Add9~2_combout\ & !\fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add9~2_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[195]~277_combout\);

-- Location: LCCOMB_X65_Y33_N24
\fsm|Mod2|auto_generated|divider|divider|StageOut[195]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[195]~276_combout\ = (\fsm|Add9~2_combout\ & \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add9~2_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[195]~276_combout\);

-- Location: LCCOMB_X65_Y33_N2
\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\ = (\fsm|Mod2|auto_generated|divider|divider|StageOut[195]~277_combout\) # (\fsm|Mod2|auto_generated|divider|divider|StageOut[195]~276_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[195]~277_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[195]~276_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\);

-- Location: LCCOMB_X65_Y33_N20
\fsm|Mod2|auto_generated|divider|divider|StageOut[211]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[211]~278_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Add9~2_combout\)) # 
-- (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add9~2_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[211]~278_combout\);

-- Location: LCCOMB_X66_Y37_N2
\fsm|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~2_combout\ = (\fsm|Add10~1\ & (\fsm|Add11~26_combout\ $ ((!\fsm|Mod2|auto_generated|divider|divider|StageOut[211]~278_combout\)))) # (!\fsm|Add10~1\ & ((\fsm|Add11~26_combout\ $ 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[211]~278_combout\)) # (GND)))
-- \fsm|Add10~3\ = CARRY((\fsm|Add11~26_combout\ $ (!\fsm|Mod2|auto_generated|divider|divider|StageOut[211]~278_combout\)) # (!\fsm|Add10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[211]~278_combout\,
	datad => VCC,
	cin => \fsm|Add10~1\,
	combout => \fsm|Add10~2_combout\,
	cout => \fsm|Add10~3\);

-- Location: LCCOMB_X66_Y37_N4
\fsm|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~4_combout\ = (\fsm|Add10~3\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[212]~275_combout\ $ (\fsm|Add11~26_combout\)))) # (!\fsm|Add10~3\ & (\fsm|Mod2|auto_generated|divider|divider|StageOut[212]~275_combout\ $ (\fsm|Add11~26_combout\ 
-- $ (VCC))))
-- \fsm|Add10~5\ = CARRY((!\fsm|Add10~3\ & (\fsm|Mod2|auto_generated|divider|divider|StageOut[212]~275_combout\ $ (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[212]~275_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add10~3\,
	combout => \fsm|Add10~4_combout\,
	cout => \fsm|Add10~5\);

-- Location: LCCOMB_X66_Y37_N6
\fsm|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~6_combout\ = (\fsm|Add10~5\ & (\fsm|Add11~26_combout\ $ ((!\fsm|Mod2|auto_generated|divider|divider|StageOut[213]~274_combout\)))) # (!\fsm|Add10~5\ & ((\fsm|Add11~26_combout\ $ 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[213]~274_combout\)) # (GND)))
-- \fsm|Add10~7\ = CARRY((\fsm|Add11~26_combout\ $ (!\fsm|Mod2|auto_generated|divider|divider|StageOut[213]~274_combout\)) # (!\fsm|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[213]~274_combout\,
	datad => VCC,
	cin => \fsm|Add10~5\,
	combout => \fsm|Add10~6_combout\,
	cout => \fsm|Add10~7\);

-- Location: LCCOMB_X66_Y37_N8
\fsm|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~8_combout\ = (\fsm|Add10~7\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[214]~273_combout\ $ (\fsm|Add11~26_combout\)))) # (!\fsm|Add10~7\ & (\fsm|Mod2|auto_generated|divider|divider|StageOut[214]~273_combout\ $ (\fsm|Add11~26_combout\ 
-- $ (VCC))))
-- \fsm|Add10~9\ = CARRY((!\fsm|Add10~7\ & (\fsm|Mod2|auto_generated|divider|divider|StageOut[214]~273_combout\ $ (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[214]~273_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add10~7\,
	combout => \fsm|Add10~8_combout\,
	cout => \fsm|Add10~9\);

-- Location: LCCOMB_X66_Y37_N10
\fsm|Add10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~10_combout\ = (\fsm|Add10~9\ & (\fsm|Mod2|auto_generated|divider|divider|StageOut[215]~280_combout\ $ ((!\fsm|Add11~26_combout\)))) # (!\fsm|Add10~9\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[215]~280_combout\ $ 
-- (\fsm|Add11~26_combout\)) # (GND)))
-- \fsm|Add10~11\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[215]~280_combout\ $ (!\fsm|Add11~26_combout\)) # (!\fsm|Add10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[215]~280_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add10~9\,
	combout => \fsm|Add10~10_combout\,
	cout => \fsm|Add10~11\);

-- Location: LCCOMB_X66_Y37_N12
\fsm|Add10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~12_combout\ = (\fsm|Add10~11\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[216]~279_combout\ $ (\fsm|Add11~26_combout\)))) # (!\fsm|Add10~11\ & (\fsm|Mod2|auto_generated|divider|divider|StageOut[216]~279_combout\ $ 
-- (\fsm|Add11~26_combout\ $ (VCC))))
-- \fsm|Add10~13\ = CARRY((!\fsm|Add10~11\ & (\fsm|Mod2|auto_generated|divider|divider|StageOut[216]~279_combout\ $ (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[216]~279_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add10~11\,
	combout => \fsm|Add10~12_combout\,
	cout => \fsm|Add10~13\);

-- Location: LCCOMB_X66_Y37_N14
\fsm|Add10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~14_combout\ = (\fsm|Add10~13\ & (\fsm|Add11~26_combout\ $ ((!\fsm|Mod2|auto_generated|divider|divider|StageOut[217]~286_combout\)))) # (!\fsm|Add10~13\ & ((\fsm|Add11~26_combout\ $ 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[217]~286_combout\)) # (GND)))
-- \fsm|Add10~15\ = CARRY((\fsm|Add11~26_combout\ $ (!\fsm|Mod2|auto_generated|divider|divider|StageOut[217]~286_combout\)) # (!\fsm|Add10~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[217]~286_combout\,
	datad => VCC,
	cin => \fsm|Add10~13\,
	combout => \fsm|Add10~14_combout\,
	cout => \fsm|Add10~15\);

-- Location: LCCOMB_X66_Y37_N16
\fsm|Add10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~16_combout\ = (\fsm|Add10~15\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[218]~285_combout\ $ (\fsm|Add11~26_combout\)))) # (!\fsm|Add10~15\ & (\fsm|Mod2|auto_generated|divider|divider|StageOut[218]~285_combout\ $ 
-- (\fsm|Add11~26_combout\ $ (VCC))))
-- \fsm|Add10~17\ = CARRY((!\fsm|Add10~15\ & (\fsm|Mod2|auto_generated|divider|divider|StageOut[218]~285_combout\ $ (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[218]~285_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add10~15\,
	combout => \fsm|Add10~16_combout\,
	cout => \fsm|Add10~17\);

-- Location: LCCOMB_X63_Y40_N18
\fsm|centimo[8]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[8]~65_combout\ = (\fsm|LessThan3~1_combout\ & ((\fsm|comb_proc~2_combout\) # ((\fsm|Add11~16_combout\)))) # (!\fsm|LessThan3~1_combout\ & (!\fsm|comb_proc~2_combout\ & ((\fsm|Add10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan3~1_combout\,
	datab => \fsm|comb_proc~2_combout\,
	datac => \fsm|Add11~16_combout\,
	datad => \fsm|Add10~16_combout\,
	combout => \fsm|centimo[8]~65_combout\);

-- Location: LCCOMB_X63_Y40_N16
\fsm|centimo[8]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[8]~66_combout\ = (\fsm|comb_proc~2_combout\ & ((\fsm|centimo[8]~65_combout\ & (\fsm|Add8~14_combout\)) # (!\fsm|centimo[8]~65_combout\ & ((\fsm|Add7~16_combout\))))) # (!\fsm|comb_proc~2_combout\ & (((\fsm|centimo[8]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~14_combout\,
	datab => \fsm|comb_proc~2_combout\,
	datac => \fsm|Add7~16_combout\,
	datad => \fsm|centimo[8]~65_combout\,
	combout => \fsm|centimo[8]~66_combout\);

-- Location: LCCOMB_X63_Y43_N14
\fsm|centimo[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[10]~1_combout\ = (((!\fsm|Equal1~0_combout\ & !\fsm|Equal2~0_combout\)) # (!\fsm|s_currentState.LEVANTAMENTO~q\)) # (!\fsm|s_produto~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_produto~2_combout\,
	datab => \fsm|Equal1~0_combout\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|Equal2~0_combout\,
	combout => \fsm|centimo[10]~1_combout\);

-- Location: LCCOMB_X63_Y40_N0
\fsm|centimo[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[10]~6_combout\ = (\fsm|centimo[10]~1_combout\ & (\fsm|s_currentState.LEVANTAMENTO~q\)) # (!\fsm|centimo[10]~1_combout\ & ((!\fsm|LessThan3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|centimo[10]~1_combout\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|LessThan3~1_combout\,
	combout => \fsm|centimo[10]~6_combout\);

-- Location: LCCOMB_X63_Y43_N4
\fsm|centimo[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[10]~7_combout\ = (\fsm|centimo[10]~1_combout\ & (((\fsm|s_produto~2_combout\ & !\fsm|centimo[10]~5_combout\)) # (!\fsm|centimo[10]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_produto~2_combout\,
	datab => \fsm|centimo[10]~6_combout\,
	datac => \fsm|centimo[10]~5_combout\,
	datad => \fsm|centimo[10]~1_combout\,
	combout => \fsm|centimo[10]~7_combout\);

-- Location: LCCOMB_X63_Y40_N2
\fsm|centimo[8]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[8]~68_combout\ = (\fsm|centimo[10]~6_combout\ & (((\fsm|centimo[8]~66_combout\ & \fsm|centimo[10]~7_combout\)))) # (!\fsm|centimo[10]~6_combout\ & ((\fsm|centimo[8]~67_combout\) # ((!\fsm|centimo[10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[8]~67_combout\,
	datab => \fsm|centimo[8]~66_combout\,
	datac => \fsm|centimo[10]~6_combout\,
	datad => \fsm|centimo[10]~7_combout\,
	combout => \fsm|centimo[8]~68_combout\);

-- Location: LCCOMB_X66_Y44_N28
\fsm|centimo[8]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[8]~69_combout\ = (\fsm|centimo[8]~68_combout\ & (((\fsm|Add5~14_combout\) # (\fsm|centimo[10]~1_combout\)))) # (!\fsm|centimo[8]~68_combout\ & (\fsm|Add4~16_combout\ & ((!\fsm|centimo[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add4~16_combout\,
	datab => \fsm|centimo[8]~68_combout\,
	datac => \fsm|Add5~14_combout\,
	datad => \fsm|centimo[10]~1_combout\,
	combout => \fsm|centimo[8]~69_combout\);

-- Location: LCCOMB_X66_Y44_N4
\fsm|centimo[8]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[8]~72_combout\ = (\fsm|comb_proc~3_combout\ & (!\fsm|centimo[9]~71_combout\ & (\fsm|centimo[8]~70_combout\))) # (!\fsm|comb_proc~3_combout\ & (((\fsm|centimo[8]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[9]~71_combout\,
	datab => \fsm|centimo[8]~70_combout\,
	datac => \fsm|comb_proc~3_combout\,
	datad => \fsm|centimo[8]~69_combout\,
	combout => \fsm|centimo[8]~72_combout\);

-- Location: LCCOMB_X69_Y33_N8
\fsm|Mod2|auto_generated|divider|divider|StageOut[219]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[219]~284_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[203]~328_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[203]~268_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[203]~328_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[203]~268_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[219]~284_combout\);

-- Location: LCCOMB_X66_Y37_N18
\fsm|Add10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~18_combout\ = (\fsm|Add10~17\ & (\fsm|Mod2|auto_generated|divider|divider|StageOut[219]~284_combout\ $ ((!\fsm|Add11~26_combout\)))) # (!\fsm|Add10~17\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[219]~284_combout\ $ 
-- (\fsm|Add11~26_combout\)) # (GND)))
-- \fsm|Add10~19\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[219]~284_combout\ $ (!\fsm|Add11~26_combout\)) # (!\fsm|Add10~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[219]~284_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add10~17\,
	combout => \fsm|Add10~18_combout\,
	cout => \fsm|Add10~19\);

-- Location: LCCOMB_X63_Y40_N12
\fsm|centimo[9]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[9]~73_combout\ = (\fsm|LessThan3~1_combout\ & (((\fsm|Add11~18_combout\) # (\fsm|comb_proc~2_combout\)))) # (!\fsm|LessThan3~1_combout\ & (\fsm|Add10~18_combout\ & ((!\fsm|comb_proc~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan3~1_combout\,
	datab => \fsm|Add10~18_combout\,
	datac => \fsm|Add11~18_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|centimo[9]~73_combout\);

-- Location: LCCOMB_X59_Y37_N0
\fsm|Mod1|auto_generated|divider|divider|StageOut[219]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[219]~284_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[203]~268_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[203]~328_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[203]~268_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[203]~328_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[219]~284_combout\);

-- Location: LCCOMB_X60_Y39_N18
\fsm|Add7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~18_combout\ = (\fsm|Add7~17\ & (\fsm|Mod1|auto_generated|divider|divider|StageOut[219]~284_combout\ $ ((!\fsm|Add8~24_combout\)))) # (!\fsm|Add7~17\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[219]~284_combout\ $ 
-- (\fsm|Add8~24_combout\)) # (GND)))
-- \fsm|Add7~19\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[219]~284_combout\ $ (!\fsm|Add8~24_combout\)) # (!\fsm|Add7~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[219]~284_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add7~17\,
	combout => \fsm|Add7~18_combout\,
	cout => \fsm|Add7~19\);

-- Location: LCCOMB_X63_Y40_N6
\fsm|centimo[9]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[9]~74_combout\ = (\fsm|centimo[9]~73_combout\ & ((\fsm|Add8~16_combout\) # ((!\fsm|comb_proc~2_combout\)))) # (!\fsm|centimo[9]~73_combout\ & (((\fsm|Add7~18_combout\ & \fsm|comb_proc~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[9]~73_combout\,
	datab => \fsm|Add8~16_combout\,
	datac => \fsm|Add7~18_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|centimo[9]~74_combout\);

-- Location: LCCOMB_X63_Y42_N18
\fsm|centimo[9]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[9]~75_combout\ = (\fsm|LessThan0~4_combout\ & (((\fsm|s_currentState.FREEZE~q\)))) # (!\fsm|LessThan0~4_combout\ & ((\fsm|s_currentState.PAY~q\ & (\fsm|Add0~18_combout\)) # (!\fsm|s_currentState.PAY~q\ & ((\fsm|s_currentState.FREEZE~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add0~18_combout\,
	datab => \fsm|LessThan0~4_combout\,
	datac => \fsm|s_currentState.PAY~q\,
	datad => \fsm|s_currentState.FREEZE~q\,
	combout => \fsm|centimo[9]~75_combout\);

-- Location: LCCOMB_X63_Y42_N8
\fsm|centimo[9]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[9]~76_combout\ = (\fsm|centimo[10]~7_combout\ & ((\fsm|centimo[10]~6_combout\ & (\fsm|centimo[9]~74_combout\)) # (!\fsm|centimo[10]~6_combout\ & ((\fsm|centimo[9]~75_combout\))))) # (!\fsm|centimo[10]~7_combout\ & 
-- (((!\fsm|centimo[10]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[10]~7_combout\,
	datab => \fsm|centimo[9]~74_combout\,
	datac => \fsm|centimo[10]~6_combout\,
	datad => \fsm|centimo[9]~75_combout\,
	combout => \fsm|centimo[9]~76_combout\);

-- Location: LCCOMB_X55_Y41_N0
\fsm|Mod0|auto_generated|divider|divider|StageOut[219]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[219]~284_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[203]~328_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[203]~268_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[203]~328_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[203]~268_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[219]~284_combout\);

-- Location: LCCOMB_X58_Y42_N18
\fsm|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~18_combout\ = (\fsm|Add4~17\ & (\fsm|Add5~24_combout\ $ ((!\fsm|Mod0|auto_generated|divider|divider|StageOut[219]~284_combout\)))) # (!\fsm|Add4~17\ & ((\fsm|Add5~24_combout\ $ 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[219]~284_combout\)) # (GND)))
-- \fsm|Add4~19\ = CARRY((\fsm|Add5~24_combout\ $ (!\fsm|Mod0|auto_generated|divider|divider|StageOut[219]~284_combout\)) # (!\fsm|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[219]~284_combout\,
	datad => VCC,
	cin => \fsm|Add4~17\,
	combout => \fsm|Add4~18_combout\,
	cout => \fsm|Add4~19\);

-- Location: LCCOMB_X63_Y45_N20
\fsm|centimo[9]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[9]~77_combout\ = (\fsm|centimo[9]~76_combout\ & (((\fsm|Add5~16_combout\) # (\fsm|centimo[10]~1_combout\)))) # (!\fsm|centimo[9]~76_combout\ & (\fsm|Add4~18_combout\ & ((!\fsm|centimo[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[9]~76_combout\,
	datab => \fsm|Add4~18_combout\,
	datac => \fsm|Add5~16_combout\,
	datad => \fsm|centimo[10]~1_combout\,
	combout => \fsm|centimo[9]~77_combout\);

-- Location: LCCOMB_X66_Y44_N2
\fsm|centimo[9]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[9]~78_combout\ = (\fsm|comb_proc~15_combout\ & (\fsm|Add1~18_combout\)) # (!\fsm|comb_proc~15_combout\ & ((\fsm|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add1~18_combout\,
	datac => \fsm|comb_proc~15_combout\,
	datad => \fsm|Add2~16_combout\,
	combout => \fsm|centimo[9]~78_combout\);

-- Location: LCCOMB_X66_Y44_N24
\fsm|centimo[9]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[9]~79_combout\ = (\fsm|comb_proc~3_combout\ & (!\fsm|centimo[9]~71_combout\ & ((\fsm|centimo[9]~78_combout\)))) # (!\fsm|comb_proc~3_combout\ & (((\fsm|centimo[9]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[9]~71_combout\,
	datab => \fsm|centimo[9]~77_combout\,
	datac => \fsm|comb_proc~3_combout\,
	datad => \fsm|centimo[9]~78_combout\,
	combout => \fsm|centimo[9]~79_combout\);

-- Location: LCCOMB_X63_Y44_N24
\fsm|centimo[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[12]~38_combout\ = (\fsm|comb_proc~15_combout\ & !\fsm|Add1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|comb_proc~15_combout\,
	datad => \fsm|Add1~26_combout\,
	combout => \fsm|centimo[12]~38_combout\);

-- Location: LCCOMB_X63_Y44_N6
\fsm|centimo[12]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[12]~57_combout\ = (!\fsm|comb_proc~15_combout\ & (\fsm|comb_proc~12_combout\ & !\fsm|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~15_combout\,
	datac => \fsm|comb_proc~12_combout\,
	datad => \fsm|Add2~24_combout\,
	combout => \fsm|centimo[12]~57_combout\);

-- Location: LCCOMB_X63_Y44_N0
\fsm|centimo[12]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[12]~58_combout\ = (\fsm|Add1~24_combout\ & ((\fsm|centimo[12]~38_combout\) # ((\fsm|Add2~22_combout\ & \fsm|centimo[12]~57_combout\)))) # (!\fsm|Add1~24_combout\ & (((\fsm|Add2~22_combout\ & \fsm|centimo[12]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add1~24_combout\,
	datab => \fsm|centimo[12]~38_combout\,
	datac => \fsm|Add2~22_combout\,
	datad => \fsm|centimo[12]~57_combout\,
	combout => \fsm|centimo[12]~58_combout\);

-- Location: LCCOMB_X63_Y42_N6
\fsm|centimo[12]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[12]~61_combout\ = (\fsm|s_currentState.PAY~q\ & (!\fsm|Add0~26_combout\ & (\fsm|Add0~24_combout\))) # (!\fsm|s_currentState.PAY~q\ & (((\fsm|s_currentState.FREEZE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add0~26_combout\,
	datab => \fsm|Add0~24_combout\,
	datac => \fsm|s_currentState.PAY~q\,
	datad => \fsm|s_currentState.FREEZE~q\,
	combout => \fsm|centimo[12]~61_combout\);

-- Location: LCCOMB_X59_Y35_N30
\fsm|Mod1|auto_generated|divider|divider|StageOut[222]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[222]~281_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[206]~325_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[206]~265_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[206]~325_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[206]~265_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[222]~281_combout\);

-- Location: LCCOMB_X60_Y35_N26
\fsm|Mod1|auto_generated|divider|divider|StageOut[221]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[221]~282_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[205]~266_combout\) # 
-- ((\fsm|Mod1|auto_generated|divider|divider|StageOut[205]~326_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[205]~266_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[205]~326_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[221]~282_combout\);

-- Location: LCCOMB_X60_Y36_N26
\fsm|Mod1|auto_generated|divider|divider|StageOut[220]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[220]~283_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[204]~267_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[204]~327_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[204]~267_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[204]~327_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[220]~283_combout\);

-- Location: LCCOMB_X60_Y39_N20
\fsm|Add7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~20_combout\ = (\fsm|Add7~19\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[220]~283_combout\ $ (\fsm|Add8~24_combout\)))) # (!\fsm|Add7~19\ & (\fsm|Mod1|auto_generated|divider|divider|StageOut[220]~283_combout\ $ (\fsm|Add8~24_combout\ $ 
-- (VCC))))
-- \fsm|Add7~21\ = CARRY((!\fsm|Add7~19\ & (\fsm|Mod1|auto_generated|divider|divider|StageOut[220]~283_combout\ $ (\fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[220]~283_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add7~19\,
	combout => \fsm|Add7~20_combout\,
	cout => \fsm|Add7~21\);

-- Location: LCCOMB_X60_Y39_N22
\fsm|Add7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~22_combout\ = (\fsm|Add7~21\ & (\fsm|Add8~24_combout\ $ ((!\fsm|Mod1|auto_generated|divider|divider|StageOut[221]~282_combout\)))) # (!\fsm|Add7~21\ & ((\fsm|Add8~24_combout\ $ 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[221]~282_combout\)) # (GND)))
-- \fsm|Add7~23\ = CARRY((\fsm|Add8~24_combout\ $ (!\fsm|Mod1|auto_generated|divider|divider|StageOut[221]~282_combout\)) # (!\fsm|Add7~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|StageOut[221]~282_combout\,
	datad => VCC,
	cin => \fsm|Add7~21\,
	combout => \fsm|Add7~22_combout\,
	cout => \fsm|Add7~23\);

-- Location: LCCOMB_X60_Y39_N24
\fsm|Add7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~24_combout\ = (\fsm|Add7~23\ & ((\fsm|Mod1|auto_generated|divider|divider|StageOut[222]~281_combout\ $ (\fsm|Add8~24_combout\)))) # (!\fsm|Add7~23\ & (\fsm|Mod1|auto_generated|divider|divider|StageOut[222]~281_combout\ $ (\fsm|Add8~24_combout\ $ 
-- (VCC))))
-- \fsm|Add7~25\ = CARRY((!\fsm|Add7~23\ & (\fsm|Mod1|auto_generated|divider|divider|StageOut[222]~281_combout\ $ (\fsm|Add8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[222]~281_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add7~23\,
	combout => \fsm|Add7~24_combout\,
	cout => \fsm|Add7~25\);

-- Location: LCCOMB_X65_Y33_N18
\fsm|Mod2|auto_generated|divider|divider|StageOut[222]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[222]~281_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[206]~325_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[206]~265_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[206]~325_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[206]~265_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[222]~281_combout\);

-- Location: LCCOMB_X66_Y33_N28
\fsm|Mod2|auto_generated|divider|divider|StageOut[221]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[221]~282_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod2|auto_generated|divider|divider|StageOut[205]~266_combout\) # 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[205]~326_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[205]~266_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[205]~326_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[221]~282_combout\);

-- Location: LCCOMB_X66_Y33_N30
\fsm|Mod2|auto_generated|divider|divider|StageOut[220]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[220]~283_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[204]~327_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[204]~267_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[204]~327_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|StageOut[204]~267_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[220]~283_combout\);

-- Location: LCCOMB_X66_Y37_N20
\fsm|Add10~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~20_combout\ = (\fsm|Add10~19\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[220]~283_combout\ $ (\fsm|Add11~26_combout\)))) # (!\fsm|Add10~19\ & (\fsm|Mod2|auto_generated|divider|divider|StageOut[220]~283_combout\ $ 
-- (\fsm|Add11~26_combout\ $ (VCC))))
-- \fsm|Add10~21\ = CARRY((!\fsm|Add10~19\ & (\fsm|Mod2|auto_generated|divider|divider|StageOut[220]~283_combout\ $ (\fsm|Add11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[220]~283_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add10~19\,
	combout => \fsm|Add10~20_combout\,
	cout => \fsm|Add10~21\);

-- Location: LCCOMB_X66_Y37_N22
\fsm|Add10~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~22_combout\ = (\fsm|Add10~21\ & (\fsm|Mod2|auto_generated|divider|divider|StageOut[221]~282_combout\ $ ((!\fsm|Add11~26_combout\)))) # (!\fsm|Add10~21\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[221]~282_combout\ $ 
-- (\fsm|Add11~26_combout\)) # (GND)))
-- \fsm|Add10~23\ = CARRY((\fsm|Mod2|auto_generated|divider|divider|StageOut[221]~282_combout\ $ (!\fsm|Add11~26_combout\)) # (!\fsm|Add10~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[221]~282_combout\,
	datab => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add10~21\,
	combout => \fsm|Add10~22_combout\,
	cout => \fsm|Add10~23\);

-- Location: LCCOMB_X66_Y37_N24
\fsm|Add10~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~24_combout\ = (\fsm|Add10~23\ & ((\fsm|Add11~26_combout\ $ (\fsm|Mod2|auto_generated|divider|divider|StageOut[222]~281_combout\)))) # (!\fsm|Add10~23\ & (\fsm|Add11~26_combout\ $ 
-- (\fsm|Mod2|auto_generated|divider|divider|StageOut[222]~281_combout\ $ (VCC))))
-- \fsm|Add10~25\ = CARRY((!\fsm|Add10~23\ & (\fsm|Add11~26_combout\ $ (\fsm|Mod2|auto_generated|divider|divider|StageOut[222]~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[222]~281_combout\,
	datad => VCC,
	cin => \fsm|Add10~23\,
	combout => \fsm|Add10~24_combout\,
	cout => \fsm|Add10~25\);

-- Location: LCCOMB_X63_Y41_N28
\fsm|centimo[12]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[12]~59_combout\ = (\fsm|LessThan3~1_combout\ & (((\fsm|Add11~24_combout\) # (\fsm|comb_proc~2_combout\)))) # (!\fsm|LessThan3~1_combout\ & (\fsm|Add10~24_combout\ & ((!\fsm|comb_proc~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add10~24_combout\,
	datab => \fsm|LessThan3~1_combout\,
	datac => \fsm|Add11~24_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|centimo[12]~59_combout\);

-- Location: LCCOMB_X62_Y41_N30
\fsm|centimo[12]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[12]~60_combout\ = (\fsm|comb_proc~2_combout\ & ((\fsm|centimo[12]~59_combout\ & ((\fsm|Add8~22_combout\))) # (!\fsm|centimo[12]~59_combout\ & (\fsm|Add7~24_combout\)))) # (!\fsm|comb_proc~2_combout\ & (((\fsm|centimo[12]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~2_combout\,
	datab => \fsm|Add7~24_combout\,
	datac => \fsm|Add8~22_combout\,
	datad => \fsm|centimo[12]~59_combout\,
	combout => \fsm|centimo[12]~60_combout\);

-- Location: LCCOMB_X63_Y41_N22
\fsm|centimo[12]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[12]~62_combout\ = (\fsm|centimo[10]~7_combout\ & ((\fsm|centimo[10]~6_combout\ & ((\fsm|centimo[12]~60_combout\))) # (!\fsm|centimo[10]~6_combout\ & (\fsm|centimo[12]~61_combout\)))) # (!\fsm|centimo[10]~7_combout\ & 
-- (((!\fsm|centimo[10]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[12]~61_combout\,
	datab => \fsm|centimo[10]~7_combout\,
	datac => \fsm|centimo[10]~6_combout\,
	datad => \fsm|centimo[12]~60_combout\,
	combout => \fsm|centimo[12]~62_combout\);

-- Location: LCCOMB_X55_Y42_N0
\fsm|Mod0|auto_generated|divider|divider|StageOut[222]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[222]~281_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[206]~265_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[206]~325_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[206]~265_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[206]~325_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[222]~281_combout\);

-- Location: LCCOMB_X56_Y42_N20
\fsm|Mod0|auto_generated|divider|divider|StageOut[221]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[221]~282_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[205]~326_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[205]~266_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[205]~326_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[205]~266_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[221]~282_combout\);

-- Location: LCCOMB_X56_Y42_N10
\fsm|Mod0|auto_generated|divider|divider|StageOut[220]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[220]~283_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod0|auto_generated|divider|divider|StageOut[204]~327_combout\) # 
-- ((\fsm|Mod0|auto_generated|divider|divider|StageOut[204]~267_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|StageOut[204]~327_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|StageOut[204]~267_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[220]~283_combout\);

-- Location: LCCOMB_X58_Y42_N20
\fsm|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~20_combout\ = (\fsm|Add4~19\ & ((\fsm|Add5~24_combout\ $ (\fsm|Mod0|auto_generated|divider|divider|StageOut[220]~283_combout\)))) # (!\fsm|Add4~19\ & (\fsm|Add5~24_combout\ $ (\fsm|Mod0|auto_generated|divider|divider|StageOut[220]~283_combout\ $ 
-- (VCC))))
-- \fsm|Add4~21\ = CARRY((!\fsm|Add4~19\ & (\fsm|Add5~24_combout\ $ (\fsm|Mod0|auto_generated|divider|divider|StageOut[220]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[220]~283_combout\,
	datad => VCC,
	cin => \fsm|Add4~19\,
	combout => \fsm|Add4~20_combout\,
	cout => \fsm|Add4~21\);

-- Location: LCCOMB_X58_Y42_N22
\fsm|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~22_combout\ = (\fsm|Add4~21\ & (\fsm|Add5~24_combout\ $ ((!\fsm|Mod0|auto_generated|divider|divider|StageOut[221]~282_combout\)))) # (!\fsm|Add4~21\ & ((\fsm|Add5~24_combout\ $ 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[221]~282_combout\)) # (GND)))
-- \fsm|Add4~23\ = CARRY((\fsm|Add5~24_combout\ $ (!\fsm|Mod0|auto_generated|divider|divider|StageOut[221]~282_combout\)) # (!\fsm|Add4~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[221]~282_combout\,
	datad => VCC,
	cin => \fsm|Add4~21\,
	combout => \fsm|Add4~22_combout\,
	cout => \fsm|Add4~23\);

-- Location: LCCOMB_X58_Y42_N24
\fsm|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~24_combout\ = (\fsm|Add4~23\ & ((\fsm|Add5~24_combout\ $ (\fsm|Mod0|auto_generated|divider|divider|StageOut[222]~281_combout\)))) # (!\fsm|Add4~23\ & (\fsm|Add5~24_combout\ $ (\fsm|Mod0|auto_generated|divider|divider|StageOut[222]~281_combout\ $ 
-- (VCC))))
-- \fsm|Add4~25\ = CARRY((!\fsm|Add4~23\ & (\fsm|Add5~24_combout\ $ (\fsm|Mod0|auto_generated|divider|divider|StageOut[222]~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[222]~281_combout\,
	datad => VCC,
	cin => \fsm|Add4~23\,
	combout => \fsm|Add4~24_combout\,
	cout => \fsm|Add4~25\);

-- Location: LCCOMB_X63_Y41_N20
\fsm|centimo[12]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[12]~63_combout\ = (\fsm|centimo[12]~62_combout\ & ((\fsm|Add5~22_combout\) # ((\fsm|centimo[10]~1_combout\)))) # (!\fsm|centimo[12]~62_combout\ & (((!\fsm|centimo[10]~1_combout\ & \fsm|Add4~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[12]~62_combout\,
	datab => \fsm|Add5~22_combout\,
	datac => \fsm|centimo[10]~1_combout\,
	datad => \fsm|Add4~24_combout\,
	combout => \fsm|centimo[12]~63_combout\);

-- Location: LCCOMB_X63_Y41_N30
\fsm|centimo[12]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[12]~64_combout\ = (\fsm|comb_proc~3_combout\ & (\fsm|centimo[12]~58_combout\)) # (!\fsm|comb_proc~3_combout\ & ((\fsm|centimo[12]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~3_combout\,
	datac => \fsm|centimo[12]~58_combout\,
	datad => \fsm|centimo[12]~63_combout\,
	combout => \fsm|centimo[12]~64_combout\);

-- Location: LCCOMB_X63_Y44_N8
\fsm|centimo[10]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[10]~87_combout\ = (\fsm|centimo[12]~57_combout\ & ((\fsm|Add2~18_combout\) # ((\fsm|Add1~20_combout\ & \fsm|centimo[12]~38_combout\)))) # (!\fsm|centimo[12]~57_combout\ & (\fsm|Add1~20_combout\ & ((\fsm|centimo[12]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[12]~57_combout\,
	datab => \fsm|Add1~20_combout\,
	datac => \fsm|Add2~18_combout\,
	datad => \fsm|centimo[12]~38_combout\,
	combout => \fsm|centimo[10]~87_combout\);

-- Location: LCCOMB_X63_Y41_N18
\fsm|centimo[10]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[10]~88_combout\ = (\fsm|LessThan3~1_combout\ & (((\fsm|Add11~20_combout\) # (\fsm|comb_proc~2_combout\)))) # (!\fsm|LessThan3~1_combout\ & (\fsm|Add10~20_combout\ & ((!\fsm|comb_proc~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add10~20_combout\,
	datab => \fsm|LessThan3~1_combout\,
	datac => \fsm|Add11~20_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|centimo[10]~88_combout\);

-- Location: LCCOMB_X63_Y41_N12
\fsm|centimo[10]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[10]~89_combout\ = (\fsm|comb_proc~2_combout\ & ((\fsm|centimo[10]~88_combout\ & (\fsm|Add8~18_combout\)) # (!\fsm|centimo[10]~88_combout\ & ((\fsm|Add7~20_combout\))))) # (!\fsm|comb_proc~2_combout\ & (((\fsm|centimo[10]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~18_combout\,
	datab => \fsm|comb_proc~2_combout\,
	datac => \fsm|Add7~20_combout\,
	datad => \fsm|centimo[10]~88_combout\,
	combout => \fsm|centimo[10]~89_combout\);

-- Location: LCCOMB_X63_Y42_N16
\fsm|centimo[10]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[10]~90_combout\ = (\fsm|LessThan0~4_combout\ & (((\fsm|s_currentState.FREEZE~q\)))) # (!\fsm|LessThan0~4_combout\ & ((\fsm|s_currentState.PAY~q\ & (\fsm|Add0~20_combout\)) # (!\fsm|s_currentState.PAY~q\ & ((\fsm|s_currentState.FREEZE~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan0~4_combout\,
	datab => \fsm|Add0~20_combout\,
	datac => \fsm|s_currentState.PAY~q\,
	datad => \fsm|s_currentState.FREEZE~q\,
	combout => \fsm|centimo[10]~90_combout\);

-- Location: LCCOMB_X63_Y41_N14
\fsm|centimo[10]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[10]~91_combout\ = (\fsm|centimo[10]~7_combout\ & ((\fsm|centimo[10]~6_combout\ & (\fsm|centimo[10]~89_combout\)) # (!\fsm|centimo[10]~6_combout\ & ((\fsm|centimo[10]~90_combout\))))) # (!\fsm|centimo[10]~7_combout\ & 
-- (((!\fsm|centimo[10]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[10]~89_combout\,
	datab => \fsm|centimo[10]~7_combout\,
	datac => \fsm|centimo[10]~6_combout\,
	datad => \fsm|centimo[10]~90_combout\,
	combout => \fsm|centimo[10]~91_combout\);

-- Location: LCCOMB_X63_Y41_N8
\fsm|centimo[10]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[10]~92_combout\ = (\fsm|centimo[10]~91_combout\ & ((\fsm|Add5~18_combout\) # ((\fsm|centimo[10]~1_combout\)))) # (!\fsm|centimo[10]~91_combout\ & (((!\fsm|centimo[10]~1_combout\ & \fsm|Add4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~18_combout\,
	datab => \fsm|centimo[10]~91_combout\,
	datac => \fsm|centimo[10]~1_combout\,
	datad => \fsm|Add4~20_combout\,
	combout => \fsm|centimo[10]~92_combout\);

-- Location: LCCOMB_X63_Y41_N6
\fsm|centimo[10]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[10]~93_combout\ = (\fsm|comb_proc~3_combout\ & (\fsm|centimo[10]~87_combout\)) # (!\fsm|comb_proc~3_combout\ & ((\fsm|centimo[10]~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[10]~87_combout\,
	datac => \fsm|centimo[10]~92_combout\,
	datad => \fsm|comb_proc~3_combout\,
	combout => \fsm|centimo[10]~93_combout\);

-- Location: LCCOMB_X63_Y40_N24
\fsm|centimo[7]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[7]~94_combout\ = (\fsm|comb_proc~2_combout\ & (((\fsm|LessThan3~1_combout\)))) # (!\fsm|comb_proc~2_combout\ & ((\fsm|LessThan3~1_combout\ & (\fsm|Add11~14_combout\)) # (!\fsm|LessThan3~1_combout\ & ((\fsm|Add10~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~14_combout\,
	datab => \fsm|comb_proc~2_combout\,
	datac => \fsm|Add10~14_combout\,
	datad => \fsm|LessThan3~1_combout\,
	combout => \fsm|centimo[7]~94_combout\);

-- Location: LCCOMB_X63_Y40_N22
\fsm|centimo[7]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[7]~95_combout\ = (\fsm|comb_proc~2_combout\ & ((\fsm|centimo[7]~94_combout\ & ((\fsm|Add8~12_combout\))) # (!\fsm|centimo[7]~94_combout\ & (\fsm|Add7~14_combout\)))) # (!\fsm|comb_proc~2_combout\ & (((\fsm|centimo[7]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add7~14_combout\,
	datab => \fsm|comb_proc~2_combout\,
	datac => \fsm|Add8~12_combout\,
	datad => \fsm|centimo[7]~94_combout\,
	combout => \fsm|centimo[7]~95_combout\);

-- Location: LCCOMB_X63_Y42_N2
\fsm|centimo[7]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[7]~96_combout\ = (\fsm|LessThan0~4_combout\ & (((\fsm|s_currentState.FREEZE~q\)))) # (!\fsm|LessThan0~4_combout\ & ((\fsm|s_currentState.PAY~q\ & (\fsm|Add0~14_combout\)) # (!\fsm|s_currentState.PAY~q\ & ((\fsm|s_currentState.FREEZE~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan0~4_combout\,
	datab => \fsm|Add0~14_combout\,
	datac => \fsm|s_currentState.PAY~q\,
	datad => \fsm|s_currentState.FREEZE~q\,
	combout => \fsm|centimo[7]~96_combout\);

-- Location: LCCOMB_X63_Y40_N20
\fsm|centimo[7]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[7]~97_combout\ = (\fsm|centimo[10]~6_combout\ & (\fsm|centimo[7]~95_combout\ & ((\fsm|centimo[10]~7_combout\)))) # (!\fsm|centimo[10]~6_combout\ & (((\fsm|centimo[7]~96_combout\) # (!\fsm|centimo[10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[7]~95_combout\,
	datab => \fsm|centimo[7]~96_combout\,
	datac => \fsm|centimo[10]~6_combout\,
	datad => \fsm|centimo[10]~7_combout\,
	combout => \fsm|centimo[7]~97_combout\);

-- Location: LCCOMB_X63_Y40_N10
\fsm|centimo[7]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[7]~98_combout\ = (\fsm|centimo[7]~97_combout\ & ((\fsm|Add5~12_combout\) # ((\fsm|centimo[10]~1_combout\)))) # (!\fsm|centimo[7]~97_combout\ & (((!\fsm|centimo[10]~1_combout\ & \fsm|Add4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~12_combout\,
	datab => \fsm|centimo[7]~97_combout\,
	datac => \fsm|centimo[10]~1_combout\,
	datad => \fsm|Add4~14_combout\,
	combout => \fsm|centimo[7]~98_combout\);

-- Location: LCCOMB_X63_Y44_N10
\fsm|centimo[7]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[7]~99_combout\ = (\fsm|comb_proc~15_combout\ & ((\fsm|Add1~14_combout\))) # (!\fsm|comb_proc~15_combout\ & (\fsm|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~15_combout\,
	datab => \fsm|Add2~12_combout\,
	datac => \fsm|Add1~14_combout\,
	combout => \fsm|centimo[7]~99_combout\);

-- Location: LCCOMB_X66_Y44_N26
\fsm|centimo[7]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[7]~100_combout\ = (\fsm|comb_proc~3_combout\ & (!\fsm|centimo[9]~71_combout\ & ((\fsm|centimo[7]~99_combout\)))) # (!\fsm|comb_proc~3_combout\ & (((\fsm|centimo[7]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[9]~71_combout\,
	datab => \fsm|centimo[7]~98_combout\,
	datac => \fsm|comb_proc~3_combout\,
	datad => \fsm|centimo[7]~99_combout\,
	combout => \fsm|centimo[7]~100_combout\);

-- Location: LCCOMB_X63_Y41_N24
\fsm|centimo[11]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[11]~81_combout\ = (\fsm|LessThan3~1_combout\ & ((\fsm|Add11~22_combout\) # ((\fsm|comb_proc~2_combout\)))) # (!\fsm|LessThan3~1_combout\ & (((\fsm|Add10~22_combout\ & !\fsm|comb_proc~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~22_combout\,
	datab => \fsm|LessThan3~1_combout\,
	datac => \fsm|Add10~22_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|centimo[11]~81_combout\);

-- Location: LCCOMB_X63_Y41_N10
\fsm|centimo[11]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[11]~82_combout\ = (\fsm|comb_proc~2_combout\ & ((\fsm|centimo[11]~81_combout\ & (\fsm|Add8~20_combout\)) # (!\fsm|centimo[11]~81_combout\ & ((\fsm|Add7~22_combout\))))) # (!\fsm|comb_proc~2_combout\ & (((\fsm|centimo[11]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~20_combout\,
	datab => \fsm|comb_proc~2_combout\,
	datac => \fsm|Add7~22_combout\,
	datad => \fsm|centimo[11]~81_combout\,
	combout => \fsm|centimo[11]~82_combout\);

-- Location: LCCOMB_X63_Y42_N26
\fsm|centimo[11]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[11]~83_combout\ = (\fsm|s_currentState.PAY~q\ & (\fsm|Add0~22_combout\ & ((!\fsm|Add0~26_combout\)))) # (!\fsm|s_currentState.PAY~q\ & (((\fsm|s_currentState.FREEZE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add0~22_combout\,
	datab => \fsm|s_currentState.FREEZE~q\,
	datac => \fsm|s_currentState.PAY~q\,
	datad => \fsm|Add0~26_combout\,
	combout => \fsm|centimo[11]~83_combout\);

-- Location: LCCOMB_X63_Y41_N16
\fsm|centimo[11]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[11]~84_combout\ = (\fsm|centimo[10]~7_combout\ & ((\fsm|centimo[10]~6_combout\ & (\fsm|centimo[11]~82_combout\)) # (!\fsm|centimo[10]~6_combout\ & ((\fsm|centimo[11]~83_combout\))))) # (!\fsm|centimo[10]~7_combout\ & 
-- (((!\fsm|centimo[10]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[11]~82_combout\,
	datab => \fsm|centimo[10]~7_combout\,
	datac => \fsm|centimo[10]~6_combout\,
	datad => \fsm|centimo[11]~83_combout\,
	combout => \fsm|centimo[11]~84_combout\);

-- Location: LCCOMB_X63_Y41_N26
\fsm|centimo[11]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[11]~85_combout\ = (\fsm|centimo[10]~1_combout\ & (((\fsm|centimo[11]~84_combout\)))) # (!\fsm|centimo[10]~1_combout\ & ((\fsm|centimo[11]~84_combout\ & ((\fsm|Add5~20_combout\))) # (!\fsm|centimo[11]~84_combout\ & (\fsm|Add4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add4~22_combout\,
	datab => \fsm|Add5~20_combout\,
	datac => \fsm|centimo[10]~1_combout\,
	datad => \fsm|centimo[11]~84_combout\,
	combout => \fsm|centimo[11]~85_combout\);

-- Location: LCCOMB_X63_Y44_N14
\fsm|centimo[11]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[11]~80_combout\ = (\fsm|centimo[12]~57_combout\ & ((\fsm|Add2~20_combout\) # ((\fsm|Add1~22_combout\ & \fsm|centimo[12]~38_combout\)))) # (!\fsm|centimo[12]~57_combout\ & (\fsm|Add1~22_combout\ & ((\fsm|centimo[12]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[12]~57_combout\,
	datab => \fsm|Add1~22_combout\,
	datac => \fsm|Add2~20_combout\,
	datad => \fsm|centimo[12]~38_combout\,
	combout => \fsm|centimo[11]~80_combout\);

-- Location: LCCOMB_X63_Y41_N4
\fsm|centimo[11]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[11]~86_combout\ = (\fsm|comb_proc~3_combout\ & ((\fsm|centimo[11]~80_combout\))) # (!\fsm|comb_proc~3_combout\ & (\fsm|centimo[11]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~3_combout\,
	datac => \fsm|centimo[11]~85_combout\,
	datad => \fsm|centimo[11]~80_combout\,
	combout => \fsm|centimo[11]~86_combout\);

-- Location: LCCOMB_X65_Y41_N26
\fsm|s_display_euro~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_euro~5_combout\ = (!\fsm|s_display_centimos~7_combout\ & ((\fsm|Add5~24_combout\ & ((\fsm|Div0|auto_generated|divider|op_1~14_combout\))) # (!\fsm|Add5~24_combout\ & 
-- (!\fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \fsm|Div0|auto_generated|divider|op_1~14_combout\,
	datad => \fsm|s_display_centimos~7_combout\,
	combout => \fsm|s_display_euro~5_combout\);

-- Location: LCCOMB_X65_Y40_N30
\fsm|s_display_euro~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_euro~7_combout\ = (!\fsm|comb_proc~2_combout\ & ((\fsm|Add11~26_combout\ & (\fsm|Div2|auto_generated|divider|op_1~14_combout\)) # (!\fsm|Add11~26_combout\ & 
-- ((!\fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Div2|auto_generated|divider|op_1~14_combout\,
	datac => \fsm|comb_proc~2_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \fsm|s_display_euro~7_combout\);

-- Location: LCCOMB_X66_Y43_N22
\fsm|s_display_euro~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_euro~6_combout\ = (\fsm|comb_proc~2_combout\ & ((\fsm|Add8~24_combout\ & ((\fsm|Div1|auto_generated|divider|op_1~14_combout\))) # (!\fsm|Add8~24_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \fsm|Add8~24_combout\,
	datac => \fsm|Div1|auto_generated|divider|op_1~14_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|s_display_euro~6_combout\);

-- Location: LCCOMB_X65_Y43_N2
\fsm|s_display_euro~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_euro~8_combout\ = (\fsm|s_display_euro~5_combout\) # ((\fsm|s_display_centimos~7_combout\ & ((\fsm|s_display_euro~7_combout\) # (\fsm|s_display_euro~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_display_centimos~7_combout\,
	datab => \fsm|s_display_euro~5_combout\,
	datac => \fsm|s_display_euro~7_combout\,
	datad => \fsm|s_display_euro~6_combout\,
	combout => \fsm|s_display_euro~8_combout\);

-- Location: LCCOMB_X65_Y43_N4
\fsm|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector20~0_combout\ = (\fsm|s_currentState.FREEZE~q\) # ((\fsm|Selector27~0_combout\ & \fsm|s_display_euro~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Selector27~0_combout\,
	datac => \fsm|s_currentState.FREEZE~q\,
	datad => \fsm|s_display_euro~8_combout\,
	combout => \fsm|Selector20~0_combout\);

-- Location: LCCOMB_X66_Y43_N24
\fsm|s_display_euro~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_euro~2_combout\ = (\fsm|comb_proc~2_combout\ & ((\fsm|Add8~24_combout\ & ((\fsm|Div1|auto_generated|divider|op_1~0_combout\))) # (!\fsm|Add8~24_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|comb_proc~2_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|op_1~0_combout\,
	combout => \fsm|s_display_euro~2_combout\);

-- Location: LCCOMB_X65_Y40_N24
\fsm|s_display_euro~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_euro~3_combout\ = (!\fsm|comb_proc~2_combout\ & ((\fsm|Add11~26_combout\ & ((\fsm|Div2|auto_generated|divider|op_1~0_combout\))) # (!\fsm|Add11~26_combout\ & 
-- (!\fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~2_combout\,
	datab => \fsm|Add11~26_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datad => \fsm|Div2|auto_generated|divider|op_1~0_combout\,
	combout => \fsm|s_display_euro~3_combout\);

-- Location: LCCOMB_X65_Y41_N28
\fsm|s_display_euro~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_euro~1_combout\ = (!\fsm|s_display_centimos~7_combout\ & ((\fsm|Add5~24_combout\ & (\fsm|Div0|auto_generated|divider|op_1~0_combout\)) # (!\fsm|Add5~24_combout\ & 
-- ((!\fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_display_centimos~7_combout\,
	datab => \fsm|Div0|auto_generated|divider|op_1~0_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	combout => \fsm|s_display_euro~1_combout\);

-- Location: LCCOMB_X65_Y43_N26
\fsm|s_display_euro~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_euro~4_combout\ = (\fsm|s_display_euro~1_combout\) # ((\fsm|s_display_centimos~7_combout\ & ((\fsm|s_display_euro~2_combout\) # (\fsm|s_display_euro~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_display_centimos~7_combout\,
	datab => \fsm|s_display_euro~2_combout\,
	datac => \fsm|s_display_euro~3_combout\,
	datad => \fsm|s_display_euro~1_combout\,
	combout => \fsm|s_display_euro~4_combout\);

-- Location: LCCOMB_X65_Y43_N0
\fsm|euro[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[0]~30_combout\ = (!\debsw4|s_pulsedOut~q\ & ((\fsm|s_currentState.FREEZE~q\) # ((\fsm|s_display_euro~4_combout\ & \fsm|Selector27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|s_currentState.FREEZE~q\,
	datac => \fsm|s_display_euro~4_combout\,
	datad => \fsm|Selector27~0_combout\,
	combout => \fsm|euro[0]~30_combout\);

-- Location: LCCOMB_X55_Y42_N2
\fsm|Mod0|auto_generated|divider|divider|StageOut[223]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod0|auto_generated|divider|divider|StageOut[223]~287_combout\ = (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod0|auto_generated|divider|divider|StageOut[207]~324_combout\) # 
-- (\fsm|Mod0|auto_generated|divider|divider|StageOut[207]~264_combout\)))) # (!\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[207]~324_combout\,
	datac => \fsm|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \fsm|Mod0|auto_generated|divider|divider|StageOut[207]~264_combout\,
	combout => \fsm|Mod0|auto_generated|divider|divider|StageOut[223]~287_combout\);

-- Location: LCCOMB_X58_Y42_N26
\fsm|Add4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~27_cout\ = CARRY((\fsm|Add5~24_combout\ $ (!\fsm|Mod0|auto_generated|divider|divider|StageOut[223]~287_combout\)) # (!\fsm|Add4~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~24_combout\,
	datab => \fsm|Mod0|auto_generated|divider|divider|StageOut[223]~287_combout\,
	datad => VCC,
	cin => \fsm|Add4~25\,
	cout => \fsm|Add4~27_cout\);

-- Location: LCCOMB_X58_Y42_N28
\fsm|Add4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~29_cout\ = CARRY((\fsm|Add5~24_combout\ & !\fsm|Add4~27_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add5~24_combout\,
	datad => VCC,
	cin => \fsm|Add4~27_cout\,
	cout => \fsm|Add4~29_cout\);

-- Location: LCCOMB_X58_Y42_N30
\fsm|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add4~30_combout\ = \fsm|Add4~29_cout\ $ (\fsm|Add5~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fsm|Add5~24_combout\,
	cin => \fsm|Add4~29_cout\,
	combout => \fsm|Add4~30_combout\);

-- Location: LCCOMB_X60_Y36_N8
\fsm|Mod1|auto_generated|divider|divider|StageOut[223]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod1|auto_generated|divider|divider|StageOut[223]~287_combout\ = (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod1|auto_generated|divider|divider|StageOut[207]~264_combout\) # 
-- (\fsm|Mod1|auto_generated|divider|divider|StageOut[207]~324_combout\)))) # (!\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (\fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\,
	datab => \fsm|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \fsm|Mod1|auto_generated|divider|divider|StageOut[207]~264_combout\,
	datad => \fsm|Mod1|auto_generated|divider|divider|StageOut[207]~324_combout\,
	combout => \fsm|Mod1|auto_generated|divider|divider|StageOut[223]~287_combout\);

-- Location: LCCOMB_X60_Y39_N26
\fsm|Add7~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~27_cout\ = CARRY((\fsm|Mod1|auto_generated|divider|divider|StageOut[223]~287_combout\ $ (!\fsm|Add8~24_combout\)) # (!\fsm|Add7~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod1|auto_generated|divider|divider|StageOut[223]~287_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add7~25\,
	cout => \fsm|Add7~27_cout\);

-- Location: LCCOMB_X60_Y39_N28
\fsm|Add7~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~29_cout\ = CARRY((\fsm|Add8~24_combout\ & !\fsm|Add7~27_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add8~24_combout\,
	datad => VCC,
	cin => \fsm|Add7~27_cout\,
	cout => \fsm|Add7~29_cout\);

-- Location: LCCOMB_X60_Y39_N30
\fsm|Add7~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add7~30_combout\ = \fsm|Add8~24_combout\ $ (\fsm|Add7~29_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add8~24_combout\,
	cin => \fsm|Add7~29_cout\,
	combout => \fsm|Add7~30_combout\);

-- Location: LCCOMB_X65_Y33_N22
\fsm|Mod2|auto_generated|divider|divider|StageOut[223]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Mod2|auto_generated|divider|divider|StageOut[223]~287_combout\ = (\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\fsm|Mod2|auto_generated|divider|divider|StageOut[207]~324_combout\) # 
-- ((\fsm|Mod2|auto_generated|divider|divider|StageOut[207]~264_combout\)))) # (!\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & (((\fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Mod2|auto_generated|divider|divider|StageOut[207]~324_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\,
	datac => \fsm|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \fsm|Mod2|auto_generated|divider|divider|StageOut[207]~264_combout\,
	combout => \fsm|Mod2|auto_generated|divider|divider|StageOut[223]~287_combout\);

-- Location: LCCOMB_X66_Y37_N26
\fsm|Add10~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~27_cout\ = CARRY((\fsm|Add11~26_combout\ $ (!\fsm|Mod2|auto_generated|divider|divider|StageOut[223]~287_combout\)) # (!\fsm|Add10~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|Mod2|auto_generated|divider|divider|StageOut[223]~287_combout\,
	datad => VCC,
	cin => \fsm|Add10~25\,
	cout => \fsm|Add10~27_cout\);

-- Location: LCCOMB_X66_Y37_N28
\fsm|Add10~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~29_cout\ = CARRY((\fsm|Add11~26_combout\ & !\fsm|Add10~27_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datad => VCC,
	cin => \fsm|Add10~27_cout\,
	cout => \fsm|Add10~29_cout\);

-- Location: LCCOMB_X66_Y37_N30
\fsm|Add10~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Add10~30_combout\ = \fsm|Add10~29_cout\ $ (\fsm|Add11~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fsm|Add11~26_combout\,
	cin => \fsm|Add10~29_cout\,
	combout => \fsm|Add10~30_combout\);

-- Location: LCCOMB_X66_Y42_N24
\fsm|centimo[13]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[13]~101_combout\ = (\fsm|LessThan3~1_combout\ & (((\fsm|Add11~26_combout\) # (\fsm|comb_proc~2_combout\)))) # (!\fsm|LessThan3~1_combout\ & (\fsm|Add10~30_combout\ & ((!\fsm|comb_proc~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add10~30_combout\,
	datab => \fsm|Add11~26_combout\,
	datac => \fsm|LessThan3~1_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|centimo[13]~101_combout\);

-- Location: LCCOMB_X66_Y42_N14
\fsm|centimo[13]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[13]~102_combout\ = (\fsm|comb_proc~2_combout\ & ((\fsm|centimo[13]~101_combout\ & (\fsm|Add8~24_combout\)) # (!\fsm|centimo[13]~101_combout\ & ((\fsm|Add7~30_combout\))))) # (!\fsm|comb_proc~2_combout\ & (((\fsm|centimo[13]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~24_combout\,
	datab => \fsm|comb_proc~2_combout\,
	datac => \fsm|Add7~30_combout\,
	datad => \fsm|centimo[13]~101_combout\,
	combout => \fsm|centimo[13]~102_combout\);

-- Location: LCCOMB_X65_Y42_N24
\fsm|centimo[13]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[13]~103_combout\ = (\fsm|centimo[10]~6_combout\ & (((\fsm|centimo[13]~102_combout\ & \fsm|centimo[10]~7_combout\)))) # (!\fsm|centimo[10]~6_combout\ & ((\fsm|s_currentState.FREEZE~q\) # ((!\fsm|centimo[10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_currentState.FREEZE~q\,
	datab => \fsm|centimo[10]~6_combout\,
	datac => \fsm|centimo[13]~102_combout\,
	datad => \fsm|centimo[10]~7_combout\,
	combout => \fsm|centimo[13]~103_combout\);

-- Location: LCCOMB_X65_Y42_N30
\fsm|centimo[13]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[13]~104_combout\ = (\fsm|centimo[10]~1_combout\ & (((\fsm|centimo[13]~103_combout\)))) # (!\fsm|centimo[10]~1_combout\ & ((\fsm|centimo[13]~103_combout\ & ((\fsm|Add5~24_combout\))) # (!\fsm|centimo[13]~103_combout\ & 
-- (\fsm|Add4~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[10]~1_combout\,
	datab => \fsm|Add4~30_combout\,
	datac => \fsm|Add5~24_combout\,
	datad => \fsm|centimo[13]~103_combout\,
	combout => \fsm|centimo[13]~104_combout\);

-- Location: LCCOMB_X66_Y44_N20
\fsm|centimo[13]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[13]~105_combout\ = (!\fsm|comb_proc~3_combout\ & (!\debsw4|s_pulsedOut~q\ & \fsm|centimo[13]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~3_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|centimo[13]~104_combout\,
	combout => \fsm|centimo[13]~105_combout\);

-- Location: LCCOMB_X72_Y43_N24
\toBCD|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~6_combout\ = (\fsm|Selector20~0_combout\ & (!\debsw4|s_pulsedOut~q\ & (\fsm|euro[0]~30_combout\ & \fsm|centimo[13]~105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Selector20~0_combout\,
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|euro[0]~30_combout\,
	datad => \fsm|centimo[13]~105_combout\,
	combout => \toBCD|process_0~6_combout\);

-- Location: LCCOMB_X72_Y43_N18
\toBCD|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~7_combout\ = (\fsm|centimo[10]~93_combout\ & (\fsm|centimo[7]~100_combout\ & (\fsm|centimo[11]~86_combout\ & \toBCD|process_0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[10]~93_combout\,
	datab => \fsm|centimo[7]~100_combout\,
	datac => \fsm|centimo[11]~86_combout\,
	datad => \toBCD|process_0~6_combout\,
	combout => \toBCD|process_0~7_combout\);

-- Location: LCCOMB_X72_Y43_N8
\toBCD|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~8_combout\ = (\fsm|centimo[8]~72_combout\ & (\fsm|centimo[9]~79_combout\ & (\fsm|centimo[12]~64_combout\ & \toBCD|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[8]~72_combout\,
	datab => \fsm|centimo[9]~79_combout\,
	datac => \fsm|centimo[12]~64_combout\,
	datad => \toBCD|process_0~7_combout\,
	combout => \toBCD|process_0~8_combout\);

-- Location: LCCOMB_X66_Y44_N12
\fsm|centimo[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[1]~35_combout\ = (!\fsm|Add1~26_combout\ & (\fsm|Add1~2_combout\ & \fsm|comb_proc~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add1~26_combout\,
	datab => \fsm|Add1~2_combout\,
	datac => \fsm|comb_proc~15_combout\,
	combout => \fsm|centimo[1]~35_combout\);

-- Location: LCCOMB_X63_Y40_N26
\fsm|centimo[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[1]~29_combout\ = (\fsm|LessThan3~1_combout\ & (((\fsm|comb_proc~2_combout\)))) # (!\fsm|LessThan3~1_combout\ & ((\fsm|comb_proc~2_combout\ & (\fsm|Add7~2_combout\)) # (!\fsm|comb_proc~2_combout\ & ((\fsm|Add10~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan3~1_combout\,
	datab => \fsm|Add7~2_combout\,
	datac => \fsm|Add10~2_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|centimo[1]~29_combout\);

-- Location: LCCOMB_X63_Y40_N28
\fsm|centimo[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[1]~30_combout\ = (\fsm|centimo[1]~29_combout\ & (((\fsm|Add8~0_combout\) # (!\fsm|LessThan3~1_combout\)))) # (!\fsm|centimo[1]~29_combout\ & (\fsm|Add11~2_combout\ & ((\fsm|LessThan3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~2_combout\,
	datab => \fsm|Add8~0_combout\,
	datac => \fsm|centimo[1]~29_combout\,
	datad => \fsm|LessThan3~1_combout\,
	combout => \fsm|centimo[1]~30_combout\);

-- Location: LCCOMB_X63_Y42_N28
\fsm|centimo[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[1]~31_combout\ = (\fsm|s_currentState.PAY~q\ & (\fsm|Add0~2_combout\ & ((!\fsm|LessThan0~4_combout\)))) # (!\fsm|s_currentState.PAY~q\ & (((!\fsm|s_currentState.CAPPU~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add0~2_combout\,
	datab => \fsm|s_currentState.PAY~q\,
	datac => \fsm|s_currentState.CAPPU~q\,
	datad => \fsm|LessThan0~4_combout\,
	combout => \fsm|centimo[1]~31_combout\);

-- Location: LCCOMB_X63_Y42_N10
\fsm|centimo[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[1]~32_combout\ = (\fsm|centimo[10]~7_combout\ & ((\fsm|centimo[10]~6_combout\ & (\fsm|centimo[1]~30_combout\)) # (!\fsm|centimo[10]~6_combout\ & ((\fsm|centimo[1]~31_combout\))))) # (!\fsm|centimo[10]~7_combout\ & 
-- (((!\fsm|centimo[10]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[10]~7_combout\,
	datab => \fsm|centimo[1]~30_combout\,
	datac => \fsm|centimo[10]~6_combout\,
	datad => \fsm|centimo[1]~31_combout\,
	combout => \fsm|centimo[1]~32_combout\);

-- Location: LCCOMB_X63_Y42_N4
\fsm|centimo[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[1]~33_combout\ = (\fsm|centimo[10]~1_combout\ & (((\fsm|centimo[1]~32_combout\)))) # (!\fsm|centimo[10]~1_combout\ & ((\fsm|centimo[1]~32_combout\ & (\fsm|Add5~0_combout\)) # (!\fsm|centimo[1]~32_combout\ & ((\fsm|Add4~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~0_combout\,
	datab => \fsm|Add4~2_combout\,
	datac => \fsm|centimo[10]~1_combout\,
	datad => \fsm|centimo[1]~32_combout\,
	combout => \fsm|centimo[1]~33_combout\);

-- Location: LCCOMB_X65_Y44_N22
\fsm|centimo[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[1]~34_combout\ = (!\fsm|comb_proc~15_combout\ & (((!\fsm|Add2~24_combout\ & \valorAcc|Registo_N|dataOut\(1))) # (!\fsm|comb_proc~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~15_combout\,
	datab => \fsm|Add2~24_combout\,
	datac => \valorAcc|Registo_N|dataOut\(1),
	datad => \fsm|comb_proc~12_combout\,
	combout => \fsm|centimo[1]~34_combout\);

-- Location: LCCOMB_X66_Y44_N10
\fsm|centimo[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[1]~36_combout\ = (\fsm|comb_proc~3_combout\ & ((\fsm|centimo[1]~35_combout\) # ((\fsm|centimo[1]~34_combout\)))) # (!\fsm|comb_proc~3_combout\ & (((\fsm|centimo[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[1]~35_combout\,
	datab => \fsm|centimo[1]~33_combout\,
	datac => \fsm|comb_proc~3_combout\,
	datad => \fsm|centimo[1]~34_combout\,
	combout => \fsm|centimo[1]~36_combout\);

-- Location: LCCOMB_X66_Y43_N26
\fsm|Div1|auto_generated|divider|quotient[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|quotient[1]~2_combout\ = (\fsm|Add8~24_combout\ & ((\fsm|Div1|auto_generated|divider|op_1~2_combout\))) # (!\fsm|Add8~24_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add8~24_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \fsm|Div1|auto_generated|divider|op_1~2_combout\,
	combout => \fsm|Div1|auto_generated|divider|quotient[1]~2_combout\);

-- Location: LCCOMB_X58_Y43_N8
\fsm|s_display_euro~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_euro~0_combout\ = (\fsm|LessThan3~1_combout\) # ((!\fsm|Equal4~0_combout\) # (!\fsm|s_produto~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan3~1_combout\,
	datab => \fsm|s_produto~2_combout\,
	datad => \fsm|Equal4~0_combout\,
	combout => \fsm|s_display_euro~0_combout\);

-- Location: LCCOMB_X65_Y40_N0
\fsm|euro[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[1]~14_combout\ = (!\fsm|s_display_euro~0_combout\ & ((\fsm|Add11~26_combout\ & (\fsm|Div2|auto_generated|divider|op_1~2_combout\)) # (!\fsm|Add11~26_combout\ & ((!\fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~26_combout\,
	datab => \fsm|s_display_euro~0_combout\,
	datac => \fsm|Div2|auto_generated|divider|op_1~2_combout\,
	datad => \fsm|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \fsm|euro[1]~14_combout\);

-- Location: LCCOMB_X63_Y43_N10
\fsm|euro[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[5]~31_combout\ = (\fsm|s_currentState.LEVANTAMENTO~q\ & (((\fsm|s_produto~2_combout\ & \fsm|Equal3~0_combout\)) # (!\fsm|s_display_centimos~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_produto~2_combout\,
	datab => \fsm|Equal3~0_combout\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|s_display_centimos~7_combout\,
	combout => \fsm|euro[5]~31_combout\);

-- Location: LCCOMB_X63_Y43_N2
\fsm|euro[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[5]~3_combout\ = (\fsm|s_currentState.LEVANTAMENTO~q\ & (((!\fsm|Equal1~0_combout\ & !\fsm|Equal2~0_combout\)) # (!\fsm|s_produto~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_produto~2_combout\,
	datab => \fsm|Equal1~0_combout\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|Equal2~0_combout\,
	combout => \fsm|euro[5]~3_combout\);

-- Location: LCCOMB_X66_Y41_N14
\fsm|euro[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[5]~4_combout\ = (\fsm|euro[5]~3_combout\ & ((!\fsm|LessThan3~1_combout\) # (!\fsm|euro[5]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|euro[5]~31_combout\,
	datac => \fsm|LessThan3~1_combout\,
	datad => \fsm|euro[5]~3_combout\,
	combout => \fsm|euro[5]~4_combout\);

-- Location: LCCOMB_X60_Y43_N26
\fsm|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector33~0_combout\ = (!\fsm|comb_proc~6_combout\ & (\fsm|s_currentState.PAY~q\ & (!\fsm|comb_proc~9_combout\ & !\fsm|comb_proc~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~6_combout\,
	datab => \fsm|s_currentState.PAY~q\,
	datac => \fsm|comb_proc~9_combout\,
	datad => \fsm|comb_proc~15_combout\,
	combout => \fsm|Selector33~0_combout\);

-- Location: LCCOMB_X65_Y44_N4
\fsm|euro[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[5]~7_combout\ = (\fsm|s_currentState.PAY~q\ & (((\fsm|Selector33~0_combout\ & !\fsm|comb_proc~12_combout\)))) # (!\fsm|s_currentState.PAY~q\ & ((\fsm|euro[5]~6_combout\) # ((\fsm|Selector33~0_combout\ & !\fsm|comb_proc~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_currentState.PAY~q\,
	datab => \fsm|euro[5]~6_combout\,
	datac => \fsm|Selector33~0_combout\,
	datad => \fsm|comb_proc~12_combout\,
	combout => \fsm|euro[5]~7_combout\);

-- Location: LCCOMB_X65_Y41_N30
\fsm|euro[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[1]~15_combout\ = (!\fsm|LessThan3~1_combout\ & ((\fsm|Add5~24_combout\ & ((\fsm|Div0|auto_generated|divider|op_1~2_combout\))) # (!\fsm|Add5~24_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \fsm|Add5~24_combout\,
	datac => \fsm|LessThan3~1_combout\,
	datad => \fsm|Div0|auto_generated|divider|op_1~2_combout\,
	combout => \fsm|euro[1]~15_combout\);

-- Location: LCCOMB_X66_Y41_N10
\fsm|euro[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[1]~16_combout\ = (\fsm|euro[5]~31_combout\ & (!\fsm|euro[5]~3_combout\ & ((\fsm|euro[1]~15_combout\)))) # (!\fsm|euro[5]~31_combout\ & ((\fsm|euro[5]~3_combout\) # ((\fsm|euro[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[5]~31_combout\,
	datab => \fsm|euro[5]~3_combout\,
	datac => \fsm|euro[5]~7_combout\,
	datad => \fsm|euro[1]~15_combout\,
	combout => \fsm|euro[1]~16_combout\);

-- Location: LCCOMB_X66_Y41_N24
\fsm|euro[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[1]~17_combout\ = (\fsm|euro[5]~4_combout\ & ((\fsm|euro[1]~16_combout\ & ((\fsm|euro[1]~14_combout\))) # (!\fsm|euro[1]~16_combout\ & (\fsm|Div1|auto_generated|divider|quotient[1]~2_combout\)))) # (!\fsm|euro[5]~4_combout\ & 
-- (((\fsm|euro[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|quotient[1]~2_combout\,
	datab => \fsm|euro[1]~14_combout\,
	datac => \fsm|euro[5]~4_combout\,
	datad => \fsm|euro[1]~16_combout\,
	combout => \fsm|euro[1]~17_combout\);

-- Location: LCCOMB_X66_Y43_N28
\fsm|Div1|auto_generated|divider|quotient[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|quotient[4]~1_combout\ = (\fsm|Add8~24_combout\ & ((\fsm|Div1|auto_generated|divider|op_1~8_combout\))) # (!\fsm|Add8~24_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|op_1~8_combout\,
	datad => \fsm|Add8~24_combout\,
	combout => \fsm|Div1|auto_generated|divider|quotient[4]~1_combout\);

-- Location: LCCOMB_X66_Y41_N4
\fsm|euro[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[4]~11_combout\ = (!\fsm|LessThan3~1_combout\ & ((\fsm|Add5~24_combout\ & ((\fsm|Div0|auto_generated|divider|op_1~8_combout\))) # (!\fsm|Add5~24_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Add5~24_combout\,
	datac => \fsm|LessThan3~1_combout\,
	datad => \fsm|Div0|auto_generated|divider|op_1~8_combout\,
	combout => \fsm|euro[4]~11_combout\);

-- Location: LCCOMB_X66_Y41_N18
\fsm|euro[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[4]~12_combout\ = (\fsm|euro[5]~31_combout\ & (\fsm|euro[4]~11_combout\ & ((!\fsm|euro[5]~3_combout\)))) # (!\fsm|euro[5]~31_combout\ & (((\fsm|euro[5]~7_combout\) # (\fsm|euro[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[4]~11_combout\,
	datab => \fsm|euro[5]~7_combout\,
	datac => \fsm|euro[5]~31_combout\,
	datad => \fsm|euro[5]~3_combout\,
	combout => \fsm|euro[4]~12_combout\);

-- Location: LCCOMB_X65_Y40_N22
\fsm|euro[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[4]~10_combout\ = (!\fsm|s_display_euro~0_combout\ & ((\fsm|Add11~26_combout\ & ((\fsm|Div2|auto_generated|divider|op_1~8_combout\))) # (!\fsm|Add11~26_combout\ & (!\fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \fsm|Add11~26_combout\,
	datac => \fsm|s_display_euro~0_combout\,
	datad => \fsm|Div2|auto_generated|divider|op_1~8_combout\,
	combout => \fsm|euro[4]~10_combout\);

-- Location: LCCOMB_X66_Y41_N20
\fsm|euro[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[4]~13_combout\ = (\fsm|euro[4]~12_combout\ & (((\fsm|euro[4]~10_combout\) # (!\fsm|euro[5]~4_combout\)))) # (!\fsm|euro[4]~12_combout\ & (\fsm|Div1|auto_generated|divider|quotient[4]~1_combout\ & (\fsm|euro[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|quotient[4]~1_combout\,
	datab => \fsm|euro[4]~12_combout\,
	datac => \fsm|euro[5]~4_combout\,
	datad => \fsm|euro[4]~10_combout\,
	combout => \fsm|euro[4]~13_combout\);

-- Location: LCCOMB_X65_Y40_N28
\fsm|euro[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[5]~2_combout\ = (!\fsm|s_display_euro~0_combout\ & ((\fsm|Add11~26_combout\ & (\fsm|Div2|auto_generated|divider|op_1~10_combout\)) # (!\fsm|Add11~26_combout\ & ((!\fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|op_1~10_combout\,
	datab => \fsm|s_display_euro~0_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Add11~26_combout\,
	combout => \fsm|euro[5]~2_combout\);

-- Location: LCCOMB_X65_Y41_N20
\fsm|euro[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[5]~5_combout\ = (!\fsm|LessThan3~1_combout\ & ((\fsm|Add5~24_combout\ & ((\fsm|Div0|auto_generated|divider|op_1~10_combout\))) # (!\fsm|Add5~24_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan3~1_combout\,
	datab => \fsm|Add5~24_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \fsm|Div0|auto_generated|divider|op_1~10_combout\,
	combout => \fsm|euro[5]~5_combout\);

-- Location: LCCOMB_X66_Y41_N8
\fsm|euro[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[5]~8_combout\ = (\fsm|euro[5]~31_combout\ & (!\fsm|euro[5]~3_combout\ & ((\fsm|euro[5]~5_combout\)))) # (!\fsm|euro[5]~31_combout\ & ((\fsm|euro[5]~3_combout\) # ((\fsm|euro[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[5]~31_combout\,
	datab => \fsm|euro[5]~3_combout\,
	datac => \fsm|euro[5]~7_combout\,
	datad => \fsm|euro[5]~5_combout\,
	combout => \fsm|euro[5]~8_combout\);

-- Location: LCCOMB_X66_Y41_N28
\fsm|Div1|auto_generated|divider|quotient[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|quotient[5]~0_combout\ = (\fsm|Add8~24_combout\ & (\fsm|Div1|auto_generated|divider|op_1~10_combout\)) # (!\fsm|Add8~24_combout\ & ((!\fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|op_1~10_combout\,
	datab => \fsm|Add8~24_combout\,
	datac => \fsm|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \fsm|Div1|auto_generated|divider|quotient[5]~0_combout\);

-- Location: LCCOMB_X66_Y41_N26
\fsm|euro[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[5]~9_combout\ = (\fsm|euro[5]~8_combout\ & ((\fsm|euro[5]~2_combout\) # ((!\fsm|euro[5]~4_combout\)))) # (!\fsm|euro[5]~8_combout\ & (((\fsm|euro[5]~4_combout\ & \fsm|Div1|auto_generated|divider|quotient[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[5]~2_combout\,
	datab => \fsm|euro[5]~8_combout\,
	datac => \fsm|euro[5]~4_combout\,
	datad => \fsm|Div1|auto_generated|divider|quotient[5]~0_combout\,
	combout => \fsm|euro[5]~9_combout\);

-- Location: LCCOMB_X73_Y41_N14
\toBCD|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~1_combout\ = (\debsw4|s_pulsedOut~q\) # ((\fsm|euro[1]~17_combout\ & (\fsm|euro[4]~13_combout\ & \fsm|euro[5]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[1]~17_combout\,
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|euro[4]~13_combout\,
	datad => \fsm|euro[5]~9_combout\,
	combout => \toBCD|process_0~1_combout\);

-- Location: LCCOMB_X66_Y40_N14
\fsm|euro[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[6]~18_combout\ = (!\fsm|s_display_euro~0_combout\ & ((\fsm|Add11~26_combout\ & (\fsm|Div2|auto_generated|divider|op_1~12_combout\)) # (!\fsm|Add11~26_combout\ & ((!\fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|op_1~12_combout\,
	datab => \fsm|s_display_euro~0_combout\,
	datac => \fsm|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Add11~26_combout\,
	combout => \fsm|euro[6]~18_combout\);

-- Location: LCCOMB_X65_Y41_N24
\fsm|euro[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[6]~19_combout\ = (!\fsm|LessThan3~1_combout\ & ((\fsm|Add5~24_combout\ & ((\fsm|Div0|auto_generated|divider|op_1~12_combout\))) # (!\fsm|Add5~24_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan3~1_combout\,
	datab => \fsm|Add5~24_combout\,
	datac => \fsm|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \fsm|Div0|auto_generated|divider|op_1~12_combout\,
	combout => \fsm|euro[6]~19_combout\);

-- Location: LCCOMB_X66_Y41_N16
\fsm|euro[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[6]~20_combout\ = (\fsm|euro[5]~31_combout\ & (!\fsm|euro[5]~3_combout\ & ((\fsm|euro[6]~19_combout\)))) # (!\fsm|euro[5]~31_combout\ & ((\fsm|euro[5]~3_combout\) # ((\fsm|euro[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[5]~31_combout\,
	datab => \fsm|euro[5]~3_combout\,
	datac => \fsm|euro[5]~7_combout\,
	datad => \fsm|euro[6]~19_combout\,
	combout => \fsm|euro[6]~20_combout\);

-- Location: LCCOMB_X66_Y41_N6
\fsm|Div1|auto_generated|divider|quotient[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|quotient[6]~3_combout\ = (\fsm|Add8~24_combout\ & (\fsm|Div1|auto_generated|divider|op_1~12_combout\)) # (!\fsm|Add8~24_combout\ & ((!\fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add8~24_combout\,
	datac => \fsm|Div1|auto_generated|divider|op_1~12_combout\,
	datad => \fsm|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \fsm|Div1|auto_generated|divider|quotient[6]~3_combout\);

-- Location: LCCOMB_X66_Y41_N22
\fsm|euro[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[6]~21_combout\ = (\fsm|euro[6]~20_combout\ & ((\fsm|euro[6]~18_combout\) # ((!\fsm|euro[5]~4_combout\)))) # (!\fsm|euro[6]~20_combout\ & (((\fsm|euro[5]~4_combout\ & \fsm|Div1|auto_generated|divider|quotient[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[6]~18_combout\,
	datab => \fsm|euro[6]~20_combout\,
	datac => \fsm|euro[5]~4_combout\,
	datad => \fsm|Div1|auto_generated|divider|quotient[6]~3_combout\,
	combout => \fsm|euro[6]~21_combout\);

-- Location: LCCOMB_X65_Y40_N26
\fsm|euro[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[2]~26_combout\ = (!\fsm|s_display_euro~0_combout\ & ((\fsm|Add11~26_combout\ & ((\fsm|Div2|auto_generated|divider|op_1~4_combout\))) # (!\fsm|Add11~26_combout\ & (!\fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Add11~26_combout\,
	datac => \fsm|s_display_euro~0_combout\,
	datad => \fsm|Div2|auto_generated|divider|op_1~4_combout\,
	combout => \fsm|euro[2]~26_combout\);

-- Location: LCCOMB_X66_Y43_N30
\fsm|Div1|auto_generated|divider|quotient[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|quotient[2]~5_combout\ = (\fsm|Add8~24_combout\ & ((\fsm|Div1|auto_generated|divider|op_1~4_combout\))) # (!\fsm|Add8~24_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \fsm|Div1|auto_generated|divider|op_1~4_combout\,
	datad => \fsm|Add8~24_combout\,
	combout => \fsm|Div1|auto_generated|divider|quotient[2]~5_combout\);

-- Location: LCCOMB_X65_Y41_N22
\fsm|euro[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[2]~27_combout\ = (!\fsm|LessThan3~1_combout\ & ((\fsm|Add5~24_combout\ & ((\fsm|Div0|auto_generated|divider|op_1~4_combout\))) # (!\fsm|Add5~24_combout\ & (!\fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \fsm|Add5~24_combout\,
	datac => \fsm|Div0|auto_generated|divider|op_1~4_combout\,
	datad => \fsm|LessThan3~1_combout\,
	combout => \fsm|euro[2]~27_combout\);

-- Location: LCCOMB_X66_Y41_N0
\fsm|euro[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[2]~28_combout\ = (\fsm|euro[5]~31_combout\ & (\fsm|euro[2]~27_combout\ & ((!\fsm|euro[5]~3_combout\)))) # (!\fsm|euro[5]~31_combout\ & (((\fsm|euro[5]~7_combout\) # (\fsm|euro[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[2]~27_combout\,
	datab => \fsm|euro[5]~7_combout\,
	datac => \fsm|euro[5]~31_combout\,
	datad => \fsm|euro[5]~3_combout\,
	combout => \fsm|euro[2]~28_combout\);

-- Location: LCCOMB_X66_Y41_N30
\fsm|euro[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[2]~29_combout\ = (\fsm|euro[5]~4_combout\ & ((\fsm|euro[2]~28_combout\ & (\fsm|euro[2]~26_combout\)) # (!\fsm|euro[2]~28_combout\ & ((\fsm|Div1|auto_generated|divider|quotient[2]~5_combout\))))) # (!\fsm|euro[5]~4_combout\ & 
-- (((\fsm|euro[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[2]~26_combout\,
	datab => \fsm|Div1|auto_generated|divider|quotient[2]~5_combout\,
	datac => \fsm|euro[5]~4_combout\,
	datad => \fsm|euro[2]~28_combout\,
	combout => \fsm|euro[2]~29_combout\);

-- Location: LCCOMB_X66_Y41_N12
\fsm|euro[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[3]~23_combout\ = (!\fsm|LessThan3~1_combout\ & ((\fsm|Add5~24_combout\ & (\fsm|Div0|auto_generated|divider|op_1~6_combout\)) # (!\fsm|Add5~24_combout\ & ((!\fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan3~1_combout\,
	datab => \fsm|Add5~24_combout\,
	datac => \fsm|Div0|auto_generated|divider|op_1~6_combout\,
	datad => \fsm|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	combout => \fsm|euro[3]~23_combout\);

-- Location: LCCOMB_X66_Y41_N2
\fsm|euro[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[3]~24_combout\ = (\fsm|euro[5]~31_combout\ & (\fsm|euro[3]~23_combout\ & ((!\fsm|euro[5]~3_combout\)))) # (!\fsm|euro[5]~31_combout\ & (((\fsm|euro[5]~7_combout\) # (\fsm|euro[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[3]~23_combout\,
	datab => \fsm|euro[5]~7_combout\,
	datac => \fsm|euro[5]~31_combout\,
	datad => \fsm|euro[5]~3_combout\,
	combout => \fsm|euro[3]~24_combout\);

-- Location: LCCOMB_X66_Y40_N0
\fsm|euro[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[3]~22_combout\ = (!\fsm|s_display_euro~0_combout\ & ((\fsm|Add11~26_combout\ & ((\fsm|Div2|auto_generated|divider|op_1~6_combout\))) # (!\fsm|Add11~26_combout\ & (!\fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \fsm|Add11~26_combout\,
	datac => \fsm|s_display_euro~0_combout\,
	datad => \fsm|Div2|auto_generated|divider|op_1~6_combout\,
	combout => \fsm|euro[3]~22_combout\);

-- Location: LCCOMB_X66_Y43_N20
\fsm|Div1|auto_generated|divider|quotient[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Div1|auto_generated|divider|quotient[3]~4_combout\ = (\fsm|Add8~24_combout\ & ((\fsm|Div1|auto_generated|divider|op_1~6_combout\))) # (!\fsm|Add8~24_combout\ & (!\fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \fsm|Add8~24_combout\,
	datad => \fsm|Div1|auto_generated|divider|op_1~6_combout\,
	combout => \fsm|Div1|auto_generated|divider|quotient[3]~4_combout\);

-- Location: LCCOMB_X67_Y41_N2
\fsm|euro[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|euro[3]~25_combout\ = (\fsm|euro[3]~24_combout\ & ((\fsm|euro[3]~22_combout\) # ((!\fsm|euro[5]~4_combout\)))) # (!\fsm|euro[3]~24_combout\ & (((\fsm|Div1|auto_generated|divider|quotient[3]~4_combout\ & \fsm|euro[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[3]~24_combout\,
	datab => \fsm|euro[3]~22_combout\,
	datac => \fsm|Div1|auto_generated|divider|quotient[3]~4_combout\,
	datad => \fsm|euro[5]~4_combout\,
	combout => \fsm|euro[3]~25_combout\);

-- Location: LCCOMB_X73_Y41_N12
\toBCD|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~2_combout\ = (\debsw4|s_pulsedOut~q\) # ((\fsm|euro[6]~21_combout\ & (\fsm|euro[2]~29_combout\ & \fsm|euro[3]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[6]~21_combout\,
	datab => \fsm|euro[2]~29_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|euro[3]~25_combout\,
	combout => \toBCD|process_0~2_combout\);

-- Location: LCCOMB_X73_Y41_N22
\toBCD|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~3_combout\ = (\toBCD|process_0~1_combout\ & (\toBCD|process_0~2_combout\ & ((\fsm|centimo[1]~36_combout\) # (\debsw4|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[1]~36_combout\,
	datab => \toBCD|process_0~1_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|process_0~2_combout\,
	combout => \toBCD|process_0~3_combout\);

-- Location: LCCOMB_X61_Y40_N26
\fsm|centimo[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[6]~41_combout\ = (!\fsm|s_display_centimos~7_combout\ & ((\fsm|LessThan3~1_combout\ & ((\fsm|Add5~10_combout\))) # (!\fsm|LessThan3~1_combout\ & (\fsm|Add4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add4~12_combout\,
	datab => \fsm|LessThan3~1_combout\,
	datac => \fsm|Add5~10_combout\,
	datad => \fsm|s_display_centimos~7_combout\,
	combout => \fsm|centimo[6]~41_combout\);

-- Location: LCCOMB_X62_Y43_N2
\fsm|centimo[6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[6]~42_combout\ = (\fsm|Equal4~0_combout\ & (\fsm|s_produto~2_combout\ & !\fsm|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Equal4~0_combout\,
	datab => \fsm|s_produto~2_combout\,
	datac => \fsm|Equal3~0_combout\,
	combout => \fsm|centimo[6]~42_combout\);

-- Location: LCCOMB_X62_Y36_N14
\fsm|centimo[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[6]~43_combout\ = (\fsm|centimo[6]~42_combout\ & ((\fsm|LessThan3~1_combout\ & (\fsm|Add11~12_combout\)) # (!\fsm|LessThan3~1_combout\ & ((\fsm|Add10~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan3~1_combout\,
	datab => \fsm|Add11~12_combout\,
	datac => \fsm|centimo[6]~42_combout\,
	datad => \fsm|Add10~12_combout\,
	combout => \fsm|centimo[6]~43_combout\);

-- Location: LCCOMB_X61_Y40_N4
\fsm|centimo[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[6]~44_combout\ = (\fsm|comb_proc~2_combout\ & ((\fsm|LessThan3~1_combout\ & (\fsm|Add8~10_combout\)) # (!\fsm|LessThan3~1_combout\ & ((\fsm|Add7~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~10_combout\,
	datab => \fsm|LessThan3~1_combout\,
	datac => \fsm|Add7~12_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|centimo[6]~44_combout\);

-- Location: LCCOMB_X61_Y40_N10
\fsm|centimo[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[6]~45_combout\ = (\fsm|centimo[6]~41_combout\) # ((\fsm|s_display_centimos~7_combout\ & ((\fsm|centimo[6]~43_combout\) # (\fsm|centimo[6]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[6]~41_combout\,
	datab => \fsm|centimo[6]~43_combout\,
	datac => \fsm|centimo[6]~44_combout\,
	datad => \fsm|s_display_centimos~7_combout\,
	combout => \fsm|centimo[6]~45_combout\);

-- Location: LCCOMB_X65_Y44_N16
\fsm|s_display_centimos~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|s_display_centimos~8_combout\ = (\fsm|comb_proc~6_combout\) # (\fsm|comb_proc~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~6_combout\,
	datad => \fsm|comb_proc~9_combout\,
	combout => \fsm|s_display_centimos~8_combout\);

-- Location: LCCOMB_X62_Y44_N0
\fsm|centimo[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[6]~37_combout\ = (!\fsm|comb_proc~15_combout\ & (((!\fsm|Add2~24_combout\ & \fsm|Add2~10_combout\)) # (!\fsm|comb_proc~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add2~24_combout\,
	datab => \fsm|Add2~10_combout\,
	datac => \fsm|comb_proc~15_combout\,
	datad => \fsm|comb_proc~12_combout\,
	combout => \fsm|centimo[6]~37_combout\);

-- Location: LCCOMB_X63_Y44_N22
\fsm|centimo[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[6]~39_combout\ = (!\fsm|s_display_centimos~8_combout\ & ((\fsm|centimo[6]~37_combout\) # ((\fsm|Add1~12_combout\ & \fsm|centimo[12]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add1~12_combout\,
	datab => \fsm|s_display_centimos~8_combout\,
	datac => \fsm|centimo[6]~37_combout\,
	datad => \fsm|centimo[12]~38_combout\,
	combout => \fsm|centimo[6]~39_combout\);

-- Location: LCCOMB_X65_Y44_N30
\fsm|Selector13~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector13~16_combout\ = (!\fsm|LessThan0~4_combout\ & ((\fsm|comb_proc~6_combout\) # (\fsm|comb_proc~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~6_combout\,
	datac => \fsm|LessThan0~4_combout\,
	datad => \fsm|comb_proc~9_combout\,
	combout => \fsm|Selector13~16_combout\);

-- Location: LCCOMB_X61_Y40_N20
\fsm|centimo[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[6]~40_combout\ = (\fsm|s_currentState.PAY~q\ & ((\fsm|centimo[6]~39_combout\) # ((\fsm|Selector13~16_combout\ & \fsm|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[6]~39_combout\,
	datab => \fsm|Selector13~16_combout\,
	datac => \fsm|s_currentState.PAY~q\,
	datad => \fsm|Add0~12_combout\,
	combout => \fsm|centimo[6]~40_combout\);

-- Location: LCCOMB_X62_Y43_N6
\fsm|centimo[5]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[5]~46_combout\ = (!\debsw4|s_pulsedOut~q\ & (!\fsm|s_currentState.FREEZE~q\ & \fsm|s_currentState.INIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datac => \fsm|s_currentState.FREEZE~q\,
	datad => \fsm|s_currentState.INIT~q\,
	combout => \fsm|centimo[5]~46_combout\);

-- Location: LCCOMB_X61_Y40_N12
\fsm|centimo[6]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[6]~47_combout\ = (\fsm|centimo[6]~40_combout\) # (((\fsm|centimo[6]~45_combout\ & \fsm|s_currentState.LEVANTAMENTO~q\)) # (!\fsm|centimo[5]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[6]~45_combout\,
	datab => \fsm|centimo[6]~40_combout\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|centimo[5]~46_combout\,
	combout => \fsm|centimo[6]~47_combout\);

-- Location: LCCOMB_X63_Y44_N12
\fsm|centimo[5]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[5]~48_combout\ = (!\fsm|comb_proc~15_combout\ & (((\fsm|Add2~8_combout\ & !\fsm|Add2~24_combout\)) # (!\fsm|comb_proc~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add2~8_combout\,
	datab => \fsm|Add2~24_combout\,
	datac => \fsm|comb_proc~15_combout\,
	datad => \fsm|comb_proc~12_combout\,
	combout => \fsm|centimo[5]~48_combout\);

-- Location: LCCOMB_X63_Y44_N26
\fsm|centimo[5]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[5]~49_combout\ = (!\fsm|s_display_centimos~8_combout\ & ((\fsm|centimo[5]~48_combout\) # ((\fsm|Add1~10_combout\ & \fsm|centimo[12]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add1~10_combout\,
	datab => \fsm|centimo[12]~38_combout\,
	datac => \fsm|s_display_centimos~8_combout\,
	datad => \fsm|centimo[5]~48_combout\,
	combout => \fsm|centimo[5]~49_combout\);

-- Location: LCCOMB_X61_Y40_N6
\fsm|centimo[5]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[5]~50_combout\ = (\fsm|s_currentState.PAY~q\ & ((\fsm|centimo[5]~49_combout\) # ((\fsm|Add0~10_combout\ & \fsm|Selector13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_currentState.PAY~q\,
	datab => \fsm|Add0~10_combout\,
	datac => \fsm|centimo[5]~49_combout\,
	datad => \fsm|Selector13~16_combout\,
	combout => \fsm|centimo[5]~50_combout\);

-- Location: LCCOMB_X62_Y36_N20
\fsm|centimo[5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[5]~53_combout\ = (\fsm|centimo[6]~42_combout\ & ((\fsm|LessThan3~1_combout\ & (\fsm|Add11~10_combout\)) # (!\fsm|LessThan3~1_combout\ & ((\fsm|Add10~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add11~10_combout\,
	datab => \fsm|centimo[6]~42_combout\,
	datac => \fsm|LessThan3~1_combout\,
	datad => \fsm|Add10~10_combout\,
	combout => \fsm|centimo[5]~53_combout\);

-- Location: LCCOMB_X61_Y40_N18
\fsm|centimo[5]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[5]~54_combout\ = (\fsm|comb_proc~2_combout\ & ((\fsm|LessThan3~1_combout\ & ((\fsm|Add8~8_combout\))) # (!\fsm|LessThan3~1_combout\ & (\fsm|Add7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add7~10_combout\,
	datab => \fsm|LessThan3~1_combout\,
	datac => \fsm|Add8~8_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|centimo[5]~54_combout\);

-- Location: LCCOMB_X61_Y40_N8
\fsm|centimo[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[5]~52_combout\ = (!\fsm|s_display_centimos~7_combout\ & ((\fsm|LessThan3~1_combout\ & (\fsm|Add5~8_combout\)) # (!\fsm|LessThan3~1_combout\ & ((\fsm|Add4~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~8_combout\,
	datab => \fsm|LessThan3~1_combout\,
	datac => \fsm|Add4~10_combout\,
	datad => \fsm|s_display_centimos~7_combout\,
	combout => \fsm|centimo[5]~52_combout\);

-- Location: LCCOMB_X61_Y40_N28
\fsm|centimo[5]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[5]~55_combout\ = (\fsm|centimo[5]~52_combout\) # ((\fsm|s_display_centimos~7_combout\ & ((\fsm|centimo[5]~53_combout\) # (\fsm|centimo[5]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[5]~53_combout\,
	datab => \fsm|centimo[5]~54_combout\,
	datac => \fsm|centimo[5]~52_combout\,
	datad => \fsm|s_display_centimos~7_combout\,
	combout => \fsm|centimo[5]~55_combout\);

-- Location: LCCOMB_X62_Y43_N20
\fsm|centimo[5]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[5]~51_combout\ = (\fsm|s_currentState.CHOC~q\) # ((\fsm|s_currentState.CAPPU~q\) # (!\fsm|centimo[5]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_currentState.CHOC~q\,
	datac => \fsm|centimo[5]~46_combout\,
	datad => \fsm|s_currentState.CAPPU~q\,
	combout => \fsm|centimo[5]~51_combout\);

-- Location: LCCOMB_X61_Y40_N14
\fsm|centimo[5]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[5]~56_combout\ = (\fsm|centimo[5]~50_combout\) # ((\fsm|centimo[5]~51_combout\) # ((\fsm|centimo[5]~55_combout\ & \fsm|s_currentState.LEVANTAMENTO~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[5]~50_combout\,
	datab => \fsm|centimo[5]~55_combout\,
	datac => \fsm|s_currentState.LEVANTAMENTO~q\,
	datad => \fsm|centimo[5]~51_combout\,
	combout => \fsm|centimo[5]~56_combout\);

-- Location: LCCOMB_X65_Y44_N6
\fsm|centimo[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[2]~26_combout\ = (!\fsm|comb_proc~15_combout\ & (((!\fsm|Add2~24_combout\ & \fsm|Add2~2_combout\)) # (!\fsm|comb_proc~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~12_combout\,
	datab => \fsm|Add2~24_combout\,
	datac => \fsm|comb_proc~15_combout\,
	datad => \fsm|Add2~2_combout\,
	combout => \fsm|centimo[2]~26_combout\);

-- Location: LCCOMB_X63_Y42_N14
\fsm|centimo[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[2]~23_combout\ = (\fsm|s_currentState.PAY~q\ & (\fsm|Add0~4_combout\ & ((!\fsm|LessThan0~4_combout\)))) # (!\fsm|s_currentState.PAY~q\ & (((!\fsm|s_currentState.CHOC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add0~4_combout\,
	datab => \fsm|s_currentState.CHOC~q\,
	datac => \fsm|s_currentState.PAY~q\,
	datad => \fsm|LessThan0~4_combout\,
	combout => \fsm|centimo[2]~23_combout\);

-- Location: LCCOMB_X66_Y42_N8
\fsm|centimo[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[2]~21_combout\ = (\fsm|LessThan3~1_combout\ & (((\fsm|Add11~4_combout\) # (\fsm|comb_proc~2_combout\)))) # (!\fsm|LessThan3~1_combout\ & (\fsm|Add10~4_combout\ & ((!\fsm|comb_proc~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add10~4_combout\,
	datab => \fsm|Add11~4_combout\,
	datac => \fsm|LessThan3~1_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|centimo[2]~21_combout\);

-- Location: LCCOMB_X66_Y42_N30
\fsm|centimo[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[2]~22_combout\ = (\fsm|comb_proc~2_combout\ & ((\fsm|centimo[2]~21_combout\ & (\fsm|Add8~2_combout\)) # (!\fsm|centimo[2]~21_combout\ & ((\fsm|Add7~4_combout\))))) # (!\fsm|comb_proc~2_combout\ & (((\fsm|centimo[2]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add8~2_combout\,
	datab => \fsm|comb_proc~2_combout\,
	datac => \fsm|centimo[2]~21_combout\,
	datad => \fsm|Add7~4_combout\,
	combout => \fsm|centimo[2]~22_combout\);

-- Location: LCCOMB_X65_Y42_N4
\fsm|centimo[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[2]~24_combout\ = (\fsm|centimo[10]~6_combout\ & (((\fsm|centimo[2]~22_combout\ & \fsm|centimo[10]~7_combout\)))) # (!\fsm|centimo[10]~6_combout\ & ((\fsm|centimo[2]~23_combout\) # ((!\fsm|centimo[10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[2]~23_combout\,
	datab => \fsm|centimo[10]~6_combout\,
	datac => \fsm|centimo[2]~22_combout\,
	datad => \fsm|centimo[10]~7_combout\,
	combout => \fsm|centimo[2]~24_combout\);

-- Location: LCCOMB_X65_Y42_N26
\fsm|centimo[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[2]~25_combout\ = (\fsm|centimo[2]~24_combout\ & ((\fsm|Add5~2_combout\) # ((\fsm|centimo[10]~1_combout\)))) # (!\fsm|centimo[2]~24_combout\ & (((\fsm|Add4~4_combout\ & !\fsm|centimo[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~2_combout\,
	datab => \fsm|Add4~4_combout\,
	datac => \fsm|centimo[2]~24_combout\,
	datad => \fsm|centimo[10]~1_combout\,
	combout => \fsm|centimo[2]~25_combout\);

-- Location: LCCOMB_X65_Y44_N24
\fsm|centimo[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[2]~27_combout\ = (!\fsm|Add1~26_combout\ & (\fsm|comb_proc~15_combout\ & \fsm|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Add1~26_combout\,
	datac => \fsm|comb_proc~15_combout\,
	datad => \fsm|Add1~4_combout\,
	combout => \fsm|centimo[2]~27_combout\);

-- Location: LCCOMB_X65_Y44_N2
\fsm|centimo[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[2]~28_combout\ = (\fsm|comb_proc~3_combout\ & ((\fsm|centimo[2]~26_combout\) # ((\fsm|centimo[2]~27_combout\)))) # (!\fsm|comb_proc~3_combout\ & (((\fsm|centimo[2]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[2]~26_combout\,
	datab => \fsm|comb_proc~3_combout\,
	datac => \fsm|centimo[2]~25_combout\,
	datad => \fsm|centimo[2]~27_combout\,
	combout => \fsm|centimo[2]~28_combout\);

-- Location: LCCOMB_X63_Y42_N22
\fsm|centimo[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[4]~4_combout\ = (\fsm|s_currentState.PAY~q\ & (!\fsm|LessThan0~4_combout\ & ((\fsm|Add0~8_combout\)))) # (!\fsm|s_currentState.PAY~q\ & (((!\fsm|s_currentState.CAPPU~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan0~4_combout\,
	datab => \fsm|s_currentState.PAY~q\,
	datac => \fsm|s_currentState.CAPPU~q\,
	datad => \fsm|Add0~8_combout\,
	combout => \fsm|centimo[4]~4_combout\);

-- Location: LCCOMB_X66_Y42_N22
\fsm|centimo[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[4]~2_combout\ = (\fsm|LessThan3~1_combout\ & ((\fsm|Add11~8_combout\) # ((\fsm|comb_proc~2_combout\)))) # (!\fsm|LessThan3~1_combout\ & (((\fsm|Add10~8_combout\ & !\fsm|comb_proc~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan3~1_combout\,
	datab => \fsm|Add11~8_combout\,
	datac => \fsm|Add10~8_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|centimo[4]~2_combout\);

-- Location: LCCOMB_X65_Y42_N2
\fsm|centimo[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[4]~3_combout\ = (\fsm|comb_proc~2_combout\ & ((\fsm|centimo[4]~2_combout\ & ((\fsm|Add8~6_combout\))) # (!\fsm|centimo[4]~2_combout\ & (\fsm|Add7~8_combout\)))) # (!\fsm|comb_proc~2_combout\ & (((\fsm|centimo[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add7~8_combout\,
	datab => \fsm|Add8~6_combout\,
	datac => \fsm|comb_proc~2_combout\,
	datad => \fsm|centimo[4]~2_combout\,
	combout => \fsm|centimo[4]~3_combout\);

-- Location: LCCOMB_X65_Y42_N16
\fsm|centimo[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[4]~8_combout\ = (\fsm|centimo[10]~7_combout\ & ((\fsm|centimo[10]~6_combout\ & ((\fsm|centimo[4]~3_combout\))) # (!\fsm|centimo[10]~6_combout\ & (\fsm|centimo[4]~4_combout\)))) # (!\fsm|centimo[10]~7_combout\ & 
-- (((!\fsm|centimo[10]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[4]~4_combout\,
	datab => \fsm|centimo[10]~7_combout\,
	datac => \fsm|centimo[10]~6_combout\,
	datad => \fsm|centimo[4]~3_combout\,
	combout => \fsm|centimo[4]~8_combout\);

-- Location: LCCOMB_X65_Y42_N10
\fsm|centimo[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[4]~9_combout\ = (\fsm|centimo[10]~1_combout\ & (\fsm|centimo[4]~8_combout\)) # (!\fsm|centimo[10]~1_combout\ & ((\fsm|centimo[4]~8_combout\ & ((\fsm|Add5~6_combout\))) # (!\fsm|centimo[4]~8_combout\ & (\fsm|Add4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[10]~1_combout\,
	datab => \fsm|centimo[4]~8_combout\,
	datac => \fsm|Add4~8_combout\,
	datad => \fsm|Add5~6_combout\,
	combout => \fsm|centimo[4]~9_combout\);

-- Location: LCCOMB_X66_Y44_N16
\fsm|centimo[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[4]~11_combout\ = (\fsm|comb_proc~15_combout\ & (!\fsm|Add1~26_combout\ & \fsm|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~15_combout\,
	datac => \fsm|Add1~26_combout\,
	datad => \fsm|Add1~8_combout\,
	combout => \fsm|centimo[4]~11_combout\);

-- Location: LCCOMB_X65_Y44_N14
\fsm|centimo[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[4]~10_combout\ = (!\fsm|comb_proc~15_combout\ & (((!\fsm|Add2~24_combout\ & \fsm|Add2~6_combout\)) # (!\fsm|comb_proc~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~15_combout\,
	datab => \fsm|Add2~24_combout\,
	datac => \fsm|Add2~6_combout\,
	datad => \fsm|comb_proc~12_combout\,
	combout => \fsm|centimo[4]~10_combout\);

-- Location: LCCOMB_X66_Y44_N22
\fsm|centimo[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[4]~12_combout\ = (\fsm|comb_proc~3_combout\ & (((\fsm|centimo[4]~11_combout\) # (\fsm|centimo[4]~10_combout\)))) # (!\fsm|comb_proc~3_combout\ & (\fsm|centimo[4]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[4]~9_combout\,
	datab => \fsm|centimo[4]~11_combout\,
	datac => \fsm|comb_proc~3_combout\,
	datad => \fsm|centimo[4]~10_combout\,
	combout => \fsm|centimo[4]~12_combout\);

-- Location: LCCOMB_X63_Y42_N24
\fsm|centimo[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[3]~15_combout\ = (\fsm|s_currentState.PAY~q\ & (\fsm|Add0~6_combout\ & ((!\fsm|LessThan0~4_combout\)))) # (!\fsm|s_currentState.PAY~q\ & (((!\fsm|s_currentState.CHOC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add0~6_combout\,
	datab => \fsm|s_currentState.CHOC~q\,
	datac => \fsm|s_currentState.PAY~q\,
	datad => \fsm|LessThan0~4_combout\,
	combout => \fsm|centimo[3]~15_combout\);

-- Location: LCCOMB_X66_Y42_N4
\fsm|centimo[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[3]~13_combout\ = (\fsm|LessThan3~1_combout\ & (((\fsm|comb_proc~2_combout\)))) # (!\fsm|LessThan3~1_combout\ & ((\fsm|comb_proc~2_combout\ & (\fsm|Add7~6_combout\)) # (!\fsm|comb_proc~2_combout\ & ((\fsm|Add10~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add7~6_combout\,
	datab => \fsm|Add10~6_combout\,
	datac => \fsm|LessThan3~1_combout\,
	datad => \fsm|comb_proc~2_combout\,
	combout => \fsm|centimo[3]~13_combout\);

-- Location: LCCOMB_X66_Y42_N26
\fsm|centimo[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[3]~14_combout\ = (\fsm|LessThan3~1_combout\ & ((\fsm|centimo[3]~13_combout\ & (\fsm|Add8~4_combout\)) # (!\fsm|centimo[3]~13_combout\ & ((\fsm|Add11~6_combout\))))) # (!\fsm|LessThan3~1_combout\ & (((\fsm|centimo[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|LessThan3~1_combout\,
	datab => \fsm|Add8~4_combout\,
	datac => \fsm|centimo[3]~13_combout\,
	datad => \fsm|Add11~6_combout\,
	combout => \fsm|centimo[3]~14_combout\);

-- Location: LCCOMB_X65_Y42_N0
\fsm|centimo[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[3]~16_combout\ = (\fsm|centimo[10]~6_combout\ & (((\fsm|centimo[3]~14_combout\ & \fsm|centimo[10]~7_combout\)))) # (!\fsm|centimo[10]~6_combout\ & ((\fsm|centimo[3]~15_combout\) # ((!\fsm|centimo[10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[3]~15_combout\,
	datab => \fsm|centimo[3]~14_combout\,
	datac => \fsm|centimo[10]~6_combout\,
	datad => \fsm|centimo[10]~7_combout\,
	combout => \fsm|centimo[3]~16_combout\);

-- Location: LCCOMB_X65_Y42_N18
\fsm|centimo[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[3]~17_combout\ = (\fsm|centimo[3]~16_combout\ & ((\fsm|Add5~4_combout\) # ((\fsm|centimo[10]~1_combout\)))) # (!\fsm|centimo[3]~16_combout\ & (((\fsm|Add4~6_combout\ & !\fsm|centimo[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Add5~4_combout\,
	datab => \fsm|Add4~6_combout\,
	datac => \fsm|centimo[3]~16_combout\,
	datad => \fsm|centimo[10]~1_combout\,
	combout => \fsm|centimo[3]~17_combout\);

-- Location: LCCOMB_X65_Y44_N8
\fsm|centimo[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[3]~18_combout\ = (!\fsm|comb_proc~15_combout\ & (((!\fsm|Add2~24_combout\ & \fsm|Add2~4_combout\)) # (!\fsm|comb_proc~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~15_combout\,
	datab => \fsm|Add2~24_combout\,
	datac => \fsm|Add2~4_combout\,
	datad => \fsm|comb_proc~12_combout\,
	combout => \fsm|centimo[3]~18_combout\);

-- Location: LCCOMB_X65_Y44_N18
\fsm|centimo[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[3]~19_combout\ = (\fsm|comb_proc~15_combout\ & (\fsm|Add1~6_combout\ & !\fsm|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~15_combout\,
	datac => \fsm|Add1~6_combout\,
	datad => \fsm|Add1~26_combout\,
	combout => \fsm|centimo[3]~19_combout\);

-- Location: LCCOMB_X65_Y44_N12
\fsm|centimo[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[3]~20_combout\ = (\fsm|comb_proc~3_combout\ & (((\fsm|centimo[3]~18_combout\) # (\fsm|centimo[3]~19_combout\)))) # (!\fsm|comb_proc~3_combout\ & (\fsm|centimo[3]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[3]~17_combout\,
	datab => \fsm|comb_proc~3_combout\,
	datac => \fsm|centimo[3]~18_combout\,
	datad => \fsm|centimo[3]~19_combout\,
	combout => \fsm|centimo[3]~20_combout\);

-- Location: LCCOMB_X73_Y41_N24
\toBCD|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~0_combout\ = (\debsw4|s_pulsedOut~q\) # ((\fsm|centimo[2]~28_combout\ & (\fsm|centimo[4]~12_combout\ & \fsm|centimo[3]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[2]~28_combout\,
	datab => \fsm|centimo[4]~12_combout\,
	datac => \fsm|centimo[3]~20_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|process_0~0_combout\);

-- Location: LCCOMB_X73_Y41_N28
\toBCD|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~4_combout\ = (\toBCD|process_0~3_combout\ & (\fsm|centimo[6]~47_combout\ & (\fsm|centimo[5]~56_combout\ & \toBCD|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~3_combout\,
	datab => \fsm|centimo[6]~47_combout\,
	datac => \fsm|centimo[5]~56_combout\,
	datad => \toBCD|process_0~0_combout\,
	combout => \toBCD|process_0~4_combout\);

-- Location: LCCOMB_X79_Y42_N12
\toBCD|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~9_combout\ = (\toBCD|process_0~5_combout\ & (\toBCD|process_0~8_combout\ & \toBCD|process_0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|process_0~5_combout\,
	datac => \toBCD|process_0~8_combout\,
	datad => \toBCD|process_0~4_combout\,
	combout => \toBCD|process_0~9_combout\);

-- Location: LCCOMB_X72_Y43_N6
\toBCD|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~11_combout\ = (\fsm|centimo[11]~86_combout\) # ((\fsm|centimo[8]~72_combout\) # ((\fsm|centimo[10]~93_combout\) # (\fsm|Selector20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[11]~86_combout\,
	datab => \fsm|centimo[8]~72_combout\,
	datac => \fsm|centimo[10]~93_combout\,
	datad => \fsm|Selector20~0_combout\,
	combout => \toBCD|process_0~11_combout\);

-- Location: LCCOMB_X72_Y43_N4
\toBCD|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~12_combout\ = (\toBCD|process_0~11_combout\) # ((\fsm|centimo[9]~79_combout\) # ((\fsm|centimo[12]~64_combout\) # (\fsm|centimo[7]~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~11_combout\,
	datab => \fsm|centimo[9]~79_combout\,
	datac => \fsm|centimo[12]~64_combout\,
	datad => \fsm|centimo[7]~100_combout\,
	combout => \toBCD|process_0~12_combout\);

-- Location: LCCOMB_X72_Y43_N30
\toBCD|process_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~13_combout\ = (!\fsm|centimo[13]~105_combout\ & (!\fsm|euro[0]~30_combout\ & ((\debsw4|s_pulsedOut~q\) # (!\toBCD|process_0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[13]~105_combout\,
	datab => \fsm|euro[0]~30_combout\,
	datac => \toBCD|process_0~12_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|process_0~13_combout\);

-- Location: LCCOMB_X69_Y43_N0
\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((!\debsw4|s_pulsedOut~q\ & \fsm|centimo[11]~86_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((!\debsw4|s_pulsedOut~q\ & \fsm|centimo[11]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|centimo[11]~86_combout\,
	datad => VCC,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X69_Y43_N2
\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\debsw4|s_pulsedOut~q\ & (((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))) # (!\debsw4|s_pulsedOut~q\ & ((\fsm|centimo[12]~64_combout\ & 
-- (\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\fsm|centimo[12]~64_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & ((\debsw4|s_pulsedOut~q\) # (!\fsm|centimo[12]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|centimo[12]~64_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X69_Y43_N4
\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\fsm|centimo[13]~105_combout\ & (\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\fsm|centimo[13]~105_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\fsm|centimo[13]~105_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fsm|centimo[13]~105_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X69_Y43_N6
\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X68_Y43_N22
\toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~154_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~154_combout\);

-- Location: LCCOMB_X68_Y43_N24
\toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~253_combout\ = (!\fsm|comb_proc~3_combout\ & (\fsm|centimo[13]~104_combout\ & (!\debsw4|s_pulsedOut~q\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|comb_proc~3_combout\,
	datab => \fsm|centimo[13]~104_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~253_combout\);

-- Location: LCCOMB_X68_Y43_N16
\toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~156_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~156_combout\);

-- Location: LCCOMB_X68_Y43_N14
\toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~155_combout\ = (\fsm|centimo[12]~64_combout\ & (!\debsw4|s_pulsedOut~q\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[12]~64_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~155_combout\);

-- Location: LCCOMB_X69_Y43_N20
\toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~158_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~158_combout\);

-- Location: LCCOMB_X68_Y43_N18
\toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~157_combout\ = (\fsm|centimo[11]~86_combout\ & (!\debsw4|s_pulsedOut~q\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[11]~86_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~157_combout\);

-- Location: LCCOMB_X68_Y43_N28
\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\fsm|centimo[10]~93_combout\ & !\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[10]~93_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X68_Y43_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~160_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~160_combout\);

-- Location: LCCOMB_X68_Y43_N20
\toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~159_combout\ = (\fsm|centimo[10]~93_combout\ & (!\debsw4|s_pulsedOut~q\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[10]~93_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~159_combout\);

-- Location: LCCOMB_X68_Y43_N4
\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~160_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~159_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~160_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~160_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~159_combout\,
	datad => VCC,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X68_Y43_N6
\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~158_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~157_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~158_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~157_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~158_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~157_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~158_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~157_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X68_Y43_N8
\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~156_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~155_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~156_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~155_combout\)))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~156_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~156_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~155_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X68_Y43_N10
\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~154_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~253_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~154_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~253_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~154_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~253_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~154_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~253_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X68_Y43_N12
\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y44_N24
\toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~161_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~161_combout\);

-- Location: LCCOMB_X69_Y43_N22
\toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~254_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~253_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[45]~253_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~254_combout\);

-- Location: LCCOMB_X68_Y44_N26
\toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~162_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~162_combout\);

-- Location: LCCOMB_X68_Y43_N26
\toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~255_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~155_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[44]~155_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~255_combout\);

-- Location: LCCOMB_X68_Y44_N28
\toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~163_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~163_combout\);

-- Location: LCCOMB_X68_Y43_N0
\toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~256_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~157_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[43]~157_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~256_combout\);

-- Location: LCCOMB_X68_Y43_N2
\toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~257_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~159_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[42]~159_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~257_combout\);

-- Location: LCCOMB_X68_Y44_N18
\toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~164_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~164_combout\);

-- Location: LCCOMB_X70_Y44_N24
\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (!\debsw4|s_pulsedOut~q\ & \fsm|centimo[9]~79_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|centimo[9]~79_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X69_Y44_N4
\toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~166_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~166_combout\);

-- Location: LCCOMB_X70_Y44_N28
\toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~165_combout\ = (!\debsw4|s_pulsedOut~q\ & (\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \fsm|centimo[9]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \fsm|centimo[9]~79_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~165_combout\);

-- Location: LCCOMB_X68_Y44_N2
\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~166_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~165_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~166_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~165_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~166_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~165_combout\,
	datad => VCC,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X68_Y44_N4
\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~257_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~164_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~257_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~164_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~257_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~164_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~257_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~164_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X68_Y44_N6
\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~163_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~256_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~163_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~256_combout\)))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~163_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~163_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~256_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X68_Y44_N8
\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~162_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~255_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~162_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~255_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~162_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~255_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~162_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~255_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X68_Y44_N10
\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~161_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~254_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~161_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~254_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~161_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~254_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~161_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~254_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X68_Y44_N12
\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X68_Y44_N16
\toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~167_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~167_combout\);

-- Location: LCCOMB_X68_Y44_N22
\toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~258_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~254_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[60]~254_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~258_combout\);

-- Location: LCCOMB_X68_Y44_N0
\toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~259_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~255_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[59]~255_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~259_combout\);

-- Location: LCCOMB_X69_Y44_N2
\toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~168_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~168_combout\);

-- Location: LCCOMB_X68_Y44_N14
\toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~260_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~256_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[58]~256_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~260_combout\);

-- Location: LCCOMB_X69_Y44_N8
\toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~169_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~169_combout\);

-- Location: LCCOMB_X69_Y44_N10
\toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~170_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~170_combout\);

-- Location: LCCOMB_X68_Y44_N20
\toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~261_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~257_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[57]~257_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~261_combout\);

-- Location: LCCOMB_X70_Y44_N20
\toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~262_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~165_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[56]~165_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~262_combout\);

-- Location: LCCOMB_X69_Y44_N28
\toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~171_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~171_combout\);

-- Location: LCCOMB_X70_Y44_N2
\toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~172_combout\ = (\fsm|centimo[8]~72_combout\ & (!\debsw4|s_pulsedOut~q\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|centimo[8]~72_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~172_combout\);

-- Location: LCCOMB_X70_Y44_N18
\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\fsm|centimo[8]~72_combout\ & !\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|centimo[8]~72_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X70_Y44_N8
\toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~173_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~173_combout\);

-- Location: LCCOMB_X69_Y44_N14
\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~172_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~173_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~172_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~172_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~173_combout\,
	datad => VCC,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X69_Y44_N16
\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~262_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~171_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~262_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~171_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~262_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~171_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~262_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~171_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X69_Y44_N18
\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~170_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~261_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~170_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~261_combout\)))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~170_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~170_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~261_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X69_Y44_N20
\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~260_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~169_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~260_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~169_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~260_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~169_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~260_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~169_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X69_Y44_N22
\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~259_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~168_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~259_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~168_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~259_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~168_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~259_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~168_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X69_Y44_N24
\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~167_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~258_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~167_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~258_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~167_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~258_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~167_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~258_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X69_Y44_N26
\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X73_Y44_N4
\toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~174_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~174_combout\);

-- Location: LCCOMB_X72_Y44_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~263_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~258_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[75]~258_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~263_combout\);

-- Location: LCCOMB_X69_Y44_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~264_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~259_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[74]~259_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~264_combout\);

-- Location: LCCOMB_X72_Y44_N20
\toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~175_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~175_combout\);

-- Location: LCCOMB_X72_Y44_N22
\toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~176_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~176_combout\);

-- Location: LCCOMB_X69_Y44_N0
\toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~265_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~260_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[73]~260_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~265_combout\);

-- Location: LCCOMB_X69_Y44_N12
\toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~266_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~261_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[72]~261_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~266_combout\);

-- Location: LCCOMB_X72_Y44_N16
\toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~177_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~177_combout\);

-- Location: LCCOMB_X73_Y44_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~178_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~178_combout\);

-- Location: LCCOMB_X69_Y44_N6
\toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~267_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~262_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[71]~262_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~267_combout\);

-- Location: LCCOMB_X70_Y44_N26
\toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~268_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~172_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[70]~172_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~268_combout\);

-- Location: LCCOMB_X70_Y44_N22
\toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~179_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~179_combout\);

-- Location: LCCOMB_X73_Y45_N26
\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\fsm|centimo[7]~100_combout\ & !\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[7]~100_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X73_Y45_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~181_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~181_combout\);

-- Location: LCCOMB_X73_Y45_N24
\toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~180_combout\ = (\fsm|centimo[7]~100_combout\ & (!\debsw4|s_pulsedOut~q\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[7]~100_combout\,
	datab => \debsw4|s_pulsedOut~q\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~180_combout\);

-- Location: LCCOMB_X72_Y44_N0
\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~181_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~180_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~181_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~181_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~180_combout\,
	datad => VCC,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X72_Y44_N2
\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~268_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~179_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~268_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~179_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~268_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~179_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~268_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~179_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X72_Y44_N4
\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~178_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~267_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~178_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~267_combout\)))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~178_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~178_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~267_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X72_Y44_N6
\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~266_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~177_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~266_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~177_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~266_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~177_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~266_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~177_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X72_Y44_N8
\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~176_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~265_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~176_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~265_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~176_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~265_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~176_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~265_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X72_Y44_N10
\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~264_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~175_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~264_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~175_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~264_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~175_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~264_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~175_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X72_Y44_N12
\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~174_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~263_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~174_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~263_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~174_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~263_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~174_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~263_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X72_Y44_N14
\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X73_Y44_N12
\toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~263_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[90]~263_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\);

-- Location: LCCOMB_X73_Y44_N20
\toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~182_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~182_combout\);

-- Location: LCCOMB_X72_Y44_N24
\toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~264_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[89]~264_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\);

-- Location: LCCOMB_X73_Y44_N22
\toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~183_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~183_combout\);

-- Location: LCCOMB_X73_Y44_N8
\toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~184_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~184_combout\);

-- Location: LCCOMB_X73_Y44_N6
\toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~271_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~265_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[88]~265_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~271_combout\);

-- Location: LCCOMB_X73_Y44_N14
\toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~185_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~185_combout\);

-- Location: LCCOMB_X72_Y44_N26
\toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~272_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~266_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[87]~266_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~272_combout\);

-- Location: LCCOMB_X73_Y44_N16
\toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~273_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~267_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[86]~267_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~273_combout\);

-- Location: LCCOMB_X74_Y44_N8
\toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~186_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~186_combout\);

-- Location: LCCOMB_X74_Y44_N10
\toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~187_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~187_combout\);

-- Location: LCCOMB_X70_Y44_N12
\toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~274_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~268_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[85]~268_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~274_combout\);

-- Location: LCCOMB_X72_Y44_N28
\toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~275_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~180_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[84]~180_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~275_combout\);

-- Location: LCCOMB_X73_Y44_N24
\toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~188_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~188_combout\);

-- Location: LCCOMB_X74_Y44_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~190_combout\ = (\fsm|centimo[6]~47_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|centimo[6]~47_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~190_combout\);

-- Location: LCCOMB_X74_Y44_N0
\toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~189_combout\ = (\fsm|centimo[6]~47_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|centimo[6]~47_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~189_combout\);

-- Location: LCCOMB_X74_Y44_N12
\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~190_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~189_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~190_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~190_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[98]~189_combout\,
	datad => VCC,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X74_Y44_N14
\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~275_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~188_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~275_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~188_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~275_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~188_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~275_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~188_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X74_Y44_N16
\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~187_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~274_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~187_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~274_combout\)))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~187_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~187_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~274_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X74_Y44_N18
\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~273_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~186_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~273_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~186_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~273_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~186_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~273_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~186_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X74_Y44_N20
\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~185_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~272_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~185_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~272_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~185_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~272_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~185_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~272_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X74_Y44_N22
\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~184_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~271_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~184_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~271_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~184_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~271_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~184_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~271_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X74_Y44_N24
\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~183_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~183_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~183_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~183_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X74_Y44_N26
\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~182_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~182_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~182_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~182_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X74_Y44_N28
\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X73_Y44_N26
\toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~276_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[105]~269_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~276_combout\);

-- Location: LCCOMB_X73_Y44_N2
\toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~191_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~191_combout\);

-- Location: LCCOMB_X73_Y46_N4
\toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~192_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~192_combout\);

-- Location: LCCOMB_X73_Y44_N28
\toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~277_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[104]~270_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~277_combout\);

-- Location: LCCOMB_X73_Y44_N10
\toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~278_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~271_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[103]~271_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~278_combout\);

-- Location: LCCOMB_X73_Y45_N0
\toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~193_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~193_combout\);

-- Location: LCCOMB_X72_Y46_N10
\toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~194_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~194_combout\);

-- Location: LCCOMB_X72_Y44_N18
\toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~279_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~272_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[102]~272_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~279_combout\);

-- Location: LCCOMB_X73_Y46_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~195_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~195_combout\);

-- Location: LCCOMB_X73_Y44_N0
\toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~280_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~273_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[101]~273_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~280_combout\);

-- Location: LCCOMB_X73_Y45_N2
\toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~196_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~196_combout\);

-- Location: LCCOMB_X74_Y44_N4
\toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~281_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~274_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[100]~274_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~281_combout\);

-- Location: LCCOMB_X73_Y44_N18
\toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~282_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~275_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[99]~275_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~282_combout\);

-- Location: LCCOMB_X73_Y46_N0
\toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~197_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~197_combout\);

-- Location: LCCOMB_X72_Y46_N0
\toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~198_combout\ = (\fsm|centimo[6]~47_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|centimo[6]~47_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~198_combout\);

-- Location: LCCOMB_X72_Y46_N22
\toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~199_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~199_combout\);

-- Location: LCCOMB_X72_Y46_N16
\toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~200_combout\ = (\fsm|centimo[5]~56_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|centimo[5]~56_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~200_combout\);

-- Location: LCCOMB_X72_Y46_N6
\toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~201_combout\ = (\fsm|centimo[5]~56_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|centimo[5]~56_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~201_combout\);

-- Location: LCCOMB_X73_Y46_N10
\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~200_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~201_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~200_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~200_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[112]~201_combout\,
	datad => VCC,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X73_Y46_N12
\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~198_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~199_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~198_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~199_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~198_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~199_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~198_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[113]~199_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X73_Y46_N14
\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~282_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~197_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~282_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~197_combout\)))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~282_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~282_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~197_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X73_Y46_N16
\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~196_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~281_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~196_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~281_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~196_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~281_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~196_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~281_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X73_Y46_N18
\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~195_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~280_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~195_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~280_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~195_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~280_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~195_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~280_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X73_Y46_N20
\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~194_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~279_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~194_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~279_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~194_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~279_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~194_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~279_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X73_Y46_N22
\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~278_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~193_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~278_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~193_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~278_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~193_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~278_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~193_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X73_Y46_N24
\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~192_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~277_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~192_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~277_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~192_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~277_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~192_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~277_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X73_Y46_N26
\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~276_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~191_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~276_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~191_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~276_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~191_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~276_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~191_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X73_Y46_N28
\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X74_Y44_N6
\toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~283_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~276_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[120]~276_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~283_combout\);

-- Location: LCCOMB_X75_Y44_N4
\toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~202_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~202_combout\);

-- Location: LCCOMB_X74_Y46_N22
\toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~203_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~203_combout\);

-- Location: LCCOMB_X73_Y46_N6
\toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~284_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~277_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[119]~277_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~284_combout\);

-- Location: LCCOMB_X74_Y46_N28
\toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~204_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~204_combout\);

-- Location: LCCOMB_X73_Y45_N8
\toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~278_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[118]~278_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout\);

-- Location: LCCOMB_X72_Y46_N24
\toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~279_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[117]~279_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout\);

-- Location: LCCOMB_X72_Y46_N8
\toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~205_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~205_combout\);

-- Location: LCCOMB_X73_Y46_N8
\toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~280_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[116]~280_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout\);

-- Location: LCCOMB_X75_Y46_N0
\toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~206_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~206_combout\);

-- Location: LCCOMB_X73_Y45_N18
\toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~281_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[115]~281_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout\);

-- Location: LCCOMB_X74_Y46_N26
\toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~207_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~207_combout\);

-- Location: LCCOMB_X73_Y46_N2
\toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~282_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[114]~282_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout\);

-- Location: LCCOMB_X75_Y44_N2
\toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~208_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~208_combout\);

-- Location: LCCOMB_X72_Y46_N2
\toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~209_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~209_combout\);

-- Location: LCCOMB_X72_Y46_N28
\toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~322_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\fsm|centimo[6]~47_combout\))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \fsm|centimo[6]~47_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~322_combout\);

-- Location: LCCOMB_X75_Y46_N2
\toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~210_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \fsm|centimo[5]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \fsm|centimo[5]~56_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~210_combout\);

-- Location: LCCOMB_X75_Y46_N24
\toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~211_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~211_combout\);

-- Location: LCCOMB_X72_Y46_N20
\toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~212_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\fsm|centimo[4]~12_combout\) # (\debsw4|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[4]~12_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~212_combout\);

-- Location: LCCOMB_X72_Y46_N12
\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = (\debsw4|s_pulsedOut~q\) # (\fsm|centimo[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|centimo[4]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X72_Y46_N26
\toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~213_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~213_combout\);

-- Location: LCCOMB_X74_Y46_N0
\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~212_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~213_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~212_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~212_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~213_combout\,
	datad => VCC,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X74_Y46_N2
\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~210_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~211_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~210_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~211_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~210_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~211_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~210_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[127]~211_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X74_Y46_N4
\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~209_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~322_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~209_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~322_combout\)))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~209_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~209_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~322_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X74_Y46_N6
\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~208_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~208_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~208_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~208_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X74_Y46_N8
\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~207_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~207_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~207_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~207_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X74_Y46_N10
\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~206_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~206_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~206_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~206_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X74_Y46_N12
\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~205_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~205_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~205_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~205_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X74_Y46_N14
\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~204_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~204_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~204_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~204_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X74_Y46_N16
\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~203_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~284_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~203_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~284_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~203_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~284_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~203_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~284_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X74_Y46_N18
\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~283_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~202_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~283_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~202_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~283_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~202_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~283_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~202_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X74_Y46_N20
\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X75_Y44_N0
\toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~290_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~283_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[135]~283_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~290_combout\);

-- Location: LCCOMB_X75_Y45_N0
\toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~214_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~214_combout\);

-- Location: LCCOMB_X75_Y46_N10
\toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~291_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~284_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[134]~284_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~291_combout\);

-- Location: LCCOMB_X75_Y46_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~215_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~215_combout\);

-- Location: LCCOMB_X75_Y44_N12
\toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~216_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~216_combout\);

-- Location: LCCOMB_X74_Y46_N24
\toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~292_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[133]~285_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~292_combout\);

-- Location: LCCOMB_X72_Y46_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~293_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[132]~286_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~293_combout\);

-- Location: LCCOMB_X75_Y45_N18
\toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~217_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~217_combout\);

-- Location: LCCOMB_X75_Y46_N16
\toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~294_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[131]~287_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~294_combout\);

-- Location: LCCOMB_X75_Y46_N20
\toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~218_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~218_combout\);

-- Location: LCCOMB_X74_Y46_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~295_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[130]~288_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~295_combout\);

-- Location: LCCOMB_X77_Y44_N4
\toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~219_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~219_combout\);

-- Location: LCCOMB_X75_Y44_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~296_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[129]~289_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~296_combout\);

-- Location: LCCOMB_X75_Y44_N22
\toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~220_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~220_combout\);

-- Location: LCCOMB_X77_Y44_N14
\toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~221_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~221_combout\);

-- Location: LCCOMB_X72_Y46_N4
\toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~297_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~322_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[128]~322_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~297_combout\);

-- Location: LCCOMB_X75_Y46_N14
\toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~222_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~222_combout\);

-- Location: LCCOMB_X75_Y46_N6
\toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~323_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (\fsm|centimo[5]~56_combout\)) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[5]~56_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~323_combout\);

-- Location: LCCOMB_X72_Y46_N14
\toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~298_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~212_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[126]~212_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~298_combout\);

-- Location: LCCOMB_X76_Y46_N28
\toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~223_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~223_combout\);

-- Location: LCCOMB_X77_Y44_N28
\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = (\debsw4|s_pulsedOut~q\) # (\fsm|centimo[3]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|centimo[3]~20_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X77_Y44_N10
\toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~225_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~225_combout\);

-- Location: LCCOMB_X77_Y44_N16
\toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~224_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\fsm|centimo[3]~20_combout\) # (\debsw4|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|centimo[3]~20_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~224_combout\);

-- Location: LCCOMB_X76_Y46_N0
\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~225_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~224_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~225_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~225_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~224_combout\,
	datad => VCC,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X76_Y46_N2
\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~298_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~223_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~298_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~223_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~298_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~223_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~298_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~223_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X76_Y46_N4
\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~222_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~323_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~222_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~323_combout\)))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~222_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~222_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~323_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X76_Y46_N6
\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~221_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~297_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~221_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~297_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~221_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~297_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~221_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~297_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X76_Y46_N8
\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~296_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~220_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~296_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~220_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~296_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~220_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~296_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~220_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X76_Y46_N10
\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~295_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~219_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~295_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~219_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~295_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~219_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~295_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~219_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X76_Y46_N12
\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~294_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~218_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~294_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~218_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~294_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~218_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~294_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~218_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X76_Y46_N14
\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~293_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~217_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~293_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~217_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~293_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~217_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~293_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~217_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X76_Y46_N16
\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~216_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~292_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~216_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~292_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~216_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~292_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~216_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~292_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X76_Y46_N18
\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~291_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~215_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~291_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~215_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~291_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~215_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~291_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~215_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X76_Y46_N20
\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~290_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~214_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~290_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~214_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~290_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~214_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~290_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~214_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X76_Y46_N22
\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X75_Y44_N8
\toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~226_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~226_combout\);

-- Location: LCCOMB_X75_Y44_N24
\toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~299_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~290_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[150]~290_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~299_combout\);

-- Location: LCCOMB_X75_Y46_N26
\toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~300_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~291_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[149]~291_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~300_combout\);

-- Location: LCCOMB_X75_Y45_N4
\toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~227_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~227_combout\);

-- Location: LCCOMB_X75_Y44_N10
\toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~228_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~228_combout\);

-- Location: LCCOMB_X75_Y44_N6
\toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~301_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~292_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[148]~292_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~301_combout\);

-- Location: LCCOMB_X75_Y45_N28
\toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~302_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~293_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[147]~293_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~302_combout\);

-- Location: LCCOMB_X75_Y44_N20
\toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~229_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~229_combout\);

-- Location: LCCOMB_X75_Y46_N4
\toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~230_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~230_combout\);

-- Location: LCCOMB_X75_Y46_N12
\toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~303_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~294_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[146]~294_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~303_combout\);

-- Location: LCCOMB_X75_Y46_N22
\toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~304_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~295_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[145]~295_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~304_combout\);

-- Location: LCCOMB_X75_Y45_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~231_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~231_combout\);

-- Location: LCCOMB_X75_Y44_N16
\toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~305_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~296_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[144]~296_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~305_combout\);

-- Location: LCCOMB_X75_Y44_N18
\toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~232_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~232_combout\);

-- Location: LCCOMB_X77_Y44_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~306_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~297_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[143]~297_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~306_combout\);

-- Location: LCCOMB_X77_Y44_N24
\toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~233_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~233_combout\);

-- Location: LCCOMB_X76_Y46_N26
\toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~234_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~234_combout\);

-- Location: LCCOMB_X75_Y46_N8
\toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~307_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~323_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[142]~323_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~307_combout\);

-- Location: LCCOMB_X77_Y46_N16
\toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~235_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~235_combout\);

-- Location: LCCOMB_X76_Y46_N24
\toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~308_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~298_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[141]~298_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~308_combout\);

-- Location: LCCOMB_X77_Y45_N12
\toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~236_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~236_combout\);

-- Location: LCCOMB_X77_Y44_N0
\toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~309_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~224_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[140]~224_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~309_combout\);

-- Location: LCCOMB_X77_Y44_N2
\toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~237_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\debsw4|s_pulsedOut~q\) # (\fsm|centimo[2]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|centimo[2]~28_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~237_combout\);

-- Location: LCCOMB_X77_Y44_N26
\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = (\debsw4|s_pulsedOut~q\) # (\fsm|centimo[2]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|centimo[2]~28_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X77_Y44_N8
\toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~238_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~238_combout\);

-- Location: LCCOMB_X76_Y44_N0
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~237_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~238_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~237_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~238_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~237_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~238_combout\,
	datad => VCC,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X76_Y44_N2
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~236_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~309_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~236_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~309_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~236_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~309_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~236_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~309_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X76_Y44_N4
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~235_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~308_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~235_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~308_combout\)))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~235_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~235_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~308_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X76_Y44_N6
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~234_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~307_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~234_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~307_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~234_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~307_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~234_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~307_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X76_Y44_N8
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~306_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~233_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~306_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~233_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~306_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~233_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~306_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~233_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X76_Y44_N10
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~305_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~232_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~305_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~232_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~305_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~232_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~305_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~232_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X76_Y44_N12
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~304_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~231_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~304_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~231_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~304_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~231_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~304_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~231_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X76_Y44_N14
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~230_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~303_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~230_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~303_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~230_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~303_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~230_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~303_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X76_Y44_N16
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~302_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~229_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~302_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~229_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~302_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~229_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~302_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~229_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X76_Y44_N18
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~228_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~301_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~228_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~301_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~228_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~301_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~228_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~301_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X76_Y44_N20
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~300_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~227_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~300_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~227_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~300_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~227_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~300_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~227_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X76_Y44_N22
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~226_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~299_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~226_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~299_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~226_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~299_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~226_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~299_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X76_Y44_N24
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X77_Y45_N6
\toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~239_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~239_combout\);

-- Location: LCCOMB_X75_Y44_N26
\toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~310_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~299_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[165]~299_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~310_combout\);

-- Location: LCCOMB_X75_Y45_N12
\toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~240_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~240_combout\);

-- Location: LCCOMB_X75_Y45_N10
\toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~311_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~300_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[164]~300_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~311_combout\);

-- Location: LCCOMB_X75_Y44_N28
\toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~312_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~301_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[163]~301_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~312_combout\);

-- Location: LCCOMB_X76_Y44_N26
\toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~241_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~241_combout\);

-- Location: LCCOMB_X75_Y45_N14
\toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~242_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~242_combout\);

-- Location: LCCOMB_X75_Y45_N24
\toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~313_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~302_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[162]~302_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~313_combout\);

-- Location: LCCOMB_X75_Y45_N16
\toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~243_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~243_combout\);

-- Location: LCCOMB_X75_Y46_N18
\toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~314_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~303_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[161]~303_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~314_combout\);

-- Location: LCCOMB_X75_Y45_N2
\toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~244_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~244_combout\);

-- Location: LCCOMB_X75_Y45_N6
\toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~315_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~304_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[160]~304_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~315_combout\);

-- Location: LCCOMB_X75_Y44_N14
\toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~316_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~305_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[159]~305_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~316_combout\);

-- Location: LCCOMB_X76_Y44_N28
\toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~245_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~245_combout\);

-- Location: LCCOMB_X77_Y45_N20
\toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~246_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~246_combout\);

-- Location: LCCOMB_X77_Y44_N22
\toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~317_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~306_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~306_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~317_combout\);

-- Location: LCCOMB_X75_Y46_N28
\toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~318_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~307_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[157]~307_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~318_combout\);

-- Location: LCCOMB_X77_Y45_N22
\toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~247_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~247_combout\);

-- Location: LCCOMB_X76_Y46_N30
\toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~319_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~308_combout\) # 
-- ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[156]~308_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~319_combout\);

-- Location: LCCOMB_X77_Y45_N24
\toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~248_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~248_combout\);

-- Location: LCCOMB_X77_Y45_N2
\toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~249_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~249_combout\);

-- Location: LCCOMB_X77_Y45_N28
\toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~320_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~309_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~309_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~320_combout\);

-- Location: LCCOMB_X77_Y44_N20
\toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~321_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~237_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[154]~237_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~321_combout\);

-- Location: LCCOMB_X77_Y45_N4
\toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~250_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~250_combout\);

-- Location: LCCOMB_X80_Y45_N6
\toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~251_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\fsm|centimo[1]~36_combout\) # (\debsw4|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[1]~36_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~251_combout\);

-- Location: LCCOMB_X80_Y45_N24
\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = (\debsw4|s_pulsedOut~q\) # (\fsm|centimo[1]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|centimo[1]~36_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X80_Y45_N4
\toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~252_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~252_combout\);

-- Location: LCCOMB_X76_Y45_N0
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~251_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~252_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~251_combout\) # (\toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~252_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~251_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~252_combout\,
	datad => VCC,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X76_Y45_N2
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~321_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~250_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~321_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~250_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~321_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~250_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~321_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~250_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X76_Y45_N4
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~249_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~320_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~249_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~320_combout\)))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~249_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~249_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[170]~320_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X76_Y45_N6
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~319_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~248_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~319_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~248_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~319_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~248_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~319_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~248_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X76_Y45_N8
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~318_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~247_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~318_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~247_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~318_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~247_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~318_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~247_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X76_Y45_N10
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~246_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~317_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~246_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~317_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~246_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~317_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~246_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[173]~317_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X76_Y45_N12
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~316_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~245_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~316_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~245_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~316_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~245_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~316_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~245_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X76_Y45_N14
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~244_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~315_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~244_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~315_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~244_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~315_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~244_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~315_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\);

-- Location: LCCOMB_X76_Y45_N16
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~243_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~314_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~243_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~314_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~243_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~314_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~243_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~314_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\);

-- Location: LCCOMB_X76_Y45_N18
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~242_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~313_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~242_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~313_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~242_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~313_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~242_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~313_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\);

-- Location: LCCOMB_X76_Y45_N20
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~312_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~241_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~312_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~241_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~312_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~241_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~312_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~241_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\);

-- Location: LCCOMB_X76_Y45_N22
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ & (((\toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~240_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~311_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~240_combout\ & 
-- (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~311_combout\)))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ = CARRY((!\toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~240_combout\ & (!\toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~311_combout\ & 
-- !\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~240_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~311_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\);

-- Location: LCCOMB_X76_Y45_N24
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & ((((\toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~239_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~310_combout\))))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~239_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~310_combout\) # (GND))))
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ = CARRY((\toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~239_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~310_combout\) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~239_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~310_combout\,
	datad => VCC,
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	cout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\);

-- Location: LCCOMB_X76_Y45_N26
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = !\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X73_Y45_N28
\toBCD|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~10_combout\ = (\debsw4|s_pulsedOut~q\) # ((!\fsm|Selector13~15_combout\ & (!\fsm|Selector16~4_combout\ & !\fsm|Selector19~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|Selector13~15_combout\,
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|Selector16~4_combout\,
	datad => \fsm|Selector19~4_combout\,
	combout => \toBCD|process_0~10_combout\);

-- Location: LCCOMB_X79_Y42_N0
\toBCD|centimoU[12]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[12]~32_combout\ = (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((!\toBCD|process_0~4_combout\) # (!\toBCD|process_0~10_combout\)) # (!\toBCD|process_0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~13_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \toBCD|process_0~10_combout\,
	datad => \toBCD|process_0~4_combout\,
	combout => \toBCD|centimoU[12]~32_combout\);

-- Location: LCCOMB_X79_Y42_N10
\toBCD|process_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|process_0~14_combout\ = (\toBCD|process_0~13_combout\ & (\toBCD|process_0~10_combout\ & \toBCD|process_0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~13_combout\,
	datac => \toBCD|process_0~10_combout\,
	datad => \toBCD|process_0~4_combout\,
	combout => \toBCD|process_0~14_combout\);

-- Location: LCCOMB_X73_Y45_N20
\toBCD|centimoU[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[2]~7_combout\ = (!\toBCD|process_0~14_combout\ & (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~321_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~321_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[169]~250_combout\,
	combout => \toBCD|centimoU[2]~7_combout\);

-- Location: LCCOMB_X73_Y45_N22
\toBCD|centimoU[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[2]~8_combout\ = (\toBCD|process_0~9_combout\) # ((\toBCD|centimoU[2]~7_combout\) # ((\toBCD|centimoU[12]~32_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datab => \toBCD|centimoU[12]~32_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datad => \toBCD|centimoU[2]~7_combout\,
	combout => \toBCD|centimoU[2]~8_combout\);

-- Location: LCCOMB_X80_Y45_N28
\toBCD|centimoU[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[1]~29_combout\ = (!\toBCD|process_0~14_combout\ & (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~252_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~252_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[168]~251_combout\,
	combout => \toBCD|centimoU[1]~29_combout\);

-- Location: LCCOMB_X79_Y45_N16
\toBCD|centimoU[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[1]~30_combout\ = (\toBCD|process_0~9_combout\) # ((\toBCD|centimoU[1]~29_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ & \toBCD|centimoU[12]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datab => \toBCD|process_0~9_combout\,
	datac => \toBCD|centimoU[12]~32_combout\,
	datad => \toBCD|centimoU[1]~29_combout\,
	combout => \toBCD|centimoU[1]~30_combout\);

-- Location: LCCOMB_X79_Y42_N2
\toBCD|euroU[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[7]~2_combout\ = (\toBCD|process_0~14_combout\) # ((\toBCD|process_0~5_combout\ & (\toBCD|process_0~8_combout\ & \toBCD|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datab => \toBCD|process_0~5_combout\,
	datac => \toBCD|process_0~8_combout\,
	datad => \toBCD|process_0~4_combout\,
	combout => \toBCD|euroU[7]~2_combout\);

-- Location: LCCOMB_X77_Y45_N0
\toBCD|centimoU[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[3]~27_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~236_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~309_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~236_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[155]~309_combout\,
	combout => \toBCD|centimoU[3]~27_combout\);

-- Location: LCCOMB_X77_Y45_N26
\toBCD|centimoU[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[3]~28_combout\ = (\toBCD|euroU[7]~2_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\toBCD|centimoU[3]~27_combout\))) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datac => \toBCD|euroU[7]~2_combout\,
	datad => \toBCD|centimoU[3]~27_combout\,
	combout => \toBCD|centimoU[3]~28_combout\);

-- Location: LCCOMB_X76_Y44_N30
\toBCD|centimoU[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[6]~21_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~306_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~233_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~306_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[158]~233_combout\,
	combout => \toBCD|centimoU[6]~21_combout\);

-- Location: LCCOMB_X77_Y45_N30
\toBCD|centimoU[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[6]~22_combout\ = (\toBCD|euroU[7]~2_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\toBCD|centimoU[6]~21_combout\)) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[7]~2_combout\,
	datab => \toBCD|centimoU[6]~21_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \toBCD|centimoU[6]~22_combout\);

-- Location: LCCOMB_X76_Y45_N30
\toBCD|centimoU[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[4]~24_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~248_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~319_combout\)))) # (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~248_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[171]~319_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	combout => \toBCD|centimoU[4]~24_combout\);

-- Location: LCCOMB_X77_Y45_N18
\toBCD|centimoU[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[5]~33_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~318_combout\) # 
-- ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[172]~318_combout\,
	combout => \toBCD|centimoU[5]~33_combout\);

-- Location: LCCOMB_X77_Y45_N16
\toBCD|centimoU[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[5]~23_combout\ = (\toBCD|euroU[7]~2_combout\) # ((\toBCD|centimoU[5]~33_combout\) # ((!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[7]~2_combout\,
	datab => \toBCD|centimoU[5]~33_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	combout => \toBCD|centimoU[5]~23_combout\);

-- Location: LCCOMB_X77_Y45_N14
\HEXcentimoU|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal4~2_combout\ = (!\toBCD|centimoU[6]~22_combout\ & (!\toBCD|centimoU[4]~24_combout\ & (!\toBCD|euroU[7]~2_combout\ & !\toBCD|centimoU[5]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[6]~22_combout\,
	datab => \toBCD|centimoU[4]~24_combout\,
	datac => \toBCD|euroU[7]~2_combout\,
	datad => \toBCD|centimoU[5]~23_combout\,
	combout => \HEXcentimoU|Equal4~2_combout\);

-- Location: LCCOMB_X80_Y45_N26
\toBCD|centimoU[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[11]~17_combout\ = (!\toBCD|process_0~14_combout\ & (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~312_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~312_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[178]~241_combout\,
	combout => \toBCD|centimoU[11]~17_combout\);

-- Location: LCCOMB_X79_Y45_N30
\toBCD|centimoU[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[11]~18_combout\ = (\toBCD|process_0~9_combout\) # ((\toBCD|centimoU[11]~17_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ & \toBCD|centimoU[12]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	datab => \toBCD|centimoU[12]~32_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \toBCD|centimoU[11]~17_combout\,
	combout => \toBCD|centimoU[11]~18_combout\);

-- Location: LCCOMB_X75_Y45_N8
\toBCD|centimoU[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[10]~19_combout\ = (!\toBCD|process_0~14_combout\ & (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~313_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~313_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[177]~242_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \toBCD|centimoU[10]~19_combout\);

-- Location: LCCOMB_X79_Y45_N28
\toBCD|centimoU[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[10]~20_combout\ = (\toBCD|centimoU[10]~19_combout\) # ((\toBCD|process_0~9_combout\) # ((\toBCD|centimoU[12]~32_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[10]~19_combout\,
	datab => \toBCD|centimoU[12]~32_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	combout => \toBCD|centimoU[10]~20_combout\);

-- Location: LCCOMB_X76_Y45_N28
\toBCD|centimoU[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[13]~15_combout\ = (!\toBCD|process_0~14_combout\ & (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~310_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~310_combout\,
	datab => \toBCD|process_0~14_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|StageOut[180]~239_combout\,
	combout => \toBCD|centimoU[13]~15_combout\);

-- Location: LCCOMB_X79_Y45_N4
\toBCD|centimoU[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[13]~16_combout\ = (\toBCD|centimoU[13]~15_combout\) # ((\toBCD|process_0~9_combout\) # ((\toBCD|centimoU[12]~32_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[13]~15_combout\,
	datab => \toBCD|centimoU[12]~32_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	combout => \toBCD|centimoU[13]~16_combout\);

-- Location: LCCOMB_X75_Y45_N22
\toBCD|centimoU[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[12]~13_combout\ = (!\toBCD|process_0~14_combout\ & (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~240_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~240_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[179]~311_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \toBCD|centimoU[12]~13_combout\);

-- Location: LCCOMB_X79_Y45_N18
\toBCD|centimoU[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[12]~14_combout\ = (\toBCD|process_0~9_combout\) # ((\toBCD|centimoU[12]~13_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ & \toBCD|centimoU[12]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	datab => \toBCD|centimoU[12]~32_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \toBCD|centimoU[12]~13_combout\,
	combout => \toBCD|centimoU[12]~14_combout\);

-- Location: LCCOMB_X79_Y45_N2
\HEXcentimoU|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal4~1_combout\ = (!\toBCD|centimoU[11]~18_combout\ & (!\toBCD|centimoU[10]~20_combout\ & (!\toBCD|centimoU[13]~16_combout\ & !\toBCD|centimoU[12]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[11]~18_combout\,
	datab => \toBCD|centimoU[10]~20_combout\,
	datac => \toBCD|centimoU[13]~16_combout\,
	datad => \toBCD|centimoU[12]~14_combout\,
	combout => \HEXcentimoU|Equal4~1_combout\);

-- Location: LCCOMB_X75_Y45_N26
\toBCD|centimoU[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[9]~25_combout\ = (!\toBCD|process_0~14_combout\ & (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~243_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~243_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[176]~314_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \toBCD|centimoU[9]~25_combout\);

-- Location: LCCOMB_X79_Y45_N8
\toBCD|centimoU[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[9]~26_combout\ = (\toBCD|centimoU[9]~25_combout\) # ((\toBCD|process_0~9_combout\) # ((\toBCD|centimoU[12]~32_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[9]~25_combout\,
	datab => \toBCD|centimoU[12]~32_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	combout => \toBCD|centimoU[9]~26_combout\);

-- Location: LCCOMB_X79_Y42_N24
\toBCD|centimoU[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[7]~11_combout\ = (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (!\toBCD|process_0~14_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~245_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~245_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[174]~316_combout\,
	datad => \toBCD|process_0~14_combout\,
	combout => \toBCD|centimoU[7]~11_combout\);

-- Location: LCCOMB_X79_Y45_N26
\toBCD|centimoU[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[7]~12_combout\ = (\toBCD|process_0~9_combout\) # ((\toBCD|centimoU[7]~11_combout\) # ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ & \toBCD|centimoU[12]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	datab => \toBCD|centimoU[12]~32_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \toBCD|centimoU[7]~11_combout\,
	combout => \toBCD|centimoU[7]~12_combout\);

-- Location: LCCOMB_X75_Y45_N20
\toBCD|centimoU[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[8]~9_combout\ = (!\toBCD|process_0~14_combout\ & (\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~244_combout\) # 
-- (\toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~244_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|StageOut[175]~315_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \toBCD|centimoU[8]~9_combout\);

-- Location: LCCOMB_X79_Y45_N0
\toBCD|centimoU[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[8]~10_combout\ = (\toBCD|centimoU[8]~9_combout\) # ((\toBCD|process_0~9_combout\) # ((\toBCD|centimoU[12]~32_combout\ & \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[8]~9_combout\,
	datab => \toBCD|process_0~9_combout\,
	datac => \toBCD|centimoU[12]~32_combout\,
	datad => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	combout => \toBCD|centimoU[8]~10_combout\);

-- Location: LCCOMB_X79_Y45_N20
\HEXcentimoU|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal4~0_combout\ = (!\toBCD|centimoU[7]~12_combout\ & !\toBCD|centimoU[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|centimoU[7]~12_combout\,
	datad => \toBCD|centimoU[8]~10_combout\,
	combout => \HEXcentimoU|Equal4~0_combout\);

-- Location: LCCOMB_X79_Y45_N14
\HEXcentimoU|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal4~3_combout\ = (\HEXcentimoU|Equal4~2_combout\ & (\HEXcentimoU|Equal4~1_combout\ & (!\toBCD|centimoU[9]~26_combout\ & \HEXcentimoU|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|Equal4~2_combout\,
	datab => \HEXcentimoU|Equal4~1_combout\,
	datac => \toBCD|centimoU[9]~26_combout\,
	datad => \HEXcentimoU|Equal4~0_combout\,
	combout => \HEXcentimoU|Equal4~3_combout\);

-- Location: LCCOMB_X77_Y47_N10
\HEXcentimoU|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal12~0_combout\ = (\toBCD|centimoU[1]~30_combout\ & (!\toBCD|centimoU[3]~28_combout\ & \HEXcentimoU|Equal4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[1]~30_combout\,
	datac => \toBCD|centimoU[3]~28_combout\,
	datad => \HEXcentimoU|Equal4~3_combout\,
	combout => \HEXcentimoU|Equal12~0_combout\);

-- Location: LCCOMB_X73_Y45_N10
\fsm|centimo[0]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|centimo[0]~106_combout\ = (!\debsw4|s_pulsedOut~q\ & \fsm|Selector13~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|Selector13~15_combout\,
	combout => \fsm|centimo[0]~106_combout\);

-- Location: LCCOMB_X73_Y45_N4
\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (!\debsw4|s_pulsedOut~q\ & \fsm|Selector13~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|Selector13~15_combout\,
	combout => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\);

-- Location: LCCOMB_X73_Y45_N14
\toBCD|centimoU[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[0]~6_combout\ = (!\toBCD|process_0~14_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fsm|centimo[0]~106_combout\)) # 
-- (!\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[0]~106_combout\,
	datab => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \toBCD|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datad => \toBCD|process_0~14_combout\,
	combout => \toBCD|centimoU[0]~6_combout\);

-- Location: LCCOMB_X79_Y42_N26
\toBCD|centimoU[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoU[0]~31_combout\ = (\toBCD|centimoU[0]~6_combout\) # ((\toBCD|process_0~5_combout\ & (\toBCD|process_0~8_combout\ & \toBCD|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[0]~6_combout\,
	datab => \toBCD|process_0~5_combout\,
	datac => \toBCD|process_0~8_combout\,
	datad => \toBCD|process_0~4_combout\,
	combout => \toBCD|centimoU[0]~31_combout\);

-- Location: LCCOMB_X77_Y47_N28
\HEXcentimoU|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal14~0_combout\ = (!\toBCD|centimoU[3]~28_combout\ & (\toBCD|centimoU[0]~31_combout\ & \HEXcentimoU|Equal4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[3]~28_combout\,
	datac => \toBCD|centimoU[0]~31_combout\,
	datad => \HEXcentimoU|Equal4~3_combout\,
	combout => \HEXcentimoU|Equal14~0_combout\);

-- Location: LCCOMB_X77_Y47_N6
\HEXcentimoU|Equal18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal18~0_combout\ = (!\toBCD|centimoU[1]~30_combout\ & (\HEXcentimoU|Equal14~0_combout\ & !\toBCD|centimoU[2]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[1]~30_combout\,
	datab => \HEXcentimoU|Equal14~0_combout\,
	datac => \toBCD|centimoU[2]~8_combout\,
	combout => \HEXcentimoU|Equal18~0_combout\);

-- Location: LCCOMB_X77_Y48_N0
\HEXcentimoU|decOut_n[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[1]~6_combout\ = (!\HEXcentimoU|Equal18~0_combout\ & (((!\toBCD|centimoU[0]~31_combout\) # (!\HEXcentimoU|Equal12~0_combout\)) # (!\toBCD|centimoU[2]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[2]~8_combout\,
	datab => \HEXcentimoU|Equal12~0_combout\,
	datac => \toBCD|centimoU[0]~31_combout\,
	datad => \HEXcentimoU|Equal18~0_combout\,
	combout => \HEXcentimoU|decOut_n[1]~6_combout\);

-- Location: LCCOMB_X77_Y48_N6
\HEXcentimoU|decOut_n[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[6]~7_combout\ = (!\freqDiv|clockOut~q\ & \HEXcentimoU|decOut_n[1]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|clockOut~q\,
	datad => \HEXcentimoU|decOut_n[1]~6_combout\,
	combout => \HEXcentimoU|decOut_n[6]~7_combout\);

-- Location: LCCOMB_X77_Y48_N18
\HEXcentimoU|Equal17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal17~0_combout\ = (!\toBCD|centimoU[2]~8_combout\ & (\HEXcentimoU|Equal12~0_combout\ & !\toBCD|centimoU[0]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[2]~8_combout\,
	datab => \HEXcentimoU|Equal12~0_combout\,
	datac => \toBCD|centimoU[0]~31_combout\,
	combout => \HEXcentimoU|Equal17~0_combout\);

-- Location: LCCOMB_X77_Y46_N22
\HEXcentimoU|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal7~0_combout\ = (!\toBCD|centimoU[0]~31_combout\ & \toBCD|centimoU[2]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|centimoU[0]~31_combout\,
	datac => \toBCD|centimoU[2]~8_combout\,
	combout => \HEXcentimoU|Equal7~0_combout\);

-- Location: LCCOMB_X77_Y47_N2
\HEXcentimoU|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal15~0_combout\ = (!\toBCD|centimoU[1]~30_combout\ & (\HEXcentimoU|Equal7~0_combout\ & (!\toBCD|centimoU[3]~28_combout\ & \HEXcentimoU|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[1]~30_combout\,
	datab => \HEXcentimoU|Equal7~0_combout\,
	datac => \toBCD|centimoU[3]~28_combout\,
	datad => \HEXcentimoU|Equal4~3_combout\,
	combout => \HEXcentimoU|Equal15~0_combout\);

-- Location: LCCOMB_X77_Y47_N8
\HEXcentimoU|Equal4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal4~5_combout\ = (\toBCD|centimoU[1]~30_combout\ & (\toBCD|centimoU[3]~28_combout\ & \HEXcentimoU|Equal4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[1]~30_combout\,
	datac => \toBCD|centimoU[3]~28_combout\,
	datad => \HEXcentimoU|Equal4~3_combout\,
	combout => \HEXcentimoU|Equal4~5_combout\);

-- Location: LCCOMB_X77_Y47_N0
\HEXcentimoU|s_decOut[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|s_decOut[6]~1_combout\ = (!\HEXcentimoU|Equal15~0_combout\ & ((\toBCD|centimoU[2]~8_combout\) # ((!\HEXcentimoU|Equal4~5_combout\) # (!\toBCD|centimoU[0]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|Equal15~0_combout\,
	datab => \toBCD|centimoU[2]~8_combout\,
	datac => \toBCD|centimoU[0]~31_combout\,
	datad => \HEXcentimoU|Equal4~5_combout\,
	combout => \HEXcentimoU|s_decOut[6]~1_combout\);

-- Location: LCCOMB_X77_Y47_N4
\HEXcentimoU|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal6~0_combout\ = (!\toBCD|centimoU[1]~30_combout\ & (\toBCD|centimoU[3]~28_combout\ & \HEXcentimoU|Equal4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[1]~30_combout\,
	datac => \toBCD|centimoU[3]~28_combout\,
	datad => \HEXcentimoU|Equal4~3_combout\,
	combout => \HEXcentimoU|Equal6~0_combout\);

-- Location: LCCOMB_X77_Y47_N12
\HEXcentimoU|decOut_n[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[0]~8_combout\ = (\toBCD|centimoU[2]~8_combout\) # ((!\HEXcentimoU|Equal6~0_combout\ & ((!\HEXcentimoU|Equal12~0_combout\) # (!\toBCD|centimoU[0]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[2]~8_combout\,
	datab => \HEXcentimoU|Equal6~0_combout\,
	datac => \toBCD|centimoU[0]~31_combout\,
	datad => \HEXcentimoU|Equal12~0_combout\,
	combout => \HEXcentimoU|decOut_n[0]~8_combout\);

-- Location: LCCOMB_X77_Y47_N16
\HEXcentimoU|Equal14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal14~1_combout\ = (!\toBCD|centimoU[1]~30_combout\ & (\HEXcentimoU|Equal14~0_combout\ & \toBCD|centimoU[2]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[1]~30_combout\,
	datab => \HEXcentimoU|Equal14~0_combout\,
	datac => \toBCD|centimoU[2]~8_combout\,
	combout => \HEXcentimoU|Equal14~1_combout\);

-- Location: LCCOMB_X77_Y47_N30
\HEXcentimoU|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal13~0_combout\ = (\toBCD|centimoU[1]~30_combout\ & (\HEXcentimoU|Equal7~0_combout\ & (!\toBCD|centimoU[3]~28_combout\ & \HEXcentimoU|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[1]~30_combout\,
	datab => \HEXcentimoU|Equal7~0_combout\,
	datac => \toBCD|centimoU[3]~28_combout\,
	datad => \HEXcentimoU|Equal4~3_combout\,
	combout => \HEXcentimoU|Equal13~0_combout\);

-- Location: LCCOMB_X77_Y47_N18
\HEXcentimoU|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal5~0_combout\ = (\toBCD|centimoU[3]~28_combout\ & (!\toBCD|centimoU[0]~31_combout\ & (\toBCD|centimoU[1]~30_combout\ & \HEXcentimoU|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[3]~28_combout\,
	datab => \toBCD|centimoU[0]~31_combout\,
	datac => \toBCD|centimoU[1]~30_combout\,
	datad => \HEXcentimoU|Equal4~3_combout\,
	combout => \HEXcentimoU|Equal5~0_combout\);

-- Location: LCCOMB_X77_Y47_N24
\HEXcentimoU|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal9~0_combout\ = (!\toBCD|centimoU[2]~8_combout\ & \HEXcentimoU|Equal5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|centimoU[2]~8_combout\,
	datad => \HEXcentimoU|Equal5~0_combout\,
	combout => \HEXcentimoU|Equal9~0_combout\);

-- Location: LCCOMB_X77_Y47_N14
\HEXcentimoU|decOut_n[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[0]~9_combout\ = (\HEXcentimoU|decOut_n[0]~8_combout\ & (!\HEXcentimoU|Equal14~1_combout\ & (!\HEXcentimoU|Equal13~0_combout\ & !\HEXcentimoU|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[0]~8_combout\,
	datab => \HEXcentimoU|Equal14~1_combout\,
	datac => \HEXcentimoU|Equal13~0_combout\,
	datad => \HEXcentimoU|Equal9~0_combout\,
	combout => \HEXcentimoU|decOut_n[0]~9_combout\);

-- Location: LCCOMB_X77_Y48_N4
\HEXcentimoU|decOut_n[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[0]~10_combout\ = ((\HEXcentimoU|Equal17~0_combout\) # ((!\HEXcentimoU|decOut_n[0]~9_combout\) # (!\HEXcentimoU|s_decOut[6]~1_combout\))) # (!\HEXcentimoU|decOut_n[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[6]~7_combout\,
	datab => \HEXcentimoU|Equal17~0_combout\,
	datac => \HEXcentimoU|s_decOut[6]~1_combout\,
	datad => \HEXcentimoU|decOut_n[0]~9_combout\,
	combout => \HEXcentimoU|decOut_n[0]~10_combout\);

-- Location: LCCOMB_X79_Y45_N10
\HEXcentimoU|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal3~0_combout\ = (\toBCD|centimoU[0]~31_combout\ & (\toBCD|centimoU[12]~14_combout\ & (\toBCD|centimoU[2]~8_combout\ & \toBCD|centimoU[1]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[0]~31_combout\,
	datab => \toBCD|centimoU[12]~14_combout\,
	datac => \toBCD|centimoU[2]~8_combout\,
	datad => \toBCD|centimoU[1]~30_combout\,
	combout => \HEXcentimoU|Equal3~0_combout\);

-- Location: LCCOMB_X79_Y45_N24
\HEXcentimoU|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal3~1_combout\ = (\HEXcentimoU|Equal3~0_combout\ & (\toBCD|centimoU[13]~16_combout\ & (\toBCD|centimoU[11]~18_combout\ & \toBCD|centimoU[3]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|Equal3~0_combout\,
	datab => \toBCD|centimoU[13]~16_combout\,
	datac => \toBCD|centimoU[11]~18_combout\,
	datad => \toBCD|centimoU[3]~28_combout\,
	combout => \HEXcentimoU|Equal3~1_combout\);

-- Location: LCCOMB_X77_Y45_N8
\HEXcentimoU|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal0~0_combout\ = (\toBCD|centimoU[6]~22_combout\ & (\toBCD|centimoU[5]~23_combout\ & ((\toBCD|centimoU[4]~24_combout\) # (\toBCD|euroU[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[6]~22_combout\,
	datab => \toBCD|centimoU[4]~24_combout\,
	datac => \toBCD|euroU[7]~2_combout\,
	datad => \toBCD|centimoU[5]~23_combout\,
	combout => \HEXcentimoU|Equal0~0_combout\);

-- Location: LCCOMB_X79_Y45_N6
\HEXcentimoU|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal3~2_combout\ = (\HEXcentimoU|Equal3~1_combout\ & (\HEXcentimoU|Equal0~0_combout\ & \toBCD|centimoU[10]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HEXcentimoU|Equal3~1_combout\,
	datac => \HEXcentimoU|Equal0~0_combout\,
	datad => \toBCD|centimoU[10]~20_combout\,
	combout => \HEXcentimoU|Equal3~2_combout\);

-- Location: LCCOMB_X79_Y45_N12
\HEXcentimoU|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal3~3_combout\ = (\toBCD|centimoU[7]~12_combout\ & (\toBCD|centimoU[8]~10_combout\ & (\toBCD|centimoU[9]~26_combout\ & \HEXcentimoU|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[7]~12_combout\,
	datab => \toBCD|centimoU[8]~10_combout\,
	datac => \toBCD|centimoU[9]~26_combout\,
	datad => \HEXcentimoU|Equal3~2_combout\,
	combout => \HEXcentimoU|Equal3~3_combout\);

-- Location: LCCOMB_X79_Y45_N22
\HEXcentimoU|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal4~4_combout\ = (!\toBCD|centimoU[7]~12_combout\ & (!\toBCD|centimoU[8]~10_combout\ & (!\toBCD|centimoU[9]~26_combout\ & \HEXcentimoU|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[7]~12_combout\,
	datab => \toBCD|centimoU[8]~10_combout\,
	datac => \toBCD|centimoU[9]~26_combout\,
	datad => \HEXcentimoU|Equal4~1_combout\,
	combout => \HEXcentimoU|Equal4~4_combout\);

-- Location: LCCOMB_X77_Y45_N10
\HEXcentimoU|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal0~1_combout\ = (\toBCD|centimoU[3]~28_combout\ & (\HEXcentimoU|Equal0~0_combout\ & (!\toBCD|centimoU[0]~31_combout\ & \HEXcentimoU|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[3]~28_combout\,
	datab => \HEXcentimoU|Equal0~0_combout\,
	datac => \toBCD|centimoU[0]~31_combout\,
	datad => \HEXcentimoU|Equal4~4_combout\,
	combout => \HEXcentimoU|Equal0~1_combout\);

-- Location: LCCOMB_X77_Y49_N8
\HEXcentimoU|s_decOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|s_decOut~0_combout\ = (\HEXcentimoU|Equal3~3_combout\) # ((!\toBCD|centimoU[1]~30_combout\ & \HEXcentimoU|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[1]~30_combout\,
	datac => \HEXcentimoU|Equal3~3_combout\,
	datad => \HEXcentimoU|Equal0~1_combout\,
	combout => \HEXcentimoU|s_decOut~0_combout\);

-- Location: LCCOMB_X77_Y48_N14
\HEXcentimoU|decOut_n[0]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[0]~36_combout\ = (\HEXcentimoU|s_decOut~0_combout\) # ((\toBCD|centimoU[2]~8_combout\ & (\HEXcentimoU|Equal6~0_combout\ & \toBCD|centimoU[0]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[2]~8_combout\,
	datab => \HEXcentimoU|Equal6~0_combout\,
	datac => \toBCD|centimoU[0]~31_combout\,
	datad => \HEXcentimoU|s_decOut~0_combout\,
	combout => \HEXcentimoU|decOut_n[0]~36_combout\);

-- Location: LCCOMB_X77_Y48_N2
\HEXcentimoU|decOut_n[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[0]~11_combout\ = (\HEXcentimoU|decOut_n[0]~9_combout\ & ((\toBCD|centimoU[2]~8_combout\ $ (\toBCD|centimoU[0]~31_combout\)) # (!\HEXcentimoU|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[2]~8_combout\,
	datab => \HEXcentimoU|Equal12~0_combout\,
	datac => \toBCD|centimoU[0]~31_combout\,
	datad => \HEXcentimoU|decOut_n[0]~9_combout\,
	combout => \HEXcentimoU|decOut_n[0]~11_combout\);

-- Location: LCCOMB_X77_Y48_N24
\HEXcentimoU|decOut_n[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[0]~12_combout\ = (\HEXcentimoU|decOut_n[0]~10_combout\ & ((\freqDiv|clockOut~q\) # ((\HEXcentimoU|decOut_n[0]~11_combout\)))) # (!\HEXcentimoU|decOut_n[0]~10_combout\ & (((\HEXcentimoU|decOut_n[0]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|clockOut~q\,
	datab => \HEXcentimoU|decOut_n[0]~10_combout\,
	datac => \HEXcentimoU|decOut_n[0]~36_combout\,
	datad => \HEXcentimoU|decOut_n[0]~11_combout\,
	combout => \HEXcentimoU|decOut_n[0]~12_combout\);

-- Location: LCCOMB_X77_Y47_N26
\HEXcentimoU|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal5~1_combout\ = (\toBCD|centimoU[2]~8_combout\ & \HEXcentimoU|Equal5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|centimoU[2]~8_combout\,
	datad => \HEXcentimoU|Equal5~0_combout\,
	combout => \HEXcentimoU|Equal5~1_combout\);

-- Location: LCCOMB_X77_Y48_N10
\HEXcentimoU|decOut_n[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[1]~14_combout\ = (\toBCD|centimoU[2]~8_combout\ & (((!\toBCD|centimoU[0]~31_combout\) # (!\HEXcentimoU|Equal6~0_combout\)))) # (!\toBCD|centimoU[2]~8_combout\ & (((\toBCD|centimoU[0]~31_combout\)) # 
-- (!\HEXcentimoU|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[2]~8_combout\,
	datab => \HEXcentimoU|Equal12~0_combout\,
	datac => \HEXcentimoU|Equal6~0_combout\,
	datad => \toBCD|centimoU[0]~31_combout\,
	combout => \HEXcentimoU|decOut_n[1]~14_combout\);

-- Location: LCCOMB_X77_Y48_N20
\HEXcentimoU|decOut_n[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[1]~15_combout\ = (\HEXcentimoU|decOut_n[0]~9_combout\ & (\HEXcentimoU|s_decOut[6]~1_combout\ & (!\HEXcentimoU|Equal5~1_combout\ & \HEXcentimoU|decOut_n[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[0]~9_combout\,
	datab => \HEXcentimoU|s_decOut[6]~1_combout\,
	datac => \HEXcentimoU|Equal5~1_combout\,
	datad => \HEXcentimoU|decOut_n[1]~14_combout\,
	combout => \HEXcentimoU|decOut_n[1]~15_combout\);

-- Location: LCCOMB_X77_Y47_N22
\HEXcentimoU|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal7~1_combout\ = (!\toBCD|centimoU[1]~30_combout\ & (\HEXcentimoU|Equal7~0_combout\ & (\toBCD|centimoU[3]~28_combout\ & \HEXcentimoU|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[1]~30_combout\,
	datab => \HEXcentimoU|Equal7~0_combout\,
	datac => \toBCD|centimoU[3]~28_combout\,
	datad => \HEXcentimoU|Equal4~3_combout\,
	combout => \HEXcentimoU|Equal7~1_combout\);

-- Location: LCCOMB_X77_Y49_N26
\HEXcentimoU|decOut_n[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[1]~37_combout\ = ((\HEXcentimoU|Equal7~1_combout\) # ((\freqDiv|clockOut~q\) # (!\HEXcentimoU|decOut_n[1]~6_combout\))) # (!\HEXcentimoU|decOut_n[1]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[1]~15_combout\,
	datab => \HEXcentimoU|Equal7~1_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXcentimoU|decOut_n[1]~6_combout\,
	combout => \HEXcentimoU|decOut_n[1]~37_combout\);

-- Location: LCCOMB_X77_Y47_N20
\HEXcentimoU|decOut_n[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[0]~17_combout\ = (\HEXcentimoU|decOut_n[0]~8_combout\ & ((\toBCD|centimoU[2]~8_combout\) # (!\HEXcentimoU|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[0]~8_combout\,
	datac => \toBCD|centimoU[2]~8_combout\,
	datad => \HEXcentimoU|Equal5~0_combout\,
	combout => \HEXcentimoU|decOut_n[0]~17_combout\);

-- Location: LCCOMB_X77_Y49_N16
\HEXcentimoU|decOut_n[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[1]~18_combout\ = (!\HEXcentimoU|Equal15~0_combout\ & (\HEXcentimoU|decOut_n[1]~14_combout\ & (\HEXcentimoU|decOut_n[0]~17_combout\ & \HEXcentimoU|decOut_n[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|Equal15~0_combout\,
	datab => \HEXcentimoU|decOut_n[1]~14_combout\,
	datac => \HEXcentimoU|decOut_n[0]~17_combout\,
	datad => \HEXcentimoU|decOut_n[1]~6_combout\,
	combout => \HEXcentimoU|decOut_n[1]~18_combout\);

-- Location: LCCOMB_X77_Y49_N30
\HEXcentimoU|Equal4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal4~6_combout\ = (\HEXcentimoU|Equal4~5_combout\ & (\toBCD|centimoU[0]~31_combout\ & \toBCD|centimoU[2]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HEXcentimoU|Equal4~5_combout\,
	datac => \toBCD|centimoU[0]~31_combout\,
	datad => \toBCD|centimoU[2]~8_combout\,
	combout => \HEXcentimoU|Equal4~6_combout\);

-- Location: LCCOMB_X77_Y49_N28
\HEXcentimoU|decOut_n[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[6]~13_combout\ = (!\freqDiv|clockOut~q\ & (\HEXcentimoU|decOut_n[1]~6_combout\ & ((!\HEXcentimoU|Equal7~0_combout\) # (!\HEXcentimoU|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|Equal6~0_combout\,
	datab => \HEXcentimoU|Equal7~0_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXcentimoU|decOut_n[1]~6_combout\,
	combout => \HEXcentimoU|decOut_n[6]~13_combout\);

-- Location: LCCOMB_X77_Y49_N18
\HEXcentimoU|decOut_n[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[1]~16_combout\ = (\HEXcentimoU|Equal4~6_combout\) # (((\HEXcentimoU|s_decOut~0_combout\) # (!\HEXcentimoU|decOut_n[1]~15_combout\)) # (!\HEXcentimoU|decOut_n[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|Equal4~6_combout\,
	datab => \HEXcentimoU|decOut_n[6]~13_combout\,
	datac => \HEXcentimoU|decOut_n[1]~15_combout\,
	datad => \HEXcentimoU|s_decOut~0_combout\,
	combout => \HEXcentimoU|decOut_n[1]~16_combout\);

-- Location: LCCOMB_X77_Y49_N14
\HEXcentimoU|decOut_n[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[1]~19_combout\ = (\HEXcentimoU|decOut_n[1]~16_combout\ & (((\HEXcentimoU|decOut_n[1]~18_combout\) # (\freqDiv|clockOut~q\)) # (!\HEXcentimoU|decOut_n[1]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[1]~37_combout\,
	datab => \HEXcentimoU|decOut_n[1]~18_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXcentimoU|decOut_n[1]~16_combout\,
	combout => \HEXcentimoU|decOut_n[1]~19_combout\);

-- Location: LCCOMB_X77_Y48_N8
\HEXcentimoU|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal6~1_combout\ = (\toBCD|centimoU[2]~8_combout\ & (\HEXcentimoU|Equal6~0_combout\ & \toBCD|centimoU[0]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[2]~8_combout\,
	datab => \HEXcentimoU|Equal6~0_combout\,
	datac => \toBCD|centimoU[0]~31_combout\,
	combout => \HEXcentimoU|Equal6~1_combout\);

-- Location: LCCOMB_X77_Y48_N22
\HEXcentimoU|decOut_n[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[2]~24_combout\ = (\HEXcentimoU|decOut_n[0]~9_combout\ & (\HEXcentimoU|s_decOut[6]~1_combout\ & (!\HEXcentimoU|Equal6~1_combout\ & \HEXcentimoU|decOut_n[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[0]~9_combout\,
	datab => \HEXcentimoU|s_decOut[6]~1_combout\,
	datac => \HEXcentimoU|Equal6~1_combout\,
	datad => \HEXcentimoU|decOut_n[1]~6_combout\,
	combout => \HEXcentimoU|decOut_n[2]~24_combout\);

-- Location: LCCOMB_X77_Y48_N12
\HEXcentimoU|decOut_n[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[2]~25_combout\ = (\freqDiv|clockOut~q\) # ((\HEXcentimoU|decOut_n[2]~24_combout\) # ((!\HEXcentimoU|Equal18~0_combout\ & \HEXcentimoU|Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|clockOut~q\,
	datab => \HEXcentimoU|Equal18~0_combout\,
	datac => \HEXcentimoU|decOut_n[2]~24_combout\,
	datad => \HEXcentimoU|Equal17~0_combout\,
	combout => \HEXcentimoU|decOut_n[2]~25_combout\);

-- Location: LCCOMB_X77_Y49_N20
\HEXcentimoU|decOut_n[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[2]~20_combout\ = (\freqDiv|clockOut~q\) # ((\HEXcentimoU|Equal0~1_combout\ & (!\toBCD|centimoU[2]~8_combout\ & !\toBCD|centimoU[1]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|Equal0~1_combout\,
	datab => \toBCD|centimoU[2]~8_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \toBCD|centimoU[1]~30_combout\,
	combout => \HEXcentimoU|decOut_n[2]~20_combout\);

-- Location: LCCOMB_X77_Y49_N10
\HEXcentimoU|decOut_n[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[2]~21_combout\ = (\HEXcentimoU|Equal3~3_combout\) # ((\HEXcentimoU|decOut_n[2]~20_combout\) # ((\HEXcentimoU|Equal7~0_combout\ & \HEXcentimoU|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|Equal3~3_combout\,
	datab => \HEXcentimoU|Equal7~0_combout\,
	datac => \HEXcentimoU|decOut_n[2]~20_combout\,
	datad => \HEXcentimoU|Equal6~0_combout\,
	combout => \HEXcentimoU|decOut_n[2]~21_combout\);

-- Location: LCCOMB_X77_Y49_N0
\HEXcentimoU|decOut_n[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[2]~22_combout\ = (((\HEXcentimoU|Equal4~6_combout\) # (\HEXcentimoU|decOut_n[2]~21_combout\)) # (!\HEXcentimoU|decOut_n[1]~6_combout\)) # (!\HEXcentimoU|decOut_n[1]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[1]~15_combout\,
	datab => \HEXcentimoU|decOut_n[1]~6_combout\,
	datac => \HEXcentimoU|Equal4~6_combout\,
	datad => \HEXcentimoU|decOut_n[2]~21_combout\,
	combout => \HEXcentimoU|decOut_n[2]~22_combout\);

-- Location: LCCOMB_X77_Y49_N2
\HEXcentimoU|decOut_n[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[4]~23_combout\ = (!\HEXcentimoU|Equal4~6_combout\ & (!\HEXcentimoU|Equal7~1_combout\ & (\HEXcentimoU|decOut_n[1]~15_combout\ & \HEXcentimoU|decOut_n[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|Equal4~6_combout\,
	datab => \HEXcentimoU|Equal7~1_combout\,
	datac => \HEXcentimoU|decOut_n[1]~15_combout\,
	datad => \HEXcentimoU|decOut_n[1]~6_combout\,
	combout => \HEXcentimoU|decOut_n[4]~23_combout\);

-- Location: LCCOMB_X77_Y50_N28
\HEXcentimoU|decOut_n[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[2]~26_combout\ = (\HEXcentimoU|decOut_n[2]~22_combout\ & ((\HEXcentimoU|decOut_n[2]~25_combout\) # (\HEXcentimoU|decOut_n[4]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[2]~25_combout\,
	datab => \HEXcentimoU|decOut_n[2]~22_combout\,
	datad => \HEXcentimoU|decOut_n[4]~23_combout\,
	combout => \HEXcentimoU|decOut_n[2]~26_combout\);

-- Location: LCCOMB_X77_Y49_N12
\HEXcentimoU|decOut_n[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[4]~27_combout\ = (!\HEXcentimoU|Equal15~0_combout\ & (!\freqDiv|clockOut~q\ & \HEXcentimoU|decOut_n[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|Equal15~0_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXcentimoU|decOut_n[1]~6_combout\,
	combout => \HEXcentimoU|decOut_n[4]~27_combout\);

-- Location: LCCOMB_X77_Y49_N22
\HEXcentimoU|decOut_n[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[3]~28_combout\ = (\HEXcentimoU|decOut_n[1]~16_combout\ & (((\HEXcentimoU|Equal9~0_combout\) # (!\HEXcentimoU|decOut_n[4]~27_combout\)) # (!\HEXcentimoU|decOut_n[1]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[1]~37_combout\,
	datab => \HEXcentimoU|decOut_n[1]~16_combout\,
	datac => \HEXcentimoU|Equal9~0_combout\,
	datad => \HEXcentimoU|decOut_n[4]~27_combout\,
	combout => \HEXcentimoU|decOut_n[3]~28_combout\);

-- Location: LCCOMB_X77_Y48_N30
\HEXcentimoU|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|Equal8~0_combout\ = (!\toBCD|centimoU[2]~8_combout\ & \toBCD|centimoU[0]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoU[2]~8_combout\,
	datac => \toBCD|centimoU[0]~31_combout\,
	combout => \HEXcentimoU|Equal8~0_combout\);

-- Location: LCCOMB_X77_Y48_N28
\HEXcentimoU|decOut_n[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[4]~29_combout\ = ((\HEXcentimoU|Equal8~0_combout\ & ((\HEXcentimoU|Equal12~0_combout\) # (\HEXcentimoU|Equal6~0_combout\)))) # (!\HEXcentimoU|decOut_n[4]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|Equal8~0_combout\,
	datab => \HEXcentimoU|Equal12~0_combout\,
	datac => \HEXcentimoU|Equal6~0_combout\,
	datad => \HEXcentimoU|decOut_n[4]~27_combout\,
	combout => \HEXcentimoU|decOut_n[4]~29_combout\);

-- Location: LCCOMB_X77_Y50_N18
\HEXcentimoU|decOut_n[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[4]~30_combout\ = (\HEXcentimoU|decOut_n[2]~22_combout\ & ((\HEXcentimoU|decOut_n[4]~23_combout\) # ((\HEXcentimoU|decOut_n[4]~29_combout\) # (\HEXcentimoU|Equal14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[4]~23_combout\,
	datab => \HEXcentimoU|decOut_n[4]~29_combout\,
	datac => \HEXcentimoU|Equal14~1_combout\,
	datad => \HEXcentimoU|decOut_n[2]~22_combout\,
	combout => \HEXcentimoU|decOut_n[4]~30_combout\);

-- Location: LCCOMB_X77_Y48_N26
\HEXcentimoU|decOut_n[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[5]~31_combout\ = ((\HEXcentimoU|Equal17~0_combout\) # ((\HEXcentimoU|Equal12~0_combout\ & \HEXcentimoU|Equal8~0_combout\))) # (!\HEXcentimoU|decOut_n[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[6]~7_combout\,
	datab => \HEXcentimoU|Equal12~0_combout\,
	datac => \HEXcentimoU|Equal8~0_combout\,
	datad => \HEXcentimoU|Equal17~0_combout\,
	combout => \HEXcentimoU|decOut_n[5]~31_combout\);

-- Location: LCCOMB_X77_Y48_N16
\HEXcentimoU|decOut_n[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[5]~32_combout\ = (\HEXcentimoU|decOut_n[0]~10_combout\ & (\HEXcentimoU|decOut_n[5]~31_combout\)) # (!\HEXcentimoU|decOut_n[0]~10_combout\ & ((\HEXcentimoU|decOut_n[0]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[5]~31_combout\,
	datab => \HEXcentimoU|decOut_n[0]~36_combout\,
	datac => \HEXcentimoU|decOut_n[0]~10_combout\,
	combout => \HEXcentimoU|decOut_n[5]~32_combout\);

-- Location: LCCOMB_X77_Y49_N6
\HEXcentimoU|decOut_n[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[6]~34_combout\ = (\toBCD|centimoU[2]~8_combout\ & \HEXcentimoU|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|centimoU[2]~8_combout\,
	datad => \HEXcentimoU|Equal0~1_combout\,
	combout => \HEXcentimoU|decOut_n[6]~34_combout\);

-- Location: LCCOMB_X77_Y49_N4
\HEXcentimoU|decOut_n[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[6]~33_combout\ = (!\HEXcentimoU|Equal4~6_combout\ & (\HEXcentimoU|decOut_n[1]~15_combout\ & !\HEXcentimoU|Equal3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|Equal4~6_combout\,
	datac => \HEXcentimoU|decOut_n[1]~15_combout\,
	datad => \HEXcentimoU|Equal3~3_combout\,
	combout => \HEXcentimoU|decOut_n[6]~33_combout\);

-- Location: LCCOMB_X77_Y49_N24
\HEXcentimoU|decOut_n[6]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoU|decOut_n[6]~35_combout\ = ((\HEXcentimoU|decOut_n[6]~34_combout\ & ((\toBCD|centimoU[1]~30_combout\))) # (!\HEXcentimoU|decOut_n[6]~34_combout\ & (\HEXcentimoU|decOut_n[6]~33_combout\))) # (!\HEXcentimoU|decOut_n[6]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoU|decOut_n[6]~34_combout\,
	datab => \HEXcentimoU|decOut_n[6]~13_combout\,
	datac => \HEXcentimoU|decOut_n[6]~33_combout\,
	datad => \toBCD|centimoU[1]~30_combout\,
	combout => \HEXcentimoU|decOut_n[6]~35_combout\);

-- Location: LCCOMB_X70_Y41_N20
\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((!\debsw4|s_pulsedOut~q\ & \fsm|centimo[11]~86_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((!\debsw4|s_pulsedOut~q\ & \fsm|centimo[11]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|centimo[11]~86_combout\,
	datad => VCC,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X70_Y41_N22
\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\debsw4|s_pulsedOut~q\ & (((!\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))) # (!\debsw4|s_pulsedOut~q\ & ((\fsm|centimo[12]~64_combout\ & 
-- (\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\fsm|centimo[12]~64_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & ((\debsw4|s_pulsedOut~q\) # (!\fsm|centimo[12]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|centimo[12]~64_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X70_Y41_N24
\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\fsm|centimo[13]~105_combout\ & (\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\fsm|centimo[13]~105_combout\ & 
-- (!\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\fsm|centimo[13]~105_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[13]~105_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X70_Y41_N26
\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X70_Y41_N4
\toBCD|Div1|auto_generated|divider|divider|StageOut[17]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[17]~62_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[17]~62_combout\);

-- Location: LCCOMB_X70_Y41_N2
\toBCD|Div1|auto_generated|divider|divider|StageOut[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\ = (!\debsw4|s_pulsedOut~q\ & (\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \fsm|centimo[12]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \fsm|centimo[12]~64_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\);

-- Location: LCCOMB_X70_Y41_N30
\toBCD|Div1|auto_generated|divider|divider|StageOut[16]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[16]~63_combout\ = (!\debsw4|s_pulsedOut~q\ & (\fsm|centimo[11]~86_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|centimo[11]~86_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[16]~63_combout\);

-- Location: LCCOMB_X70_Y41_N28
\toBCD|Div1|auto_generated|divider|divider|StageOut[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[16]~64_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[16]~64_combout\);

-- Location: LCCOMB_X72_Y43_N12
\toBCD|Div1|auto_generated|divider|divider|StageOut[15]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[15]~65_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\debsw4|s_pulsedOut~q\ & \fsm|centimo[10]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|centimo[10]~93_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[15]~65_combout\);

-- Location: LCCOMB_X72_Y43_N28
\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\fsm|centimo[10]~93_combout\ & !\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|centimo[10]~93_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X72_Y43_N14
\toBCD|Div1|auto_generated|divider|divider|StageOut[15]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[15]~66_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[15]~66_combout\);

-- Location: LCCOMB_X70_Y41_N10
\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\toBCD|Div1|auto_generated|divider|divider|StageOut[15]~65_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[15]~66_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\toBCD|Div1|auto_generated|divider|divider|StageOut[15]~65_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[15]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[15]~65_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[15]~66_combout\,
	datad => VCC,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X70_Y41_N12
\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[16]~63_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[16]~64_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[16]~63_combout\ & 
-- (!\toBCD|Div1|auto_generated|divider|divider|StageOut[16]~64_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[16]~63_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[16]~64_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[16]~63_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[16]~64_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X70_Y41_N14
\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[17]~62_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\toBCD|Div1|auto_generated|divider|divider|StageOut[17]~62_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\)))))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[17]~62_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[17]~62_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X66_Y44_N6
\toBCD|Div1|auto_generated|divider|divider|StageOut[18]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[18]~114_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\debsw4|s_pulsedOut~q\ & (!\fsm|comb_proc~3_combout\ & \fsm|centimo[13]~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|comb_proc~3_combout\,
	datad => \fsm|centimo[13]~104_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[18]~114_combout\);

-- Location: LCCOMB_X70_Y41_N8
\toBCD|Div1|auto_generated|divider|divider|StageOut[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\);

-- Location: LCCOMB_X70_Y41_N16
\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[18]~114_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[18]~114_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y41_N18
\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y41_N26
\toBCD|Div1|auto_generated|divider|divider|StageOut[23]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[23]~67_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[23]~67_combout\);

-- Location: LCCOMB_X70_Y41_N0
\toBCD|Div1|auto_generated|divider|divider|StageOut[23]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[23]~115_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\) # 
-- ((!\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[23]~115_combout\);

-- Location: LCCOMB_X70_Y41_N6
\toBCD|Div1|auto_generated|divider|divider|StageOut[22]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[22]~116_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[16]~63_combout\) # 
-- ((!\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[16]~63_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[22]~116_combout\);

-- Location: LCCOMB_X72_Y41_N8
\toBCD|Div1|auto_generated|divider|divider|StageOut[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[22]~68_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[22]~68_combout\);

-- Location: LCCOMB_X72_Y43_N16
\toBCD|Div1|auto_generated|divider|divider|StageOut[21]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[21]~117_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[15]~65_combout\) # 
-- ((!\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[15]~65_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[21]~117_combout\);

-- Location: LCCOMB_X72_Y41_N2
\toBCD|Div1|auto_generated|divider|divider|StageOut[21]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[21]~69_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[21]~69_combout\);

-- Location: LCCOMB_X73_Y41_N30
\toBCD|Div1|auto_generated|divider|divider|StageOut[20]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[20]~70_combout\ = (\fsm|centimo[9]~79_combout\ & (!\debsw4|s_pulsedOut~q\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[9]~79_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[20]~70_combout\);

-- Location: LCCOMB_X72_Y41_N24
\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\fsm|centimo[9]~79_combout\ & !\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[9]~79_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X72_Y41_N4
\toBCD|Div1|auto_generated|divider|divider|StageOut[20]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[20]~71_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[20]~71_combout\);

-- Location: LCCOMB_X72_Y41_N14
\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\toBCD|Div1|auto_generated|divider|divider|StageOut[20]~70_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[20]~71_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\toBCD|Div1|auto_generated|divider|divider|StageOut[20]~70_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[20]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[20]~70_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[20]~71_combout\,
	datad => VCC,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X72_Y41_N16
\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[21]~117_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[21]~69_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[21]~117_combout\ & 
-- (!\toBCD|Div1|auto_generated|divider|divider|StageOut[21]~69_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[21]~117_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[21]~69_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[21]~117_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[21]~69_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X72_Y41_N18
\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[22]~116_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[22]~68_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\toBCD|Div1|auto_generated|divider|divider|StageOut[22]~116_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[22]~68_combout\)))))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[22]~116_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[22]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[22]~116_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[22]~68_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X72_Y41_N20
\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[23]~67_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[23]~115_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[23]~67_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[23]~115_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X72_Y41_N22
\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y41_N30
\toBCD|Div1|auto_generated|divider|divider|StageOut[28]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[28]~72_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[28]~72_combout\);

-- Location: LCCOMB_X72_Y41_N28
\toBCD|Div1|auto_generated|divider|divider|StageOut[28]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[28]~118_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[22]~116_combout\) # 
-- ((\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[22]~116_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[28]~118_combout\);

-- Location: LCCOMB_X73_Y40_N4
\toBCD|Div1|auto_generated|divider|divider|StageOut[27]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[27]~73_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[27]~73_combout\);

-- Location: LCCOMB_X72_Y41_N10
\toBCD|Div1|auto_generated|divider|divider|StageOut[27]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[27]~119_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[21]~117_combout\) # 
-- ((\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[21]~117_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[27]~119_combout\);

-- Location: LCCOMB_X72_Y41_N0
\toBCD|Div1|auto_generated|divider|divider|StageOut[26]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[26]~74_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[26]~74_combout\);

-- Location: LCCOMB_X72_Y41_N12
\toBCD|Div1|auto_generated|divider|divider|StageOut[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[20]~70_combout\) # 
-- ((!\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[20]~70_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\);

-- Location: LCCOMB_X73_Y40_N2
\toBCD|Div1|auto_generated|divider|divider|StageOut[25]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[25]~75_combout\ = (!\debsw4|s_pulsedOut~q\ & (\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \fsm|centimo[8]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \fsm|centimo[8]~72_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[25]~75_combout\);

-- Location: LCCOMB_X73_Y40_N28
\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (!\debsw4|s_pulsedOut~q\ & \fsm|centimo[8]~72_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|centimo[8]~72_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X73_Y40_N12
\toBCD|Div1|auto_generated|divider|divider|StageOut[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[25]~76_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[25]~76_combout\);

-- Location: LCCOMB_X72_Y40_N8
\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\toBCD|Div1|auto_generated|divider|divider|StageOut[25]~75_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[25]~76_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\toBCD|Div1|auto_generated|divider|divider|StageOut[25]~75_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[25]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[25]~75_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[25]~76_combout\,
	datad => VCC,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X72_Y40_N10
\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[26]~74_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[26]~74_combout\ & 
-- (!\toBCD|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[26]~74_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[26]~74_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X72_Y40_N12
\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[27]~73_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[27]~119_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\toBCD|Div1|auto_generated|divider|divider|StageOut[27]~73_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[27]~119_combout\)))))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[27]~73_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[27]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[27]~73_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[27]~119_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X72_Y40_N14
\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[28]~72_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[28]~118_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[28]~72_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[28]~118_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X72_Y40_N16
\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X73_Y40_N30
\toBCD|Div1|auto_generated|divider|divider|StageOut[31]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[31]~123_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[25]~75_combout\) # 
-- ((\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[25]~75_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[31]~123_combout\);

-- Location: LCCOMB_X73_Y40_N20
\toBCD|Div1|auto_generated|divider|divider|StageOut[33]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[33]~121_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[27]~119_combout\) # 
-- ((\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[27]~119_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[33]~121_combout\);

-- Location: LCCOMB_X72_Y40_N0
\toBCD|Div1|auto_generated|divider|divider|StageOut[33]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[33]~77_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[33]~77_combout\);

-- Location: LCCOMB_X72_Y41_N6
\toBCD|Div1|auto_generated|divider|divider|StageOut[32]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[32]~122_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\) # 
-- ((!\toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[26]~120_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[32]~122_combout\);

-- Location: LCCOMB_X72_Y40_N2
\toBCD|Div1|auto_generated|divider|divider|StageOut[32]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[32]~78_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[32]~78_combout\);

-- Location: LCCOMB_X72_Y40_N4
\toBCD|Div1|auto_generated|divider|divider|StageOut[31]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[31]~79_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[31]~79_combout\);

-- Location: LCCOMB_X72_Y43_N20
\toBCD|Div1|auto_generated|divider|divider|StageOut[30]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[30]~80_combout\ = (!\debsw4|s_pulsedOut~q\ & (\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \fsm|centimo[7]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \fsm|centimo[7]~100_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[30]~80_combout\);

-- Location: LCCOMB_X72_Y43_N22
\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (!\debsw4|s_pulsedOut~q\ & \fsm|centimo[7]~100_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datad => \fsm|centimo[7]~100_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X72_Y43_N26
\toBCD|Div1|auto_generated|divider|divider|StageOut[30]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\);

-- Location: LCCOMB_X72_Y40_N20
\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\toBCD|Div1|auto_generated|divider|divider|StageOut[30]~80_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\toBCD|Div1|auto_generated|divider|divider|StageOut[30]~80_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[30]~80_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\,
	datad => VCC,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X72_Y40_N22
\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[31]~123_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[31]~79_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[31]~123_combout\ & 
-- (!\toBCD|Div1|auto_generated|divider|divider|StageOut[31]~79_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[31]~123_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[31]~79_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[31]~123_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[31]~79_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X72_Y40_N24
\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[32]~122_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[32]~78_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\toBCD|Div1|auto_generated|divider|divider|StageOut[32]~122_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[32]~78_combout\)))))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[32]~122_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[32]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[32]~122_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[32]~78_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X72_Y40_N26
\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[33]~121_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[33]~77_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[33]~121_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[33]~77_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X72_Y40_N28
\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y40_N18
\toBCD|Div1|auto_generated|divider|divider|StageOut[37]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[37]~125_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[31]~123_combout\) # 
-- ((\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[31]~123_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[37]~125_combout\);

-- Location: LCCOMB_X72_Y40_N6
\toBCD|Div1|auto_generated|divider|divider|StageOut[38]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[38]~82_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[38]~82_combout\);

-- Location: LCCOMB_X72_Y40_N30
\toBCD|Div1|auto_generated|divider|divider|StageOut[38]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[38]~124_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[32]~122_combout\) # 
-- ((\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|StageOut[32]~122_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[38]~124_combout\);

-- Location: LCCOMB_X75_Y40_N4
\toBCD|Div1|auto_generated|divider|divider|StageOut[37]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[37]~83_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[37]~83_combout\);

-- Location: LCCOMB_X76_Y40_N4
\toBCD|Div1|auto_generated|divider|divider|StageOut[36]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[36]~84_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[36]~84_combout\);

-- Location: LCCOMB_X72_Y43_N10
\toBCD|Div1|auto_generated|divider|divider|StageOut[36]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[36]~126_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[30]~80_combout\) # 
-- ((!\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[30]~80_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[36]~126_combout\);

-- Location: LCCOMB_X77_Y40_N4
\toBCD|Div1|auto_generated|divider|divider|StageOut[35]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[35]~85_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \fsm|centimo[6]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \fsm|centimo[6]~47_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[35]~85_combout\);

-- Location: LCCOMB_X77_Y40_N10
\toBCD|Div1|auto_generated|divider|divider|StageOut[35]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[35]~86_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \fsm|centimo[6]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \fsm|centimo[6]~47_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[35]~86_combout\);

-- Location: LCCOMB_X76_Y40_N8
\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\toBCD|Div1|auto_generated|divider|divider|StageOut[35]~85_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[35]~86_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\toBCD|Div1|auto_generated|divider|divider|StageOut[35]~85_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[35]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[35]~85_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[35]~86_combout\,
	datad => VCC,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X76_Y40_N10
\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[36]~84_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[36]~126_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[36]~84_combout\ & 
-- (!\toBCD|Div1|auto_generated|divider|divider|StageOut[36]~126_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[36]~84_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[36]~126_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[36]~84_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[36]~126_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X76_Y40_N12
\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[37]~125_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[37]~83_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\toBCD|Div1|auto_generated|divider|divider|StageOut[37]~125_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[37]~83_combout\)))))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[37]~125_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[37]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[37]~125_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[37]~83_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X76_Y40_N14
\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[38]~82_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[38]~124_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[38]~82_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[38]~124_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y40_N16
\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y40_N30
\toBCD|Div1|auto_generated|divider|divider|StageOut[43]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[43]~127_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[37]~125_combout\) # 
-- ((!\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[37]~125_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[43]~127_combout\);

-- Location: LCCOMB_X76_Y40_N2
\toBCD|Div1|auto_generated|divider|divider|StageOut[43]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[43]~87_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[43]~87_combout\);

-- Location: LCCOMB_X76_Y40_N0
\toBCD|Div1|auto_generated|divider|divider|StageOut[42]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[42]~88_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[42]~88_combout\);

-- Location: LCCOMB_X76_Y40_N28
\toBCD|Div1|auto_generated|divider|divider|StageOut[42]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[42]~128_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[36]~126_combout\) # 
-- ((\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|StageOut[36]~126_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[42]~128_combout\);

-- Location: LCCOMB_X77_Y40_N6
\toBCD|Div1|auto_generated|divider|divider|StageOut[41]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[41]~90_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[41]~90_combout\);

-- Location: LCCOMB_X77_Y40_N8
\toBCD|Div1|auto_generated|divider|divider|StageOut[41]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[41]~89_combout\ = (\fsm|centimo[6]~47_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|centimo[6]~47_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[41]~89_combout\);

-- Location: LCCOMB_X77_Y40_N30
\toBCD|Div1|auto_generated|divider|divider|StageOut[40]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[40]~92_combout\ = (\fsm|centimo[5]~56_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[5]~56_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[40]~92_combout\);

-- Location: LCCOMB_X77_Y40_N12
\toBCD|Div1|auto_generated|divider|divider|StageOut[40]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[40]~91_combout\ = (\fsm|centimo[5]~56_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[5]~56_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[40]~91_combout\);

-- Location: LCCOMB_X76_Y40_N18
\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\toBCD|Div1|auto_generated|divider|divider|StageOut[40]~92_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[40]~91_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\toBCD|Div1|auto_generated|divider|divider|StageOut[40]~92_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[40]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[40]~92_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[40]~91_combout\,
	datad => VCC,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X76_Y40_N20
\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[41]~90_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[41]~89_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[41]~90_combout\ & 
-- (!\toBCD|Div1|auto_generated|divider|divider|StageOut[41]~89_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[41]~90_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[41]~89_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[41]~90_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[41]~89_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X76_Y40_N22
\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[42]~88_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[42]~128_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\toBCD|Div1|auto_generated|divider|divider|StageOut[42]~88_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[42]~128_combout\)))))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[42]~88_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[42]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[42]~88_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[42]~128_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X76_Y40_N24
\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[43]~127_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[43]~87_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[43]~127_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[43]~87_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y40_N26
\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y40_N2
\toBCD|Div1|auto_generated|divider|divider|StageOut[48]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\);

-- Location: LCCOMB_X76_Y40_N6
\toBCD|Div1|auto_generated|divider|divider|StageOut[48]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[48]~129_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[42]~128_combout\) # 
-- ((\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[42]~128_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[48]~129_combout\);

-- Location: LCCOMB_X77_Y40_N24
\toBCD|Div1|auto_generated|divider|divider|StageOut[47]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[47]~94_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[47]~94_combout\);

-- Location: LCCOMB_X77_Y40_N18
\toBCD|Div1|auto_generated|divider|divider|StageOut[47]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[47]~136_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (\fsm|centimo[6]~47_combout\)) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \fsm|centimo[6]~47_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[47]~136_combout\);

-- Location: LCCOMB_X74_Y40_N30
\toBCD|Div1|auto_generated|divider|divider|StageOut[46]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[46]~95_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \fsm|centimo[5]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \fsm|centimo[5]~56_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[46]~95_combout\);

-- Location: LCCOMB_X74_Y40_N14
\toBCD|Div1|auto_generated|divider|divider|StageOut[46]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[46]~96_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[46]~96_combout\);

-- Location: LCCOMB_X74_Y40_N16
\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = (\debsw4|s_pulsedOut~q\) # (\fsm|centimo[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datad => \fsm|centimo[4]~12_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X74_Y40_N26
\toBCD|Div1|auto_generated|divider|divider|StageOut[45]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[45]~98_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[45]~98_combout\);

-- Location: LCCOMB_X74_Y40_N24
\toBCD|Div1|auto_generated|divider|divider|StageOut[45]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[45]~97_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\debsw4|s_pulsedOut~q\) # (\fsm|centimo[4]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \fsm|centimo[4]~12_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[45]~97_combout\);

-- Location: LCCOMB_X74_Y40_N4
\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\toBCD|Div1|auto_generated|divider|divider|StageOut[45]~98_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[45]~97_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\toBCD|Div1|auto_generated|divider|divider|StageOut[45]~98_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[45]~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[45]~98_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[45]~97_combout\,
	datad => VCC,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X74_Y40_N6
\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[46]~95_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[46]~96_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[46]~95_combout\ & 
-- (!\toBCD|Div1|auto_generated|divider|divider|StageOut[46]~96_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[46]~95_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[46]~96_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[46]~95_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[46]~96_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X74_Y40_N8
\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[47]~94_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[47]~136_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\toBCD|Div1|auto_generated|divider|divider|StageOut[47]~94_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[47]~136_combout\)))))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[47]~94_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[47]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[47]~94_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[47]~136_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X74_Y40_N10
\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[48]~129_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[48]~129_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y40_N12
\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y40_N14
\toBCD|centimoD[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoD[3]~2_combout\ = (\toBCD|euroU[7]~2_combout\) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|euroU[7]~2_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \toBCD|centimoD[3]~2_combout\);

-- Location: LCCOMB_X77_Y40_N0
\toBCD|Div1|auto_generated|divider|divider|StageOut[53]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[53]~130_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[47]~136_combout\) # 
-- ((\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[47]~136_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[53]~130_combout\);

-- Location: LCCOMB_X74_Y40_N28
\toBCD|Div1|auto_generated|divider|divider|StageOut[53]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[53]~99_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[53]~99_combout\);

-- Location: LCCOMB_X73_Y40_N14
\toBCD|Div1|auto_generated|divider|divider|StageOut[52]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[52]~100_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[52]~100_combout\);

-- Location: LCCOMB_X74_Y40_N18
\toBCD|Div1|auto_generated|divider|divider|StageOut[52]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[52]~137_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\fsm|centimo[5]~56_combout\)) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \fsm|centimo[5]~56_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[52]~137_combout\);

-- Location: LCCOMB_X74_Y40_N22
\toBCD|Div1|auto_generated|divider|divider|StageOut[51]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[51]~101_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[51]~101_combout\);

-- Location: LCCOMB_X74_Y40_N20
\toBCD|Div1|auto_generated|divider|divider|StageOut[51]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[51]~131_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[45]~97_combout\) # 
-- ((!\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[45]~97_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[51]~131_combout\);

-- Location: LCCOMB_X73_Y40_N22
\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = (\debsw4|s_pulsedOut~q\) # (\fsm|centimo[3]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|centimo[3]~20_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X73_Y40_N10
\toBCD|Div1|auto_generated|divider|divider|StageOut[50]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[50]~103_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[50]~103_combout\);

-- Location: LCCOMB_X73_Y40_N0
\toBCD|Div1|auto_generated|divider|divider|StageOut[50]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[50]~102_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\debsw4|s_pulsedOut~q\) # (\fsm|centimo[3]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \fsm|centimo[3]~20_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[50]~102_combout\);

-- Location: LCCOMB_X74_Y41_N22
\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\toBCD|Div1|auto_generated|divider|divider|StageOut[50]~103_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[50]~102_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\toBCD|Div1|auto_generated|divider|divider|StageOut[50]~103_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[50]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[50]~103_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[50]~102_combout\,
	datad => VCC,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X74_Y41_N24
\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[51]~101_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[51]~131_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[51]~101_combout\ & 
-- (!\toBCD|Div1|auto_generated|divider|divider|StageOut[51]~131_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[51]~101_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[51]~131_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[51]~101_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[51]~131_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X74_Y41_N26
\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[52]~100_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[52]~137_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\toBCD|Div1|auto_generated|divider|divider|StageOut[52]~100_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[52]~137_combout\)))))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[52]~100_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[52]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[52]~100_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[52]~137_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X74_Y41_N28
\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[53]~130_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[53]~99_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[53]~130_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[53]~99_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y41_N30
\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y40_N0
\toBCD|Div1|auto_generated|divider|divider|StageOut[57]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[57]~133_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[51]~131_combout\) # 
-- ((!\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[51]~131_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[57]~133_combout\);

-- Location: LCCOMB_X74_Y41_N18
\toBCD|Div1|auto_generated|divider|divider|StageOut[57]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[57]~105_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[57]~105_combout\);

-- Location: LCCOMB_X73_Y40_N24
\toBCD|Div1|auto_generated|divider|divider|StageOut[56]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[56]~134_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[50]~102_combout\) # 
-- ((\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[50]~102_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[56]~134_combout\);

-- Location: LCCOMB_X74_Y41_N4
\toBCD|Div1|auto_generated|divider|divider|StageOut[56]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[56]~106_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[56]~106_combout\);

-- Location: LCCOMB_X75_Y41_N4
\toBCD|Div1|auto_generated|divider|divider|StageOut[55]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[55]~107_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\debsw4|s_pulsedOut~q\) # (\fsm|centimo[2]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datac => \fsm|centimo[2]~28_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[55]~107_combout\);

-- Location: LCCOMB_X75_Y41_N28
\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = (\fsm|centimo[2]~28_combout\) # (\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fsm|centimo[2]~28_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X75_Y41_N30
\toBCD|Div1|auto_generated|divider|divider|StageOut[55]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[55]~108_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[55]~108_combout\);

-- Location: LCCOMB_X74_Y41_N6
\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\toBCD|Div1|auto_generated|divider|divider|StageOut[55]~107_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[55]~108_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\toBCD|Div1|auto_generated|divider|divider|StageOut[55]~107_combout\) # (\toBCD|Div1|auto_generated|divider|divider|StageOut[55]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[55]~107_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[55]~108_combout\,
	datad => VCC,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X74_Y41_N8
\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[56]~134_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[56]~106_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[56]~134_combout\ & 
-- (!\toBCD|Div1|auto_generated|divider|divider|StageOut[56]~106_combout\)))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[56]~134_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[56]~106_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[56]~134_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[56]~106_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X74_Y41_N10
\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[57]~133_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[57]~105_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\toBCD|Div1|auto_generated|divider|divider|StageOut[57]~133_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[57]~105_combout\)))))
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[57]~133_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[57]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[57]~133_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[57]~105_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X74_Y40_N2
\toBCD|Div1|auto_generated|divider|divider|StageOut[58]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[58]~132_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[52]~137_combout\) # 
-- ((\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[52]~137_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[58]~132_combout\);

-- Location: LCCOMB_X74_Y41_N20
\toBCD|Div1|auto_generated|divider|divider|StageOut[58]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[58]~104_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[58]~104_combout\);

-- Location: LCCOMB_X74_Y41_N12
\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|StageOut[58]~132_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|StageOut[58]~104_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[58]~132_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[58]~104_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y41_N14
\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y41_N16
\toBCD|Div1|auto_generated|divider|divider|StageOut[63]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[63]~109_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (((\toBCD|Div1|auto_generated|divider|divider|StageOut[57]~133_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[57]~105_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[57]~133_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[57]~105_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[63]~109_combout\);

-- Location: LCCOMB_X74_Y41_N0
\toBCD|Div1|auto_generated|divider|divider|StageOut[62]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[62]~135_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[56]~134_combout\) # 
-- ((!\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[56]~134_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[62]~135_combout\);

-- Location: LCCOMB_X75_Y41_N8
\toBCD|Div1|auto_generated|divider|divider|StageOut[62]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[62]~110_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[62]~110_combout\);

-- Location: LCCOMB_X75_Y41_N6
\toBCD|Div1|auto_generated|divider|divider|StageOut[61]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[61]~111_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[55]~107_combout\) # 
-- ((\toBCD|Div1|auto_generated|divider|divider|StageOut[55]~108_combout\)))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (((\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[55]~107_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|StageOut[55]~108_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[61]~111_combout\);

-- Location: LCCOMB_X75_Y41_N12
\toBCD|Div1|auto_generated|divider|divider|StageOut[60]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[60]~112_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\debsw4|s_pulsedOut~q\) # (\fsm|centimo[1]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datac => \fsm|centimo[1]~36_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[60]~112_combout\);

-- Location: LCCOMB_X75_Y41_N10
\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = (\debsw4|s_pulsedOut~q\) # (\fsm|centimo[1]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datac => \fsm|centimo[1]~36_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X75_Y41_N0
\toBCD|Div1|auto_generated|divider|divider|StageOut[60]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|StageOut[60]~113_combout\ = (!\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|StageOut[60]~113_combout\);

-- Location: LCCOMB_X75_Y41_N14
\toBCD|Div1|auto_generated|divider|divider|op_4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|op_4~1_cout\ = CARRY(!\toBCD|process_0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|process_0~14_combout\,
	datad => VCC,
	cout => \toBCD|Div1|auto_generated|divider|divider|op_4~1_cout\);

-- Location: LCCOMB_X75_Y41_N16
\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1_cout\ = CARRY((\fsm|centimo[0]~106_combout\ & (\toBCD|process_0~14_combout\ & !\toBCD|Div1|auto_generated|divider|divider|op_4~1_cout\)) # (!\fsm|centimo[0]~106_combout\ & 
-- ((\toBCD|process_0~14_combout\) # (!\toBCD|Div1|auto_generated|divider|divider|op_4~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|centimo[0]~106_combout\,
	datab => \toBCD|process_0~14_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|op_4~1_cout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1_cout\);

-- Location: LCCOMB_X75_Y41_N18
\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3_cout\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1_cout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[60]~112_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[60]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[60]~112_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[60]~113_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1_cout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3_cout\);

-- Location: LCCOMB_X75_Y41_N20
\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5_cout\ = CARRY((\toBCD|Div1|auto_generated|divider|divider|StageOut[61]~111_combout\ & (\toBCD|process_0~14_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3_cout\)) # (!\toBCD|Div1|auto_generated|divider|divider|StageOut[61]~111_combout\ & ((\toBCD|process_0~14_combout\) # 
-- (!\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[61]~111_combout\,
	datab => \toBCD|process_0~14_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3_cout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5_cout\);

-- Location: LCCOMB_X75_Y41_N22
\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7_cout\ = CARRY((!\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5_cout\ & ((\toBCD|Div1|auto_generated|divider|divider|StageOut[62]~135_combout\) # 
-- (\toBCD|Div1|auto_generated|divider|divider|StageOut[62]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[62]~135_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|StageOut[62]~110_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5_cout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7_cout\);

-- Location: LCCOMB_X75_Y41_N24
\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ = CARRY((\toBCD|Div1|auto_generated|divider|divider|StageOut[63]~109_combout\ & (\toBCD|process_0~14_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7_cout\)) # (!\toBCD|Div1|auto_generated|divider|divider|StageOut[63]~109_combout\ & ((\toBCD|process_0~14_combout\) # 
-- (!\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|StageOut[63]~109_combout\,
	datab => \toBCD|process_0~14_combout\,
	datad => VCC,
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7_cout\,
	cout => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\);

-- Location: LCCOMB_X75_Y41_N26
\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\,
	combout => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\);

-- Location: LCCOMB_X79_Y42_N30
\toBCD|centimoD[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoD[0]~5_combout\ = ((\toBCD|process_0~5_combout\ & (\toBCD|process_0~8_combout\ & \toBCD|process_0~4_combout\))) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datab => \toBCD|process_0~5_combout\,
	datac => \toBCD|process_0~8_combout\,
	datad => \toBCD|process_0~4_combout\,
	combout => \toBCD|centimoD[0]~5_combout\);

-- Location: LCCOMB_X73_Y40_N18
\HEXcentimoD|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal4~0_combout\ = (\toBCD|process_0~14_combout\) # ((\toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|process_0~14_combout\,
	combout => \HEXcentimoD|Equal4~0_combout\);

-- Location: LCCOMB_X73_Y40_N16
\HEXcentimoD|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal4~1_combout\ = (!\toBCD|process_0~9_combout\ & (\HEXcentimoD|Equal4~0_combout\ & ((\toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\) # (\toBCD|process_0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \toBCD|process_0~14_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \HEXcentimoD|Equal4~0_combout\,
	combout => \HEXcentimoD|Equal4~1_combout\);

-- Location: LCCOMB_X77_Y40_N16
\HEXcentimoD|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal4~2_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\toBCD|euroU[7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \toBCD|euroU[7]~2_combout\,
	combout => \HEXcentimoD|Equal4~2_combout\);

-- Location: LCCOMB_X77_Y40_N2
\HEXcentimoD|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal4~3_combout\ = (\HEXcentimoD|Equal4~1_combout\ & \HEXcentimoD|Equal4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HEXcentimoD|Equal4~1_combout\,
	datad => \HEXcentimoD|Equal4~2_combout\,
	combout => \HEXcentimoD|Equal4~3_combout\);

-- Location: LCCOMB_X77_Y40_N22
\HEXcentimoD|Equal6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal6~8_combout\ = (!\toBCD|process_0~9_combout\ & (\HEXcentimoD|Equal4~3_combout\ & ((\toBCD|process_0~14_combout\) # (\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \HEXcentimoD|Equal4~3_combout\,
	combout => \HEXcentimoD|Equal6~8_combout\);

-- Location: LCCOMB_X82_Y38_N24
\toBCD|centimoD[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoD[2]~3_combout\ = (\toBCD|euroU[7]~2_combout\) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|euroU[7]~2_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \toBCD|centimoD[2]~3_combout\);

-- Location: LCCOMB_X81_Y38_N20
\HEXcentimoD|Equal6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal6~9_combout\ = (\toBCD|centimoD[3]~2_combout\ & (\toBCD|centimoD[0]~5_combout\ & (\HEXcentimoD|Equal6~8_combout\ & \toBCD|centimoD[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoD[3]~2_combout\,
	datab => \toBCD|centimoD[0]~5_combout\,
	datac => \HEXcentimoD|Equal6~8_combout\,
	datad => \toBCD|centimoD[2]~3_combout\,
	combout => \HEXcentimoD|Equal6~9_combout\);

-- Location: LCCOMB_X77_Y40_N20
\HEXcentimoD|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal4~4_combout\ = (\HEXcentimoD|Equal4~3_combout\ & ((\toBCD|process_0~9_combout\) # ((!\toBCD|process_0~14_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \HEXcentimoD|Equal4~3_combout\,
	combout => \HEXcentimoD|Equal4~4_combout\);

-- Location: LCCOMB_X80_Y38_N24
\HEXcentimoD|Equal12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal12~9_combout\ = (!\toBCD|euroU[7]~2_combout\ & (\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \HEXcentimoD|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[7]~2_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \HEXcentimoD|Equal4~4_combout\,
	combout => \HEXcentimoD|Equal12~9_combout\);

-- Location: LCCOMB_X80_Y38_N6
\HEXcentimoD|Equal12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal12~8_combout\ = (\HEXcentimoD|Equal12~9_combout\ & ((\toBCD|process_0~9_combout\) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \HEXcentimoD|Equal12~9_combout\,
	combout => \HEXcentimoD|Equal12~8_combout\);

-- Location: LCCOMB_X80_Y38_N20
\HEXcentimoD|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal8~0_combout\ = (\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (!\toBCD|euroU[7]~2_combout\ & ((\toBCD|process_0~9_combout\) # 
-- (!\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \toBCD|process_0~9_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \toBCD|euroU[7]~2_combout\,
	combout => \HEXcentimoD|Equal8~0_combout\);

-- Location: LCCOMB_X81_Y38_N4
\HEXcentimoD|decOut_n[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[4]~4_combout\ = ((\toBCD|centimoD[3]~2_combout\ & ((!\HEXcentimoD|Equal6~8_combout\))) # (!\toBCD|centimoD[3]~2_combout\ & (!\HEXcentimoD|Equal4~4_combout\))) # (!\HEXcentimoD|Equal8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|Equal4~4_combout\,
	datab => \HEXcentimoD|Equal6~8_combout\,
	datac => \toBCD|centimoD[3]~2_combout\,
	datad => \HEXcentimoD|Equal8~0_combout\,
	combout => \HEXcentimoD|decOut_n[4]~4_combout\);

-- Location: LCCOMB_X81_Y38_N30
\HEXcentimoD|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal11~0_combout\ = (\toBCD|centimoD[3]~2_combout\ & (!\toBCD|centimoD[0]~5_combout\ & (\HEXcentimoD|Equal6~8_combout\ & !\toBCD|centimoD[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoD[3]~2_combout\,
	datab => \toBCD|centimoD[0]~5_combout\,
	datac => \HEXcentimoD|Equal6~8_combout\,
	datad => \toBCD|centimoD[2]~3_combout\,
	combout => \HEXcentimoD|Equal11~0_combout\);

-- Location: LCCOMB_X81_Y38_N28
\HEXcentimoD|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal9~0_combout\ = (\toBCD|centimoD[3]~2_combout\ & (!\toBCD|centimoD[0]~5_combout\ & (\HEXcentimoD|Equal4~4_combout\ & !\toBCD|centimoD[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoD[3]~2_combout\,
	datab => \toBCD|centimoD[0]~5_combout\,
	datac => \HEXcentimoD|Equal4~4_combout\,
	datad => \toBCD|centimoD[2]~3_combout\,
	combout => \HEXcentimoD|Equal9~0_combout\);

-- Location: LCCOMB_X81_Y38_N22
\HEXcentimoD|decOut_n[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[0]~5_combout\ = (\HEXcentimoD|decOut_n[4]~4_combout\ & (!\HEXcentimoD|Equal11~0_combout\ & !\HEXcentimoD|Equal9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HEXcentimoD|decOut_n[4]~4_combout\,
	datac => \HEXcentimoD|Equal11~0_combout\,
	datad => \HEXcentimoD|Equal9~0_combout\,
	combout => \HEXcentimoD|decOut_n[0]~5_combout\);

-- Location: LCCOMB_X80_Y38_N18
\HEXcentimoD|Equal14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal14~8_combout\ = (!\toBCD|euroU[7]~2_combout\ & (\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (!\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \HEXcentimoD|Equal6~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[7]~2_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \HEXcentimoD|Equal6~8_combout\,
	combout => \HEXcentimoD|Equal14~8_combout\);

-- Location: LCCOMB_X81_Y38_N24
\HEXcentimoD|decOut_n[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[0]~6_combout\ = (\HEXcentimoD|decOut_n[0]~5_combout\ & ((\toBCD|centimoD[0]~5_combout\ & (!\HEXcentimoD|Equal14~8_combout\)) # (!\toBCD|centimoD[0]~5_combout\ & ((!\HEXcentimoD|Equal12~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|decOut_n[0]~5_combout\,
	datab => \HEXcentimoD|Equal14~8_combout\,
	datac => \toBCD|centimoD[0]~5_combout\,
	datad => \HEXcentimoD|Equal12~9_combout\,
	combout => \HEXcentimoD|decOut_n[0]~6_combout\);

-- Location: LCCOMB_X81_Y38_N2
\HEXcentimoD|Equal17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal17~0_combout\ = (!\toBCD|centimoD[3]~2_combout\ & (!\toBCD|centimoD[0]~5_combout\ & (\HEXcentimoD|Equal4~4_combout\ & !\toBCD|centimoD[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoD[3]~2_combout\,
	datab => \toBCD|centimoD[0]~5_combout\,
	datac => \HEXcentimoD|Equal4~4_combout\,
	datad => \toBCD|centimoD[2]~3_combout\,
	combout => \HEXcentimoD|Equal17~0_combout\);

-- Location: LCCOMB_X80_Y38_N16
\HEXcentimoD|decOut_n[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[0]~7_combout\ = (\freqDiv|clockOut~q\) # ((!\HEXcentimoD|Equal12~8_combout\ & (\HEXcentimoD|decOut_n[0]~6_combout\ & !\HEXcentimoD|Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|Equal12~8_combout\,
	datab => \HEXcentimoD|decOut_n[0]~6_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXcentimoD|Equal17~0_combout\,
	combout => \HEXcentimoD|decOut_n[0]~7_combout\);

-- Location: LCCOMB_X81_Y38_N12
\HEXcentimoD|Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal8~1_combout\ = (\toBCD|centimoD[3]~2_combout\ & (\toBCD|centimoD[0]~5_combout\ & (\HEXcentimoD|Equal4~4_combout\ & !\toBCD|centimoD[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoD[3]~2_combout\,
	datab => \toBCD|centimoD[0]~5_combout\,
	datac => \HEXcentimoD|Equal4~4_combout\,
	datad => \toBCD|centimoD[2]~3_combout\,
	combout => \HEXcentimoD|Equal8~1_combout\);

-- Location: LCCOMB_X81_Y38_N6
\HEXcentimoD|s_decOut[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|s_decOut[6]~4_combout\ = (!\HEXcentimoD|Equal8~1_combout\ & (\HEXcentimoD|decOut_n[0]~6_combout\ & ((\toBCD|centimoD[0]~5_combout\) # (!\HEXcentimoD|Equal14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|Equal8~1_combout\,
	datab => \HEXcentimoD|Equal14~8_combout\,
	datac => \toBCD|centimoD[0]~5_combout\,
	datad => \HEXcentimoD|decOut_n[0]~6_combout\,
	combout => \HEXcentimoD|s_decOut[6]~4_combout\);

-- Location: LCCOMB_X81_Y38_N26
\HEXcentimoD|decOut_n[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[1]~8_combout\ = (!\HEXcentimoD|Equal12~8_combout\ & ((\toBCD|centimoD[3]~2_combout\) # ((!\HEXcentimoD|Equal8~0_combout\) # (!\HEXcentimoD|Equal6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoD[3]~2_combout\,
	datab => \HEXcentimoD|Equal12~8_combout\,
	datac => \HEXcentimoD|Equal6~8_combout\,
	datad => \HEXcentimoD|Equal8~0_combout\,
	combout => \HEXcentimoD|decOut_n[1]~8_combout\);

-- Location: LCCOMB_X80_Y38_N22
\HEXcentimoD|decOut_n[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[5]~29_combout\ = (((\freqDiv|clockOut~q\) # (\HEXcentimoD|Equal17~0_combout\)) # (!\HEXcentimoD|decOut_n[1]~8_combout\)) # (!\HEXcentimoD|s_decOut[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|s_decOut[6]~4_combout\,
	datab => \HEXcentimoD|decOut_n[1]~8_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXcentimoD|Equal17~0_combout\,
	combout => \HEXcentimoD|decOut_n[5]~29_combout\);

-- Location: LCCOMB_X77_Y40_N28
\HEXcentimoD|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal0~0_combout\ = (\toBCD|euroU[7]~2_combout\) # ((!\toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \toBCD|euroU[7]~2_combout\,
	combout => \HEXcentimoD|Equal0~0_combout\);

-- Location: LCCOMB_X77_Y40_N26
\HEXcentimoD|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal0~1_combout\ = (\HEXcentimoD|Equal4~1_combout\ & (\HEXcentimoD|Equal0~0_combout\ & (\toBCD|centimoD[3]~2_combout\ & !\toBCD|centimoD[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|Equal4~1_combout\,
	datab => \HEXcentimoD|Equal0~0_combout\,
	datac => \toBCD|centimoD[3]~2_combout\,
	datad => \toBCD|centimoD[0]~5_combout\,
	combout => \HEXcentimoD|Equal0~1_combout\);

-- Location: LCCOMB_X81_Y40_N24
\HEXcentimoD|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal0~2_combout\ = (\HEXcentimoD|Equal0~1_combout\ & ((\toBCD|euroU[7]~2_combout\) # (!\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[7]~2_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \HEXcentimoD|Equal0~1_combout\,
	combout => \HEXcentimoD|Equal0~2_combout\);

-- Location: LCCOMB_X81_Y40_N26
\HEXcentimoD|s_decOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|s_decOut~6_combout\ = (\toBCD|process_0~9_combout\) # ((\HEXcentimoD|Equal0~2_combout\ & ((\toBCD|process_0~14_combout\) # (\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datab => \toBCD|process_0~14_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \HEXcentimoD|Equal0~2_combout\,
	combout => \HEXcentimoD|s_decOut~6_combout\);

-- Location: LCCOMB_X80_Y38_N28
\HEXcentimoD|decOut_n[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[0]~10_combout\ = (\HEXcentimoD|decOut_n[5]~29_combout\ & (((\HEXcentimoD|decOut_n[0]~7_combout\)))) # (!\HEXcentimoD|decOut_n[5]~29_combout\ & ((\HEXcentimoD|Equal6~9_combout\) # ((\HEXcentimoD|s_decOut~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|Equal6~9_combout\,
	datab => \HEXcentimoD|decOut_n[0]~7_combout\,
	datac => \HEXcentimoD|decOut_n[5]~29_combout\,
	datad => \HEXcentimoD|s_decOut~6_combout\,
	combout => \HEXcentimoD|decOut_n[0]~10_combout\);

-- Location: LCCOMB_X81_Y38_N14
\HEXcentimoD|Equal4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal4~5_combout\ = (\toBCD|centimoD[3]~2_combout\ & (\toBCD|centimoD[0]~5_combout\ & (\HEXcentimoD|Equal4~4_combout\ & \toBCD|centimoD[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoD[3]~2_combout\,
	datab => \toBCD|centimoD[0]~5_combout\,
	datac => \HEXcentimoD|Equal4~4_combout\,
	datad => \toBCD|centimoD[2]~3_combout\,
	combout => \HEXcentimoD|Equal4~5_combout\);

-- Location: LCCOMB_X80_Y38_N30
\HEXcentimoD|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal15~0_combout\ = (!\toBCD|process_0~9_combout\ & (\toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & \HEXcentimoD|Equal14~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \HEXcentimoD|Equal14~8_combout\,
	combout => \HEXcentimoD|Equal15~0_combout\);

-- Location: LCCOMB_X81_Y38_N0
\HEXcentimoD|decOut_n[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[1]~11_combout\ = (!\HEXcentimoD|Equal6~9_combout\ & (\HEXcentimoD|decOut_n[0]~5_combout\ & !\HEXcentimoD|Equal17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HEXcentimoD|Equal6~9_combout\,
	datac => \HEXcentimoD|decOut_n[0]~5_combout\,
	datad => \HEXcentimoD|Equal17~0_combout\,
	combout => \HEXcentimoD|decOut_n[1]~11_combout\);

-- Location: LCCOMB_X80_Y38_N4
\HEXcentimoD|decOut_n[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[1]~12_combout\ = (\freqDiv|clockOut~q\) # ((!\HEXcentimoD|Equal15~0_combout\ & (\HEXcentimoD|decOut_n[1]~11_combout\ & \HEXcentimoD|decOut_n[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|Equal15~0_combout\,
	datab => \HEXcentimoD|decOut_n[1]~11_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXcentimoD|decOut_n[1]~8_combout\,
	combout => \HEXcentimoD|decOut_n[1]~12_combout\);

-- Location: LCCOMB_X81_Y38_N8
\HEXcentimoD|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal5~0_combout\ = (\toBCD|centimoD[3]~2_combout\ & (!\toBCD|centimoD[0]~5_combout\ & (\HEXcentimoD|Equal4~4_combout\ & \toBCD|centimoD[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoD[3]~2_combout\,
	datab => \toBCD|centimoD[0]~5_combout\,
	datac => \HEXcentimoD|Equal4~4_combout\,
	datad => \toBCD|centimoD[2]~3_combout\,
	combout => \HEXcentimoD|Equal5~0_combout\);

-- Location: LCCOMB_X81_Y38_N10
\HEXcentimoD|decOut_n[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[3]~13_combout\ = (\HEXcentimoD|s_decOut[6]~4_combout\ & (!\HEXcentimoD|Equal6~9_combout\ & (!\HEXcentimoD|Equal5~0_combout\ & !\HEXcentimoD|Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|s_decOut[6]~4_combout\,
	datab => \HEXcentimoD|Equal6~9_combout\,
	datac => \HEXcentimoD|Equal5~0_combout\,
	datad => \HEXcentimoD|Equal17~0_combout\,
	combout => \HEXcentimoD|decOut_n[3]~13_combout\);

-- Location: LCCOMB_X80_Y38_N2
\HEXcentimoD|decOut_n[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[6]~9_combout\ = (!\freqDiv|clockOut~q\ & \HEXcentimoD|decOut_n[1]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqDiv|clockOut~q\,
	datad => \HEXcentimoD|decOut_n[1]~8_combout\,
	combout => \HEXcentimoD|decOut_n[6]~9_combout\);

-- Location: LCCOMB_X81_Y40_N10
\HEXcentimoD|Equal6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal6~10_combout\ = (\HEXcentimoD|Equal6~8_combout\ & ((\toBCD|euroU[7]~2_combout\) # ((!\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[7]~2_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \HEXcentimoD|Equal6~8_combout\,
	combout => \HEXcentimoD|Equal6~10_combout\);

-- Location: LCCOMB_X81_Y40_N0
\HEXcentimoD|decOut_n[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[3]~14_combout\ = (((!\toBCD|centimoD[0]~5_combout\ & \HEXcentimoD|Equal6~10_combout\)) # (!\HEXcentimoD|decOut_n[6]~9_combout\)) # (!\HEXcentimoD|decOut_n[3]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|decOut_n[3]~13_combout\,
	datab => \toBCD|centimoD[0]~5_combout\,
	datac => \HEXcentimoD|decOut_n[6]~9_combout\,
	datad => \HEXcentimoD|Equal6~10_combout\,
	combout => \HEXcentimoD|decOut_n[3]~14_combout\);

-- Location: LCCOMB_X80_Y38_N10
\HEXcentimoD|decOut_n[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[1]~15_combout\ = (\HEXcentimoD|decOut_n[3]~14_combout\ & (((\HEXcentimoD|decOut_n[1]~12_combout\)))) # (!\HEXcentimoD|decOut_n[3]~14_combout\ & ((\HEXcentimoD|s_decOut~6_combout\) # ((\HEXcentimoD|Equal4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|s_decOut~6_combout\,
	datab => \HEXcentimoD|Equal4~5_combout\,
	datac => \HEXcentimoD|decOut_n[1]~12_combout\,
	datad => \HEXcentimoD|decOut_n[3]~14_combout\,
	combout => \HEXcentimoD|decOut_n[1]~15_combout\);

-- Location: LCCOMB_X81_Y38_N16
\HEXcentimoD|decOut_n[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[2]~19_combout\ = (\HEXcentimoD|Equal17~0_combout\) # ((\HEXcentimoD|s_decOut[6]~4_combout\ & (!\HEXcentimoD|Equal6~9_combout\ & !\HEXcentimoD|Equal12~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|s_decOut[6]~4_combout\,
	datab => \HEXcentimoD|Equal6~9_combout\,
	datac => \HEXcentimoD|Equal12~8_combout\,
	datad => \HEXcentimoD|Equal17~0_combout\,
	combout => \HEXcentimoD|decOut_n[2]~19_combout\);

-- Location: LCCOMB_X81_Y38_N18
\HEXcentimoD|decOut_n[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[2]~20_combout\ = (\HEXcentimoD|decOut_n[2]~19_combout\ & ((\toBCD|centimoD[3]~2_combout\) # ((!\HEXcentimoD|Equal6~8_combout\) # (!\HEXcentimoD|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|centimoD[3]~2_combout\,
	datab => \HEXcentimoD|Equal8~0_combout\,
	datac => \HEXcentimoD|Equal6~8_combout\,
	datad => \HEXcentimoD|decOut_n[2]~19_combout\,
	combout => \HEXcentimoD|decOut_n[2]~20_combout\);

-- Location: LCCOMB_X81_Y40_N30
\HEXcentimoD|decOut_n[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[2]~16_combout\ = (!\HEXcentimoD|Equal4~5_combout\ & \HEXcentimoD|decOut_n[3]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HEXcentimoD|Equal4~5_combout\,
	datad => \HEXcentimoD|decOut_n[3]~13_combout\,
	combout => \HEXcentimoD|decOut_n[2]~16_combout\);

-- Location: LCCOMB_X81_Y40_N16
\HEXcentimoD|decOut_n[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[2]~17_combout\ = (\HEXcentimoD|decOut_n[2]~16_combout\ & (\HEXcentimoD|decOut_n[1]~8_combout\ & ((\toBCD|centimoD[0]~5_combout\) # (!\HEXcentimoD|Equal6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|Equal6~10_combout\,
	datab => \toBCD|centimoD[0]~5_combout\,
	datac => \HEXcentimoD|decOut_n[2]~16_combout\,
	datad => \HEXcentimoD|decOut_n[1]~8_combout\,
	combout => \HEXcentimoD|decOut_n[2]~17_combout\);

-- Location: LCCOMB_X81_Y40_N2
\toBCD|centimoD[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|centimoD[1]~4_combout\ = (\toBCD|process_0~9_combout\) # ((!\toBCD|process_0~14_combout\ & !\toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datab => \toBCD|process_0~14_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \toBCD|centimoD[1]~4_combout\);

-- Location: LCCOMB_X81_Y40_N12
\HEXcentimoD|s_decOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|s_decOut~7_combout\ = (!\toBCD|euroU[7]~2_combout\ & (\HEXcentimoD|Equal0~2_combout\ & (\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\toBCD|centimoD[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[7]~2_combout\,
	datab => \HEXcentimoD|Equal0~2_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \toBCD|centimoD[1]~4_combout\,
	combout => \HEXcentimoD|s_decOut~7_combout\);

-- Location: LCCOMB_X81_Y40_N22
\HEXcentimoD|decOut_n[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[2]~18_combout\ = (\toBCD|process_0~9_combout\) # (((\freqDiv|clockOut~q\) # (\HEXcentimoD|s_decOut~7_combout\)) # (!\HEXcentimoD|decOut_n[2]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datab => \HEXcentimoD|decOut_n[2]~17_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXcentimoD|s_decOut~7_combout\,
	combout => \HEXcentimoD|decOut_n[2]~18_combout\);

-- Location: LCCOMB_X81_Y40_N4
\HEXcentimoD|decOut_n[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[2]~21_combout\ = (\HEXcentimoD|decOut_n[2]~18_combout\ & ((\freqDiv|clockOut~q\) # ((\HEXcentimoD|decOut_n[2]~20_combout\) # (\HEXcentimoD|decOut_n[2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|clockOut~q\,
	datab => \HEXcentimoD|decOut_n[2]~20_combout\,
	datac => \HEXcentimoD|decOut_n[2]~18_combout\,
	datad => \HEXcentimoD|decOut_n[2]~17_combout\,
	combout => \HEXcentimoD|decOut_n[2]~21_combout\);

-- Location: LCCOMB_X80_Y38_N0
\HEXcentimoD|decOut_n[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[3]~22_combout\ = (\HEXcentimoD|Equal15~0_combout\) # ((\HEXcentimoD|Equal9~0_combout\) # ((\freqDiv|clockOut~q\) # (!\HEXcentimoD|decOut_n[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|Equal15~0_combout\,
	datab => \HEXcentimoD|Equal9~0_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXcentimoD|decOut_n[1]~8_combout\,
	combout => \HEXcentimoD|decOut_n[3]~22_combout\);

-- Location: LCCOMB_X80_Y38_N26
\HEXcentimoD|decOut_n[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[3]~23_combout\ = (\HEXcentimoD|decOut_n[3]~14_combout\ & (((\HEXcentimoD|decOut_n[3]~22_combout\)))) # (!\HEXcentimoD|decOut_n[3]~14_combout\ & ((\HEXcentimoD|s_decOut~6_combout\) # ((\HEXcentimoD|Equal4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|s_decOut~6_combout\,
	datab => \HEXcentimoD|decOut_n[3]~22_combout\,
	datac => \HEXcentimoD|Equal4~5_combout\,
	datad => \HEXcentimoD|decOut_n[3]~14_combout\,
	combout => \HEXcentimoD|decOut_n[3]~23_combout\);

-- Location: LCCOMB_X81_Y40_N14
\HEXcentimoD|decOut_n[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[4]~30_combout\ = ((\HEXcentimoD|Equal14~8_combout\) # ((\freqDiv|clockOut~q\) # (!\HEXcentimoD|decOut_n[1]~8_combout\))) # (!\HEXcentimoD|decOut_n[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|decOut_n[4]~4_combout\,
	datab => \HEXcentimoD|Equal14~8_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXcentimoD|decOut_n[1]~8_combout\,
	combout => \HEXcentimoD|decOut_n[4]~30_combout\);

-- Location: LCCOMB_X81_Y40_N18
\HEXcentimoD|decOut_n[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[4]~24_combout\ = (\HEXcentimoD|decOut_n[2]~18_combout\ & ((\HEXcentimoD|decOut_n[2]~17_combout\) # (\HEXcentimoD|decOut_n[4]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|decOut_n[2]~18_combout\,
	datab => \HEXcentimoD|decOut_n[2]~17_combout\,
	datac => \HEXcentimoD|decOut_n[4]~30_combout\,
	combout => \HEXcentimoD|decOut_n[4]~24_combout\);

-- Location: LCCOMB_X80_Y38_N8
\HEXcentimoD|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal16~0_combout\ = (!\toBCD|euroU[7]~2_combout\ & (\toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \HEXcentimoD|Equal4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[7]~2_combout\,
	datab => \toBCD|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \HEXcentimoD|Equal4~4_combout\,
	combout => \HEXcentimoD|Equal16~0_combout\);

-- Location: LCCOMB_X80_Y38_N14
\HEXcentimoD|decOut_n[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[5]~25_combout\ = (\HEXcentimoD|Equal17~0_combout\) # (((\HEXcentimoD|Equal16~0_combout\ & \HEXcentimoD|Equal8~0_combout\)) # (!\HEXcentimoD|decOut_n[6]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|Equal17~0_combout\,
	datab => \HEXcentimoD|decOut_n[6]~9_combout\,
	datac => \HEXcentimoD|Equal16~0_combout\,
	datad => \HEXcentimoD|Equal8~0_combout\,
	combout => \HEXcentimoD|decOut_n[5]~25_combout\);

-- Location: LCCOMB_X80_Y38_N12
\HEXcentimoD|decOut_n[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[5]~26_combout\ = (\HEXcentimoD|decOut_n[5]~29_combout\ & (\HEXcentimoD|decOut_n[5]~25_combout\)) # (!\HEXcentimoD|decOut_n[5]~29_combout\ & (((\HEXcentimoD|Equal6~9_combout\) # (\HEXcentimoD|s_decOut~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|decOut_n[5]~29_combout\,
	datab => \HEXcentimoD|decOut_n[5]~25_combout\,
	datac => \HEXcentimoD|Equal6~9_combout\,
	datad => \HEXcentimoD|s_decOut~6_combout\,
	combout => \HEXcentimoD|decOut_n[5]~26_combout\);

-- Location: LCCOMB_X81_Y40_N6
\HEXcentimoD|decOut_n[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[6]~27_combout\ = (\HEXcentimoD|decOut_n[1]~8_combout\ & (!\freqDiv|clockOut~q\ & ((\toBCD|centimoD[0]~5_combout\) # (!\HEXcentimoD|Equal6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|decOut_n[1]~8_combout\,
	datab => \toBCD|centimoD[0]~5_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXcentimoD|Equal6~10_combout\,
	combout => \HEXcentimoD|decOut_n[6]~27_combout\);

-- Location: LCCOMB_X81_Y40_N8
\HEXcentimoD|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|Equal1~2_combout\ = (\HEXcentimoD|Equal0~1_combout\ & ((\toBCD|euroU[7]~2_combout\) # ((!\toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- !\toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \toBCD|euroU[7]~2_combout\,
	datac => \toBCD|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \HEXcentimoD|Equal0~1_combout\,
	combout => \HEXcentimoD|Equal1~2_combout\);

-- Location: LCCOMB_X81_Y40_N28
\HEXcentimoD|s_decOut[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|s_decOut[6]~5_combout\ = (!\toBCD|process_0~9_combout\ & (\HEXcentimoD|decOut_n[2]~16_combout\ & ((\toBCD|centimoD[1]~4_combout\) # (!\HEXcentimoD|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datab => \HEXcentimoD|Equal1~2_combout\,
	datac => \HEXcentimoD|decOut_n[2]~16_combout\,
	datad => \toBCD|centimoD[1]~4_combout\,
	combout => \HEXcentimoD|s_decOut[6]~5_combout\);

-- Location: LCCOMB_X81_Y40_N20
\HEXcentimoD|decOut_n[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXcentimoD|decOut_n[6]~28_combout\ = ((\HEXcentimoD|s_decOut[6]~5_combout\) # ((\HEXcentimoD|Equal1~2_combout\ & \toBCD|centimoD[1]~4_combout\))) # (!\HEXcentimoD|decOut_n[6]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXcentimoD|decOut_n[6]~27_combout\,
	datab => \HEXcentimoD|s_decOut[6]~5_combout\,
	datac => \HEXcentimoD|Equal1~2_combout\,
	datad => \toBCD|centimoD[1]~4_combout\,
	combout => \HEXcentimoD|decOut_n[6]~28_combout\);

-- Location: LCCOMB_X67_Y40_N2
\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((!\debsw4|s_pulsedOut~q\ & \fsm|Selector16~4_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((!\debsw4|s_pulsedOut~q\ & \fsm|Selector16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|Selector16~4_combout\,
	datad => VCC,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X67_Y40_N4
\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\debsw4|s_pulsedOut~q\ & (((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))) # (!\debsw4|s_pulsedOut~q\ & ((\fsm|Selector16~4_combout\ & 
-- (\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\fsm|Selector16~4_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & ((\debsw4|s_pulsedOut~q\) # (!\fsm|Selector16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|Selector16~4_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X67_Y40_N6
\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (!\debsw4|s_pulsedOut~q\ & (\fsm|Selector16~4_combout\ & VCC))) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((!\debsw4|s_pulsedOut~q\ & \fsm|Selector16~4_combout\)))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\debsw4|s_pulsedOut~q\ & (\fsm|Selector16~4_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|Selector16~4_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X67_Y40_N8
\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X67_Y40_N12
\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\ = (!\debsw4|s_pulsedOut~q\ & (\fsm|Selector16~4_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|Selector16~4_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\);

-- Location: LCCOMB_X67_Y40_N18
\toBCD|Mod0|auto_generated|divider|divider|StageOut[45]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[45]~145_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[45]~145_combout\);

-- Location: LCCOMB_X67_Y40_N0
\toBCD|Mod0|auto_generated|divider|divider|StageOut[44]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[44]~146_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[44]~146_combout\);

-- Location: LCCOMB_X67_Y40_N14
\toBCD|Mod0|auto_generated|divider|divider|StageOut[43]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[43]~147_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[43]~147_combout\);

-- Location: LCCOMB_X70_Y40_N24
\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\fsm|Selector16~4_combout\ & !\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Selector16~4_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X67_Y40_N16
\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~148_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~148_combout\);

-- Location: LCCOMB_X67_Y40_N20
\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~148_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~148_combout\,
	datad => VCC,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X67_Y40_N22
\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[43]~147_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[43]~147_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[43]~147_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[43]~147_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X67_Y40_N24
\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[44]~146_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[44]~146_combout\)))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[44]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[44]~146_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X67_Y40_N26
\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[45]~145_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[45]~145_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[45]~145_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[45]~145_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X67_Y40_N28
\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y40_N28
\toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~239_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~239_combout\);

-- Location: LCCOMB_X68_Y40_N16
\toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~149_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~149_combout\);

-- Location: LCCOMB_X67_Y40_N10
\toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~240_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~240_combout\);

-- Location: LCCOMB_X68_Y40_N14
\toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~150_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~150_combout\);

-- Location: LCCOMB_X68_Y40_N22
\toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~241_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~241_combout\);

-- Location: LCCOMB_X68_Y40_N20
\toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~151_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~151_combout\);

-- Location: LCCOMB_X68_Y40_N26
\toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~152_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~152_combout\);

-- Location: LCCOMB_X67_Y40_N30
\toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~242_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[42]~144_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~242_combout\);

-- Location: LCCOMB_X70_Y40_N22
\toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~153_combout\ = (\fsm|Selector16~4_combout\ & (!\debsw4|s_pulsedOut~q\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Selector16~4_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~153_combout\);

-- Location: LCCOMB_X70_Y40_N26
\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\fsm|Selector16~4_combout\ & !\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Selector16~4_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X70_Y40_N12
\toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~154_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~154_combout\);

-- Location: LCCOMB_X68_Y40_N2
\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~153_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~154_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~153_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~153_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~154_combout\,
	datad => VCC,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X68_Y40_N4
\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~152_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~242_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~152_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~242_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~152_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~242_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~152_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~242_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X68_Y40_N6
\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~241_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~151_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~241_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~151_combout\)))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~241_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~241_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~151_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X68_Y40_N8
\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~240_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~150_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~240_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~150_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~240_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~150_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~240_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~150_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X68_Y40_N10
\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~149_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~239_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~149_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~239_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~149_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~239_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~149_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~239_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X68_Y40_N12
\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X68_Y40_N0
\toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~239_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[60]~239_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\);

-- Location: LCCOMB_X69_Y40_N24
\toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~155_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~155_combout\);

-- Location: LCCOMB_X69_Y40_N18
\toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~156_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~156_combout\);

-- Location: LCCOMB_X68_Y40_N18
\toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~244_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~240_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[59]~240_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~244_combout\);

-- Location: LCCOMB_X69_Y40_N30
\toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~157_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~157_combout\);

-- Location: LCCOMB_X68_Y40_N24
\toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~245_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~241_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[58]~241_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~245_combout\);

-- Location: LCCOMB_X68_Y40_N30
\toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~246_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~242_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[57]~242_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~246_combout\);

-- Location: LCCOMB_X69_Y40_N0
\toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~158_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~158_combout\);

-- Location: LCCOMB_X70_Y40_N4
\toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~247_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~153_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[56]~153_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~247_combout\);

-- Location: LCCOMB_X69_Y40_N2
\toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~159_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~159_combout\);

-- Location: LCCOMB_X70_Y40_N2
\toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~160_combout\ = (\fsm|Selector19~4_combout\ & (!\debsw4|s_pulsedOut~q\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Selector19~4_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~160_combout\);

-- Location: LCCOMB_X70_Y40_N28
\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (!\debsw4|s_pulsedOut~q\ & \fsm|Selector19~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|Selector19~4_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X70_Y40_N16
\toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~161_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~161_combout\);

-- Location: LCCOMB_X69_Y40_N4
\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~160_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~161_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~160_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~160_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~161_combout\,
	datad => VCC,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X69_Y40_N6
\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~247_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~159_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~247_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~159_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~247_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~159_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~247_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~159_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X69_Y40_N8
\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~246_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~158_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~246_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~158_combout\)))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~246_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~246_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~158_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X69_Y40_N10
\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~157_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~245_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~157_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~245_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~157_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~245_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~157_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~245_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X69_Y40_N12
\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~156_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~244_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~156_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~244_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~156_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~244_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~156_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~244_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X69_Y40_N14
\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~155_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~155_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~155_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~155_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X69_Y40_N16
\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X70_Y40_N30
\toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\);

-- Location: LCCOMB_X69_Y40_N28
\toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~248_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~248_combout\);

-- Location: LCCOMB_X70_Y42_N28
\toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\);

-- Location: LCCOMB_X69_Y40_N22
\toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~249_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~244_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[74]~244_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~249_combout\);

-- Location: LCCOMB_X69_Y40_N20
\toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~250_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~245_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[73]~245_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~250_combout\);

-- Location: LCCOMB_X70_Y42_N26
\toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~164_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~164_combout\);

-- Location: LCCOMB_X70_Y42_N24
\toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~165_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~165_combout\);

-- Location: LCCOMB_X69_Y40_N26
\toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~251_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~246_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[72]~246_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~251_combout\);

-- Location: LCCOMB_X70_Y40_N6
\toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~252_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~247_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[71]~247_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~252_combout\);

-- Location: LCCOMB_X70_Y40_N8
\toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~166_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~166_combout\);

-- Location: LCCOMB_X70_Y40_N14
\toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~167_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~167_combout\);

-- Location: LCCOMB_X70_Y40_N20
\toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~253_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~160_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[70]~160_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~253_combout\);

-- Location: LCCOMB_X68_Y42_N24
\toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~168_combout\ = (!\debsw4|s_pulsedOut~q\ & (\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \fsm|Selector20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \fsm|Selector20~0_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~168_combout\);

-- Location: LCCOMB_X68_Y42_N12
\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (!\debsw4|s_pulsedOut~q\ & \fsm|Selector20~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|Selector20~0_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X68_Y42_N2
\toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~169_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~169_combout\);

-- Location: LCCOMB_X70_Y42_N8
\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~168_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~169_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~168_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~168_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~169_combout\,
	datad => VCC,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X70_Y42_N10
\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~167_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~253_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~167_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~253_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~167_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~253_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~167_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~253_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X70_Y42_N12
\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~252_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~166_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~252_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~166_combout\)))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~252_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~252_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~166_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X70_Y42_N14
\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~165_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~251_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~165_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~251_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~165_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~251_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~165_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~251_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X70_Y42_N16
\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~250_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~164_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~250_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~164_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~250_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~164_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~250_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~164_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X70_Y42_N18
\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~249_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~249_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~249_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~249_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X70_Y42_N20
\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~248_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~248_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~248_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~248_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X70_Y42_N22
\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X70_Y40_N10
\toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~254_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~248_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[90]~248_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~254_combout\);

-- Location: LCCOMB_X69_Y42_N8
\toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\);

-- Location: LCCOMB_X70_Y42_N30
\toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~255_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~249_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[89]~249_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~255_combout\);

-- Location: LCCOMB_X69_Y42_N2
\toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\);

-- Location: LCCOMB_X70_Y42_N2
\toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\);

-- Location: LCCOMB_X70_Y42_N0
\toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~256_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~250_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[88]~250_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~256_combout\);

-- Location: LCCOMB_X70_Y42_N6
\toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~257_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~251_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[87]~251_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~257_combout\);

-- Location: LCCOMB_X73_Y39_N0
\toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\);

-- Location: LCCOMB_X70_Y42_N4
\toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\);

-- Location: LCCOMB_X70_Y40_N0
\toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~258_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~252_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[86]~252_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~258_combout\);

-- Location: LCCOMB_X69_Y42_N12
\toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\);

-- Location: LCCOMB_X70_Y40_N18
\toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~259_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~253_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[85]~253_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~259_combout\);

-- Location: LCCOMB_X68_Y42_N16
\toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~176_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~176_combout\);

-- Location: LCCOMB_X68_Y42_N6
\toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~260_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~168_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[84]~168_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~260_combout\);

-- Location: LCCOMB_X68_Y42_N10
\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\fsm|euro[6]~21_combout\) # (\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[6]~21_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X68_Y42_N0
\toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~178_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~178_combout\);

-- Location: LCCOMB_X68_Y42_N18
\toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~177_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\fsm|euro[6]~21_combout\) # (\debsw4|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[6]~21_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~177_combout\);

-- Location: LCCOMB_X69_Y42_N14
\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~178_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~177_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~178_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~178_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~177_combout\,
	datad => VCC,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X69_Y42_N16
\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~176_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~260_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~176_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~260_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~176_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~260_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~176_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~260_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X69_Y42_N18
\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~259_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~259_combout\)))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~175_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~259_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X69_Y42_N20
\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~258_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~258_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~258_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~258_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X69_Y42_N22
\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~257_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~257_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~257_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~257_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X69_Y42_N24
\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~256_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~256_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~256_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~256_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X69_Y42_N26
\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~255_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~255_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~255_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~255_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X69_Y42_N28
\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~254_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~254_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~254_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~254_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X69_Y42_N30
\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X69_Y42_N6
\toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~261_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~254_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[105]~254_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~261_combout\);

-- Location: LCCOMB_X69_Y39_N24
\toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~179_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~179_combout\);

-- Location: LCCOMB_X69_Y39_N30
\toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~180_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~180_combout\);

-- Location: LCCOMB_X69_Y42_N0
\toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~262_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~255_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[104]~255_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~262_combout\);

-- Location: LCCOMB_X69_Y42_N10
\toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~263_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~256_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[103]~256_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~263_combout\);

-- Location: LCCOMB_X73_Y39_N22
\toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~181_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~181_combout\);

-- Location: LCCOMB_X73_Y39_N16
\toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~182_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~182_combout\);

-- Location: LCCOMB_X73_Y39_N26
\toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~264_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~257_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[102]~257_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~264_combout\);

-- Location: LCCOMB_X73_Y39_N10
\toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~183_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~183_combout\);

-- Location: LCCOMB_X69_Y42_N4
\toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~265_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~258_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[101]~258_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~265_combout\);

-- Location: LCCOMB_X68_Y42_N20
\toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~266_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~259_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[100]~259_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~266_combout\);

-- Location: LCCOMB_X69_Y39_N28
\toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~184_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~184_combout\);

-- Location: LCCOMB_X68_Y42_N22
\toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~185_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~185_combout\);

-- Location: LCCOMB_X68_Y42_N26
\toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~267_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~260_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[99]~260_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~267_combout\);

-- Location: LCCOMB_X68_Y42_N8
\toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~268_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~177_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[98]~177_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~268_combout\);

-- Location: LCCOMB_X68_Y42_N28
\toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~186_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~186_combout\);

-- Location: LCCOMB_X72_Y39_N28
\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = (\debsw4|s_pulsedOut~q\) # (\fsm|euro[5]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|euro[5]~9_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X72_Y39_N22
\toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~188_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~188_combout\);

-- Location: LCCOMB_X72_Y39_N12
\toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~187_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\fsm|euro[5]~9_combout\) # (\debsw4|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|euro[5]~9_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~187_combout\);

-- Location: LCCOMB_X69_Y39_N0
\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~188_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~187_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~188_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~188_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~187_combout\,
	datad => VCC,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X69_Y39_N2
\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~268_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~186_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~268_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~186_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~268_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~186_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~268_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~186_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X69_Y39_N4
\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~185_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~267_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~185_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~267_combout\)))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~185_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~185_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~267_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X69_Y39_N6
\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~266_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~184_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~266_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~184_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~266_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~184_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~266_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~184_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X69_Y39_N8
\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~183_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~265_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~183_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~265_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~183_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~265_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~183_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~265_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X69_Y39_N10
\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~182_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~264_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~182_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~264_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~182_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~264_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~182_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~264_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X69_Y39_N12
\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~263_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~181_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~263_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~181_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~263_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~181_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~263_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~181_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X69_Y39_N14
\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~180_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~262_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~180_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~262_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~180_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~262_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~180_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~262_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X69_Y39_N16
\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~261_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~179_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~261_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~179_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~261_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~179_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~261_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~179_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X69_Y39_N18
\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X74_Y37_N24
\toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~189_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~189_combout\);

-- Location: LCCOMB_X69_Y39_N26
\toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~269_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~261_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[120]~261_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~269_combout\);

-- Location: LCCOMB_X69_Y39_N20
\toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~270_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~262_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[119]~262_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~270_combout\);

-- Location: LCCOMB_X74_Y39_N0
\toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~190_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~190_combout\);

-- Location: LCCOMB_X73_Y39_N8
\toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~271_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~263_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[118]~263_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~271_combout\);

-- Location: LCCOMB_X73_Y38_N0
\toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~191_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~191_combout\);

-- Location: LCCOMB_X73_Y39_N14
\toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~272_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~264_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[117]~264_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~272_combout\);

-- Location: LCCOMB_X73_Y39_N24
\toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~192_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~192_combout\);

-- Location: LCCOMB_X73_Y39_N2
\toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~193_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~193_combout\);

-- Location: LCCOMB_X73_Y39_N4
\toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~273_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~265_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[116]~265_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~273_combout\);

-- Location: LCCOMB_X73_Y38_N2
\toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~194_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~194_combout\);

-- Location: LCCOMB_X69_Y39_N22
\toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~274_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~266_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[115]~266_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~274_combout\);

-- Location: LCCOMB_X68_Y42_N14
\toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~275_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~267_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[114]~267_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~275_combout\);

-- Location: LCCOMB_X73_Y39_N28
\toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~195_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~195_combout\);

-- Location: LCCOMB_X72_Y39_N8
\toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~196_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~196_combout\);

-- Location: LCCOMB_X68_Y42_N4
\toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~276_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~268_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[113]~268_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~276_combout\);

-- Location: LCCOMB_X74_Y39_N6
\toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~197_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~197_combout\);

-- Location: LCCOMB_X72_Y39_N24
\toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~277_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~187_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[112]~187_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~277_combout\);

-- Location: LCCOMB_X72_Y39_N10
\toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~198_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\fsm|euro[4]~13_combout\) # (\debsw4|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[4]~13_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~198_combout\);

-- Location: LCCOMB_X72_Y39_N14
\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = (\fsm|euro[4]~13_combout\) # (\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[4]~13_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X73_Y39_N6
\toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~199_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~199_combout\);

-- Location: LCCOMB_X74_Y39_N10
\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~198_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~199_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~198_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~198_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~199_combout\,
	datad => VCC,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X74_Y39_N12
\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~197_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~277_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~197_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~277_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~197_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~277_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~197_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~277_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X74_Y39_N14
\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~196_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~276_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~196_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~276_combout\)))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~196_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~196_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~276_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X74_Y39_N16
\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~275_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~195_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~275_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~195_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~275_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~195_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~275_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~195_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X74_Y39_N18
\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~194_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~274_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~194_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~274_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~194_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~274_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~194_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~274_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X74_Y39_N20
\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~193_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~273_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~193_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~273_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~193_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~273_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~193_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~273_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X74_Y39_N22
\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~272_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~192_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~272_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~192_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~272_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~192_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~272_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~192_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X74_Y39_N24
\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~271_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~191_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~271_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~191_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~271_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~191_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~271_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~191_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X74_Y39_N26
\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~270_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~190_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~270_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~190_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~270_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~190_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~270_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~190_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X74_Y39_N28
\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~189_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~269_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~189_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~269_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~189_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~269_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~189_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~269_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X74_Y39_N30
\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X75_Y38_N4
\toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~200_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~200_combout\);

-- Location: LCCOMB_X73_Y38_N22
\toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~278_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~269_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[135]~269_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~278_combout\);

-- Location: LCCOMB_X75_Y38_N22
\toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~201_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~201_combout\);

-- Location: LCCOMB_X74_Y39_N8
\toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~279_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~270_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[134]~270_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~279_combout\);

-- Location: LCCOMB_X73_Y38_N20
\toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~280_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~271_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[133]~271_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~280_combout\);

-- Location: LCCOMB_X73_Y38_N12
\toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~202_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~202_combout\);

-- Location: LCCOMB_X73_Y38_N6
\toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~203_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~203_combout\);

-- Location: LCCOMB_X73_Y39_N18
\toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~281_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~272_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[132]~272_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~281_combout\);

-- Location: LCCOMB_X73_Y39_N12
\toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~282_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~273_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[131]~273_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~282_combout\);

-- Location: LCCOMB_X73_Y39_N20
\toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~204_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~204_combout\);

-- Location: LCCOMB_X75_Y39_N10
\toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~205_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~205_combout\);

-- Location: LCCOMB_X73_Y38_N14
\toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~283_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~274_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[130]~274_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~283_combout\);

-- Location: LCCOMB_X73_Y38_N4
\toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~284_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~275_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[129]~275_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~284_combout\);

-- Location: LCCOMB_X73_Y38_N28
\toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~206_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~206_combout\);

-- Location: LCCOMB_X72_Y38_N0
\toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~207_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~207_combout\);

-- Location: LCCOMB_X72_Y39_N30
\toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~285_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~276_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[128]~276_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~285_combout\);

-- Location: LCCOMB_X74_Y37_N2
\toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~208_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~208_combout\);

-- Location: LCCOMB_X74_Y39_N2
\toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~286_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~277_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[127]~277_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~286_combout\);

-- Location: LCCOMB_X75_Y39_N28
\toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~209_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~209_combout\);

-- Location: LCCOMB_X72_Y39_N4
\toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~287_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~198_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[126]~198_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~287_combout\);

-- Location: LCCOMB_X75_Y39_N8
\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = (\debsw4|s_pulsedOut~q\) # (\fsm|euro[3]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|euro[3]~25_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X72_Y38_N26
\toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~211_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~211_combout\);

-- Location: LCCOMB_X75_Y39_N30
\toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~210_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\fsm|euro[3]~25_combout\) # (\debsw4|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[3]~25_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~210_combout\);

-- Location: LCCOMB_X72_Y38_N2
\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~211_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~210_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~211_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~210_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~211_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~210_combout\,
	datad => VCC,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X72_Y38_N4
\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~209_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~287_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~209_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~287_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~209_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~287_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~209_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~287_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X72_Y38_N6
\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~208_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~286_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~208_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~286_combout\)))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~208_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~208_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~286_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X72_Y38_N8
\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~207_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~285_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~207_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~285_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~207_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~285_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~207_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~285_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X72_Y38_N10
\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~284_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~206_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~284_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~206_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~284_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~206_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~284_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~206_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X72_Y38_N12
\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~205_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~283_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~205_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~283_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~205_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~283_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~205_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~283_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X72_Y38_N14
\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~282_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~204_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~282_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~204_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~282_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~204_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~282_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~204_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X72_Y38_N16
\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~203_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~281_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~203_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~281_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~203_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~281_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~203_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~281_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X72_Y38_N18
\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~280_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~202_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~280_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~202_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~280_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~202_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~280_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~202_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X72_Y38_N20
\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~201_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~279_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~201_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~279_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~201_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~279_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~201_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~279_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X72_Y38_N22
\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~200_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~278_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~200_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~278_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~200_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~278_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~200_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~278_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X72_Y38_N24
\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X75_Y38_N20
\toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~214_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~214_combout\);

-- Location: LCCOMB_X75_Y38_N10
\toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~288_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~278_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[150]~278_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~288_combout\);

-- Location: LCCOMB_X75_Y38_N12
\toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~289_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~279_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[149]~279_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~289_combout\);

-- Location: LCCOMB_X75_Y38_N18
\toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~215_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~215_combout\);

-- Location: LCCOMB_X73_Y38_N26
\toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~216_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~216_combout\);

-- Location: LCCOMB_X73_Y38_N18
\toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~290_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~280_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[148]~280_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~290_combout\);

-- Location: LCCOMB_X73_Y38_N16
\toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~291_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~281_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[147]~281_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~291_combout\);

-- Location: LCCOMB_X77_Y38_N20
\toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~217_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~217_combout\);

-- Location: LCCOMB_X73_Y39_N30
\toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~292_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~282_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[146]~282_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~292_combout\);

-- Location: LCCOMB_X72_Y38_N28
\toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~218_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~218_combout\);

-- Location: LCCOMB_X74_Y38_N30
\toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~293_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~283_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[145]~283_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~293_combout\);

-- Location: LCCOMB_X75_Y38_N24
\toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~219_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~219_combout\);

-- Location: LCCOMB_X73_Y38_N8
\toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~220_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~220_combout\);

-- Location: LCCOMB_X73_Y38_N30
\toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~294_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~284_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[144]~284_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~294_combout\);

-- Location: LCCOMB_X75_Y39_N16
\toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~221_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~221_combout\);

-- Location: LCCOMB_X72_Y38_N30
\toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~295_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~285_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[143]~285_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~295_combout\);

-- Location: LCCOMB_X76_Y39_N28
\toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~222_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~222_combout\);

-- Location: LCCOMB_X74_Y39_N4
\toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~296_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~286_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[142]~286_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~296_combout\);

-- Location: LCCOMB_X75_Y39_N2
\toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~297_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~287_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[141]~287_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~297_combout\);

-- Location: LCCOMB_X76_Y39_N30
\toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~223_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~223_combout\);

-- Location: LCCOMB_X75_Y39_N24
\toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~298_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~210_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[140]~210_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~298_combout\);

-- Location: LCCOMB_X75_Y39_N18
\toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~224_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~224_combout\);

-- Location: LCCOMB_X73_Y41_N4
\toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~212_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\debsw4|s_pulsedOut~q\) # (\fsm|euro[2]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \fsm|euro[2]~29_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~212_combout\);

-- Location: LCCOMB_X73_Y41_N16
\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = (\debsw4|s_pulsedOut~q\) # (\fsm|euro[2]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|euro[2]~29_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X73_Y41_N26
\toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~213_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~213_combout\);

-- Location: LCCOMB_X74_Y38_N2
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~212_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~213_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~212_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~212_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~213_combout\,
	datad => VCC,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X74_Y38_N4
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~298_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~224_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~298_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~224_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~298_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~224_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~298_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~224_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X74_Y38_N6
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~297_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~223_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~297_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~223_combout\)))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~297_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~297_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~223_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X74_Y38_N8
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~222_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~296_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~222_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~296_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~222_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~296_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~222_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~296_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X74_Y38_N10
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~221_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~295_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~221_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~295_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~221_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~295_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~221_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~295_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X74_Y38_N12
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~220_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~294_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~220_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~294_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~220_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~294_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~220_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~294_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X74_Y38_N14
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~293_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~219_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~293_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~219_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~293_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~219_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~293_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~219_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X74_Y38_N16
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~292_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~218_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~292_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~218_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~292_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~218_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~292_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~218_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X74_Y38_N18
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~291_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~217_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~291_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~217_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~291_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~217_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~291_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~217_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X74_Y38_N20
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~216_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~290_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~216_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~290_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~216_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~290_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~216_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~290_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X74_Y38_N22
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~289_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~215_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~289_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~215_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~289_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~215_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~289_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~215_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X74_Y38_N24
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~214_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~288_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~214_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~288_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~214_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~288_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~214_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~288_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X74_Y38_N26
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X75_Y38_N26
\toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~230_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~230_combout\);

-- Location: LCCOMB_X73_Y38_N24
\toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~302_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~290_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[163]~290_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~302_combout\);

-- Location: LCCOMB_X75_Y38_N14
\toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~228_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~228_combout\);

-- Location: LCCOMB_X75_Y38_N6
\toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~300_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~288_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[165]~288_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~300_combout\);

-- Location: LCCOMB_X75_Y38_N16
\toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~301_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~289_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[164]~289_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~301_combout\);

-- Location: LCCOMB_X75_Y38_N28
\toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~229_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~229_combout\);

-- Location: LCCOMB_X77_Y38_N4
\toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~303_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~291_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[162]~291_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~303_combout\);

-- Location: LCCOMB_X77_Y38_N22
\toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~231_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~231_combout\);

-- Location: LCCOMB_X76_Y39_N6
\toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~304_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~292_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[161]~292_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~304_combout\);

-- Location: LCCOMB_X74_Y38_N28
\toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~232_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~232_combout\);

-- Location: LCCOMB_X75_Y38_N2
\toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~305_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~293_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[160]~293_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~305_combout\);

-- Location: LCCOMB_X77_Y38_N28
\toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~233_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~233_combout\);

-- Location: LCCOMB_X73_Y38_N10
\toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~306_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~294_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[159]~294_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~306_combout\);

-- Location: LCCOMB_X77_Y38_N2
\toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~234_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~234_combout\);

-- Location: LCCOMB_X75_Y39_N26
\toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~307_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~295_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[158]~295_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~307_combout\);

-- Location: LCCOMB_X74_Y41_N2
\toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~235_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~235_combout\);

-- Location: LCCOMB_X76_Y39_N12
\toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~236_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~236_combout\);

-- Location: LCCOMB_X76_Y39_N20
\toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~308_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~296_combout\) # 
-- ((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[157]~296_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~308_combout\);

-- Location: LCCOMB_X75_Y39_N20
\toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~309_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~297_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[156]~297_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~309_combout\);

-- Location: LCCOMB_X75_Y39_N12
\toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~237_combout\ = (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~237_combout\);

-- Location: LCCOMB_X75_Y38_N8
\toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~238_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~238_combout\);

-- Location: LCCOMB_X75_Y39_N22
\toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~310_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~298_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~298_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~310_combout\);

-- Location: LCCOMB_X73_Y41_N10
\toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~225_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~225_combout\);

-- Location: LCCOMB_X73_Y41_N0
\toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~299_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~212_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~212_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~299_combout\);

-- Location: LCCOMB_X73_Y41_N8
\toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~226_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\fsm|euro[1]~17_combout\) # (\debsw4|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[1]~17_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~226_combout\);

-- Location: LCCOMB_X73_Y41_N18
\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = (\fsm|euro[1]~17_combout\) # (\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[1]~17_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X73_Y41_N6
\toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~227_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ & !\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~227_combout\);

-- Location: LCCOMB_X76_Y38_N4
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~226_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~227_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~226_combout\) # (\toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~226_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~227_combout\,
	datad => VCC,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X76_Y38_N6
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~225_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~299_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~225_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~299_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~225_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~299_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~225_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[169]~299_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X76_Y38_N8
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~238_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~310_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~238_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~310_combout\)))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~238_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~238_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[170]~310_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X76_Y38_N10
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~309_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~237_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~309_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~237_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~309_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~237_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~309_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~237_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X76_Y38_N12
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~236_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~308_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~236_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~308_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~236_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~308_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~236_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~308_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\);

-- Location: LCCOMB_X76_Y38_N14
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~307_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~235_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~307_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~235_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~307_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~235_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~307_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~235_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\);

-- Location: LCCOMB_X76_Y38_N16
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~306_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~234_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~306_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~234_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~306_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~234_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~306_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~234_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\);

-- Location: LCCOMB_X76_Y38_N18
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~305_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~233_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~305_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~233_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~305_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~233_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~305_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~233_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\);

-- Location: LCCOMB_X76_Y38_N20
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~304_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~232_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~304_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~232_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~304_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~232_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~304_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~232_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\);

-- Location: LCCOMB_X76_Y38_N22
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~303_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~231_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~303_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~231_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~303_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~231_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~303_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~231_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\);

-- Location: LCCOMB_X76_Y38_N24
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~230_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~302_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~230_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~302_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~230_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~302_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~230_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~302_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\);

-- Location: LCCOMB_X76_Y38_N26
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~301_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~229_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~301_combout\ & 
-- (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~229_combout\)))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ = CARRY((!\toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~301_combout\ & (!\toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~229_combout\ & 
-- !\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~301_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~229_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\);

-- Location: LCCOMB_X76_Y38_N28
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((((\toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~228_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~300_combout\))))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~228_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~300_combout\) # (GND))))
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ = CARRY((\toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~228_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~300_combout\) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~228_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~300_combout\,
	datad => VCC,
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	cout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\);

-- Location: LCCOMB_X76_Y38_N30
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X76_Y38_N2
\toBCD|euroU[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[11]~8_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~230_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~302_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~230_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[178]~302_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	combout => \toBCD|euroU[11]~8_combout\);

-- Location: LCCOMB_X75_Y38_N30
\toBCD|euroU[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[12]~9_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~301_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~229_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~301_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[179]~229_combout\,
	combout => \toBCD|euroU[12]~9_combout\);

-- Location: LCCOMB_X77_Y38_N8
\toBCD|euroU[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[8]~13_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~305_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~233_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~305_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[175]~233_combout\,
	combout => \toBCD|euroU[8]~13_combout\);

-- Location: LCCOMB_X75_Y38_N0
\toBCD|euroU[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[13]~12_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~300_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~228_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~300_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[180]~228_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	combout => \toBCD|euroU[13]~12_combout\);

-- Location: LCCOMB_X77_Y38_N18
\toBCD|euroU[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[10]~11_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~231_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~303_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~231_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[177]~303_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \toBCD|euroU[10]~11_combout\);

-- Location: LCCOMB_X77_Y38_N26
\HEXeuroU|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal4~4_combout\ = (\toBCD|euroU[8]~13_combout\) # ((\toBCD|euroU[13]~12_combout\) # (\toBCD|euroU[10]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|euroU[8]~13_combout\,
	datac => \toBCD|euroU[13]~12_combout\,
	datad => \toBCD|euroU[10]~11_combout\,
	combout => \HEXeuroU|Equal4~4_combout\);

-- Location: LCCOMB_X77_Y38_N16
\toBCD|euroU[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[7]~10_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~306_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~234_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~306_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[174]~234_combout\,
	combout => \toBCD|euroU[7]~10_combout\);

-- Location: LCCOMB_X77_Y38_N0
\HEXeuroU|Equal4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal4~5_combout\ = (\toBCD|euroU[11]~8_combout\) # ((\toBCD|euroU[12]~9_combout\) # ((\HEXeuroU|Equal4~4_combout\) # (\toBCD|euroU[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[11]~8_combout\,
	datab => \toBCD|euroU[12]~9_combout\,
	datac => \HEXeuroU|Equal4~4_combout\,
	datad => \toBCD|euroU[7]~10_combout\,
	combout => \HEXeuroU|Equal4~5_combout\);

-- Location: LCCOMB_X76_Y38_N0
\toBCD|euroU[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[9]~7_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~232_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~304_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~232_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[176]~304_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	combout => \toBCD|euroU[9]~7_combout\);

-- Location: LCCOMB_X77_Y38_N30
\HEXeuroU|Equal4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal4~9_combout\ = (!\toBCD|process_0~9_combout\ & ((\toBCD|process_0~14_combout\) # ((!\HEXeuroU|Equal4~5_combout\ & !\toBCD|euroU[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datab => \HEXeuroU|Equal4~5_combout\,
	datac => \toBCD|euroU[9]~7_combout\,
	datad => \toBCD|process_0~14_combout\,
	combout => \HEXeuroU|Equal4~9_combout\);

-- Location: LCCOMB_X75_Y39_N6
\toBCD|euroU[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[6]~14_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~235_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~307_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~235_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[173]~307_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \toBCD|euroU[6]~14_combout\);

-- Location: LCCOMB_X75_Y39_N0
\toBCD|euroU[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[4]~15_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~309_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~237_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~309_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[171]~237_combout\,
	combout => \toBCD|euroU[4]~15_combout\);

-- Location: LCCOMB_X76_Y39_N24
\toBCD|euroU[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[5]~16_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~236_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~308_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~236_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[172]~308_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \toBCD|euroU[5]~16_combout\);

-- Location: LCCOMB_X82_Y39_N2
\HEXeuroU|Equal4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal4~6_combout\ = (!\toBCD|euroU[6]~14_combout\ & (!\toBCD|euroU[4]~15_combout\ & (!\toBCD|euroU[7]~2_combout\ & !\toBCD|euroU[5]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[6]~14_combout\,
	datab => \toBCD|euroU[4]~15_combout\,
	datac => \toBCD|euroU[7]~2_combout\,
	datad => \toBCD|euroU[5]~16_combout\,
	combout => \HEXeuroU|Equal4~6_combout\);

-- Location: LCCOMB_X74_Y38_N0
\toBCD|euroU[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[3]~17_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~224_combout\) # 
-- (\toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~298_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~224_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|StageOut[155]~298_combout\,
	combout => \toBCD|euroU[3]~17_combout\);

-- Location: LCCOMB_X79_Y42_N16
\toBCD|euroU[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[3]~18_combout\ = (\toBCD|euroU[7]~2_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\toBCD|euroU[3]~17_combout\)) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[7]~2_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \toBCD|euroU[3]~17_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \toBCD|euroU[3]~18_combout\);

-- Location: LCCOMB_X76_Y39_N10
\toBCD|euroU[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[1]~5_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~226_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~227_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~226_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|StageOut[168]~227_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \toBCD|euroU[1]~5_combout\);

-- Location: LCCOMB_X82_Y39_N16
\toBCD|euroU[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[1]~6_combout\ = (\toBCD|euroU[7]~2_combout\) # (\toBCD|euroU[1]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|euroU[7]~2_combout\,
	datad => \toBCD|euroU[1]~5_combout\,
	combout => \toBCD|euroU[1]~6_combout\);

-- Location: LCCOMB_X82_Y39_N26
\HEXeuroU|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal6~0_combout\ = (\HEXeuroU|Equal4~9_combout\ & (\HEXeuroU|Equal4~6_combout\ & (\toBCD|euroU[3]~18_combout\ & !\toBCD|euroU[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal4~9_combout\,
	datab => \HEXeuroU|Equal4~6_combout\,
	datac => \toBCD|euroU[3]~18_combout\,
	datad => \toBCD|euroU[1]~6_combout\,
	combout => \HEXeuroU|Equal6~0_combout\);

-- Location: LCCOMB_X73_Y41_N20
\toBCD|euroU[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[2]~3_combout\ = (\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~212_combout\) # 
-- ((\toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~213_combout\)))) # (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~212_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|StageOut[154]~213_combout\,
	datad => \toBCD|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \toBCD|euroU[2]~3_combout\);

-- Location: LCCOMB_X77_Y41_N16
\toBCD|euroU[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[2]~4_combout\ = (\toBCD|euroU[7]~2_combout\) # ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\toBCD|euroU[2]~3_combout\))) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \toBCD|euroU[7]~2_combout\,
	datac => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \toBCD|euroU[2]~3_combout\,
	combout => \toBCD|euroU[2]~4_combout\);

-- Location: LCCOMB_X65_Y43_N30
\fsm|Selector27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|Selector27~1_combout\ = (\fsm|s_currentState.FREEZE~q\) # ((\fsm|s_display_euro~4_combout\ & \fsm|Selector27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_display_euro~4_combout\,
	datab => \fsm|Selector27~0_combout\,
	datac => \fsm|s_currentState.FREEZE~q\,
	combout => \fsm|Selector27~1_combout\);

-- Location: LCCOMB_X65_Y43_N28
\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ = (!\debsw4|s_pulsedOut~q\ & \fsm|Selector27~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datac => \fsm|Selector27~1_combout\,
	combout => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\);

-- Location: LCCOMB_X76_Y43_N28
\toBCD|euroU[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[0]~19_combout\ = (!\toBCD|process_0~14_combout\ & ((\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\fsm|euro[0]~30_combout\))) # 
-- (!\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\,
	datab => \toBCD|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \fsm|euro[0]~30_combout\,
	datad => \toBCD|process_0~14_combout\,
	combout => \toBCD|euroU[0]~19_combout\);

-- Location: LCCOMB_X79_Y42_N8
\toBCD|euroU[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroU[0]~20_combout\ = (\toBCD|euroU[0]~19_combout\) # ((\toBCD|process_0~5_combout\ & (\toBCD|process_0~8_combout\ & \toBCD|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[0]~19_combout\,
	datab => \toBCD|process_0~5_combout\,
	datac => \toBCD|process_0~8_combout\,
	datad => \toBCD|process_0~4_combout\,
	combout => \toBCD|euroU[0]~20_combout\);

-- Location: LCCOMB_X83_Y39_N30
\HEXeuroU|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal6~1_combout\ = (\HEXeuroU|Equal6~0_combout\ & (\toBCD|euroU[2]~4_combout\ & \toBCD|euroU[0]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal6~0_combout\,
	datab => \toBCD|euroU[2]~4_combout\,
	datac => \toBCD|euroU[0]~20_combout\,
	combout => \HEXeuroU|Equal6~1_combout\);

-- Location: LCCOMB_X82_Y39_N8
\HEXeuroU|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal16~0_combout\ = (\HEXeuroU|Equal4~9_combout\ & (\HEXeuroU|Equal4~6_combout\ & (!\toBCD|euroU[3]~18_combout\ & \toBCD|euroU[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal4~9_combout\,
	datab => \HEXeuroU|Equal4~6_combout\,
	datac => \toBCD|euroU[3]~18_combout\,
	datad => \toBCD|euroU[1]~6_combout\,
	combout => \HEXeuroU|Equal16~0_combout\);

-- Location: LCCOMB_X79_Y42_N14
\HEXeuroU|Equal17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal17~2_combout\ = (!\toBCD|process_0~9_combout\ & (!\toBCD|euroU[0]~19_combout\ & (!\toBCD|euroU[2]~4_combout\ & \HEXeuroU|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datab => \toBCD|euroU[0]~19_combout\,
	datac => \toBCD|euroU[2]~4_combout\,
	datad => \HEXeuroU|Equal16~0_combout\,
	combout => \HEXeuroU|Equal17~2_combout\);

-- Location: LCCOMB_X82_Y39_N20
\HEXeuroU|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal14~0_combout\ = (\HEXeuroU|Equal4~9_combout\ & (\HEXeuroU|Equal4~6_combout\ & (!\toBCD|euroU[3]~18_combout\ & !\toBCD|euroU[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal4~9_combout\,
	datab => \HEXeuroU|Equal4~6_combout\,
	datac => \toBCD|euroU[3]~18_combout\,
	datad => \toBCD|euroU[1]~6_combout\,
	combout => \HEXeuroU|Equal14~0_combout\);

-- Location: LCCOMB_X83_Y39_N12
\HEXeuroU|Equal14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal14~1_combout\ = (\toBCD|euroU[2]~4_combout\ & \HEXeuroU|Equal14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|euroU[2]~4_combout\,
	datad => \HEXeuroU|Equal14~0_combout\,
	combout => \HEXeuroU|Equal14~1_combout\);

-- Location: LCCOMB_X82_Y39_N22
\HEXeuroU|Equal4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal4~10_combout\ = (\HEXeuroU|Equal4~6_combout\ & (\HEXeuroU|Equal4~9_combout\ & ((\toBCD|euroU[1]~5_combout\) # (\toBCD|euroU[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[1]~5_combout\,
	datab => \HEXeuroU|Equal4~6_combout\,
	datac => \toBCD|euroU[7]~2_combout\,
	datad => \HEXeuroU|Equal4~9_combout\,
	combout => \HEXeuroU|Equal4~10_combout\);

-- Location: LCCOMB_X79_Y42_N4
\HEXeuroU|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal8~0_combout\ = (!\toBCD|euroU[2]~4_combout\ & (\toBCD|euroU[3]~18_combout\ & ((\toBCD|process_0~9_combout\) # (\toBCD|euroU[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datab => \toBCD|euroU[0]~19_combout\,
	datac => \toBCD|euroU[2]~4_combout\,
	datad => \toBCD|euroU[3]~18_combout\,
	combout => \HEXeuroU|Equal8~0_combout\);

-- Location: LCCOMB_X83_Y39_N16
\HEXeuroU|s_decOut[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|s_decOut[6]~4_combout\ = (\HEXeuroU|Equal14~1_combout\ & (\toBCD|euroU[0]~20_combout\ & ((!\HEXeuroU|Equal8~0_combout\) # (!\HEXeuroU|Equal4~10_combout\)))) # (!\HEXeuroU|Equal14~1_combout\ & (((!\HEXeuroU|Equal8~0_combout\)) # 
-- (!\HEXeuroU|Equal4~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal14~1_combout\,
	datab => \HEXeuroU|Equal4~10_combout\,
	datac => \HEXeuroU|Equal8~0_combout\,
	datad => \toBCD|euroU[0]~20_combout\,
	combout => \HEXeuroU|s_decOut[6]~4_combout\);

-- Location: LCCOMB_X82_Y39_N10
\HEXeuroU|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal9~0_combout\ = (\HEXeuroU|Equal4~10_combout\ & (!\toBCD|euroU[2]~4_combout\ & (\toBCD|euroU[3]~18_combout\ & !\toBCD|euroU[0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal4~10_combout\,
	datab => \toBCD|euroU[2]~4_combout\,
	datac => \toBCD|euroU[3]~18_combout\,
	datad => \toBCD|euroU[0]~20_combout\,
	combout => \HEXeuroU|Equal9~0_combout\);

-- Location: LCCOMB_X79_Y42_N6
\HEXeuroU|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal11~0_combout\ = (!\toBCD|euroU[0]~19_combout\ & (!\toBCD|euroU[2]~4_combout\ & !\toBCD|process_0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|euroU[0]~19_combout\,
	datac => \toBCD|euroU[2]~4_combout\,
	datad => \toBCD|process_0~9_combout\,
	combout => \HEXeuroU|Equal11~0_combout\);

-- Location: LCCOMB_X82_Y39_N28
\HEXeuroU|decOut_n[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[4]~2_combout\ = ((\toBCD|euroU[2]~4_combout\) # ((!\HEXeuroU|Equal16~0_combout\ & !\HEXeuroU|Equal6~0_combout\))) # (!\toBCD|euroU[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[0]~20_combout\,
	datab => \toBCD|euroU[2]~4_combout\,
	datac => \HEXeuroU|Equal16~0_combout\,
	datad => \HEXeuroU|Equal6~0_combout\,
	combout => \HEXeuroU|decOut_n[4]~2_combout\);

-- Location: LCCOMB_X82_Y39_N12
\HEXeuroU|decOut_n[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[0]~3_combout\ = (!\HEXeuroU|Equal9~0_combout\ & (\HEXeuroU|decOut_n[4]~2_combout\ & ((!\HEXeuroU|Equal11~0_combout\) # (!\HEXeuroU|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal9~0_combout\,
	datab => \HEXeuroU|Equal6~0_combout\,
	datac => \HEXeuroU|Equal11~0_combout\,
	datad => \HEXeuroU|decOut_n[4]~2_combout\,
	combout => \HEXeuroU|decOut_n[0]~3_combout\);

-- Location: LCCOMB_X82_Y39_N14
\HEXeuroU|Equal4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal4~7_combout\ = (\HEXeuroU|Equal4~9_combout\ & (\HEXeuroU|Equal4~6_combout\ & (\toBCD|euroU[2]~4_combout\ & \toBCD|euroU[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal4~9_combout\,
	datab => \HEXeuroU|Equal4~6_combout\,
	datac => \toBCD|euroU[2]~4_combout\,
	datad => \toBCD|euroU[1]~6_combout\,
	combout => \HEXeuroU|Equal4~7_combout\);

-- Location: LCCOMB_X83_Y39_N14
\HEXeuroU|decOut_n[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[0]~4_combout\ = (\toBCD|euroU[0]~20_combout\ & (((!\HEXeuroU|Equal14~1_combout\)))) # (!\toBCD|euroU[0]~20_combout\ & (((\toBCD|euroU[3]~18_combout\)) # (!\HEXeuroU|Equal4~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal4~7_combout\,
	datab => \toBCD|euroU[3]~18_combout\,
	datac => \toBCD|euroU[0]~20_combout\,
	datad => \HEXeuroU|Equal14~1_combout\,
	combout => \HEXeuroU|decOut_n[0]~4_combout\);

-- Location: LCCOMB_X84_Y39_N14
\HEXeuroU|s_decOut[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|s_decOut[6]~5_combout\ = (\HEXeuroU|s_decOut[6]~4_combout\ & (\HEXeuroU|decOut_n[0]~3_combout\ & \HEXeuroU|decOut_n[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|s_decOut[6]~4_combout\,
	datab => \HEXeuroU|decOut_n[0]~3_combout\,
	datad => \HEXeuroU|decOut_n[0]~4_combout\,
	combout => \HEXeuroU|s_decOut[6]~5_combout\);

-- Location: LCCOMB_X82_Y39_N0
\HEXeuroU|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal12~0_combout\ = (\HEXeuroU|Equal4~10_combout\ & (\toBCD|euroU[2]~4_combout\ & (!\toBCD|euroU[3]~18_combout\ & \toBCD|euroU[0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal4~10_combout\,
	datab => \toBCD|euroU[2]~4_combout\,
	datac => \toBCD|euroU[3]~18_combout\,
	datad => \toBCD|euroU[0]~20_combout\,
	combout => \HEXeuroU|Equal12~0_combout\);

-- Location: LCCOMB_X83_Y39_N8
\HEXeuroU|Equal18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal18~0_combout\ = (!\toBCD|euroU[2]~4_combout\ & (\toBCD|euroU[0]~20_combout\ & \HEXeuroU|Equal14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|euroU[2]~4_combout\,
	datac => \toBCD|euroU[0]~20_combout\,
	datad => \HEXeuroU|Equal14~0_combout\,
	combout => \HEXeuroU|Equal18~0_combout\);

-- Location: LCCOMB_X83_Y39_N2
\HEXeuroU|decOut_n[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[6]~7_combout\ = (!\HEXeuroU|Equal12~0_combout\ & (!\HEXeuroU|Equal18~0_combout\ & !\freqDiv|clockOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal12~0_combout\,
	datab => \HEXeuroU|Equal18~0_combout\,
	datac => \freqDiv|clockOut~q\,
	combout => \HEXeuroU|decOut_n[6]~7_combout\);

-- Location: LCCOMB_X84_Y39_N8
\HEXeuroU|decOut_n[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[5]~8_combout\ = (\HEXeuroU|Equal17~2_combout\) # ((!\HEXeuroU|decOut_n[6]~7_combout\) # (!\HEXeuroU|s_decOut[6]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal17~2_combout\,
	datac => \HEXeuroU|s_decOut[6]~5_combout\,
	datad => \HEXeuroU|decOut_n[6]~7_combout\,
	combout => \HEXeuroU|decOut_n[5]~8_combout\);

-- Location: LCCOMB_X77_Y38_N12
\HEXeuroU|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal3~4_combout\ = (\toBCD|euroU[11]~8_combout\ & (\toBCD|euroU[10]~11_combout\ & (\toBCD|euroU[9]~7_combout\ & !\toBCD|process_0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[11]~8_combout\,
	datab => \toBCD|euroU[10]~11_combout\,
	datac => \toBCD|euroU[9]~7_combout\,
	datad => \toBCD|process_0~14_combout\,
	combout => \HEXeuroU|Equal3~4_combout\);

-- Location: LCCOMB_X77_Y38_N14
\HEXeuroU|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal3~0_combout\ = (\toBCD|process_0~9_combout\) # ((!\toBCD|process_0~14_combout\ & (\toBCD|euroU[13]~12_combout\ & \toBCD|euroU[12]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datab => \toBCD|euroU[13]~12_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \toBCD|euroU[12]~9_combout\,
	combout => \HEXeuroU|Equal3~0_combout\);

-- Location: LCCOMB_X82_Y39_N4
\HEXeuroU|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal3~1_combout\ = (\toBCD|euroU[0]~20_combout\ & (\toBCD|euroU[2]~4_combout\ & (\toBCD|euroU[3]~18_combout\ & \toBCD|euroU[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[0]~20_combout\,
	datab => \toBCD|euroU[2]~4_combout\,
	datac => \toBCD|euroU[3]~18_combout\,
	datad => \toBCD|euroU[1]~6_combout\,
	combout => \HEXeuroU|Equal3~1_combout\);

-- Location: LCCOMB_X82_Y39_N30
\HEXeuroU|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal0~0_combout\ = (\toBCD|euroU[7]~2_combout\) # ((\toBCD|euroU[6]~14_combout\ & (\toBCD|euroU[4]~15_combout\ & \toBCD|euroU[5]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[6]~14_combout\,
	datab => \toBCD|euroU[4]~15_combout\,
	datac => \toBCD|euroU[7]~2_combout\,
	datad => \toBCD|euroU[5]~16_combout\,
	combout => \HEXeuroU|Equal0~0_combout\);

-- Location: LCCOMB_X77_Y38_N24
\HEXeuroU|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal3~2_combout\ = (!\toBCD|process_0~14_combout\ & (\toBCD|euroU[8]~13_combout\ & \toBCD|euroU[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datac => \toBCD|euroU[8]~13_combout\,
	datad => \toBCD|euroU[7]~10_combout\,
	combout => \HEXeuroU|Equal3~2_combout\);

-- Location: LCCOMB_X77_Y38_N6
\HEXeuroU|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal3~3_combout\ = (\HEXeuroU|Equal3~1_combout\ & (\HEXeuroU|Equal0~0_combout\ & ((\toBCD|process_0~9_combout\) # (\HEXeuroU|Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal3~1_combout\,
	datab => \HEXeuroU|Equal0~0_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \HEXeuroU|Equal3~2_combout\,
	combout => \HEXeuroU|Equal3~3_combout\);

-- Location: LCCOMB_X77_Y38_N10
\HEXeuroU|Equal3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal3~5_combout\ = (\HEXeuroU|Equal3~0_combout\ & (\HEXeuroU|Equal3~3_combout\ & ((\HEXeuroU|Equal3~4_combout\) # (\toBCD|process_0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal3~4_combout\,
	datab => \HEXeuroU|Equal3~0_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \HEXeuroU|Equal3~3_combout\,
	combout => \HEXeuroU|Equal3~5_combout\);

-- Location: LCCOMB_X82_Y39_N18
\HEXeuroU|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal0~1_combout\ = (\HEXeuroU|Equal4~9_combout\ & (\toBCD|euroU[3]~18_combout\ & (\HEXeuroU|Equal0~0_combout\ & !\toBCD|euroU[0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal4~9_combout\,
	datab => \toBCD|euroU[3]~18_combout\,
	datac => \HEXeuroU|Equal0~0_combout\,
	datad => \toBCD|euroU[0]~20_combout\,
	combout => \HEXeuroU|Equal0~1_combout\);

-- Location: LCCOMB_X84_Y39_N20
\HEXeuroU|s_decOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|s_decOut~6_combout\ = (\HEXeuroU|Equal3~5_combout\) # ((!\toBCD|euroU[1]~5_combout\ & (!\toBCD|euroU[7]~2_combout\ & \HEXeuroU|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[1]~5_combout\,
	datab => \HEXeuroU|Equal3~5_combout\,
	datac => \toBCD|euroU[7]~2_combout\,
	datad => \HEXeuroU|Equal0~1_combout\,
	combout => \HEXeuroU|s_decOut~6_combout\);

-- Location: LCCOMB_X83_Y39_N4
\HEXeuroU|decOut_n[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[0]~5_combout\ = (\toBCD|euroU[3]~18_combout\) # ((\toBCD|euroU[2]~4_combout\ $ (\toBCD|euroU[0]~20_combout\)) # (!\HEXeuroU|Equal4~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[3]~18_combout\,
	datab => \toBCD|euroU[2]~4_combout\,
	datac => \toBCD|euroU[0]~20_combout\,
	datad => \HEXeuroU|Equal4~10_combout\,
	combout => \HEXeuroU|decOut_n[0]~5_combout\);

-- Location: LCCOMB_X84_Y39_N28
\HEXeuroU|decOut_n[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[0]~6_combout\ = (\freqDiv|clockOut~q\) # ((\HEXeuroU|decOut_n[0]~4_combout\ & (\HEXeuroU|decOut_n[0]~3_combout\ & \HEXeuroU|decOut_n[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|decOut_n[0]~4_combout\,
	datab => \HEXeuroU|decOut_n[0]~3_combout\,
	datac => \HEXeuroU|decOut_n[0]~5_combout\,
	datad => \freqDiv|clockOut~q\,
	combout => \HEXeuroU|decOut_n[0]~6_combout\);

-- Location: LCCOMB_X84_Y38_N28
\HEXeuroU|decOut_n[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[0]~9_combout\ = (\HEXeuroU|decOut_n[5]~8_combout\ & (((\HEXeuroU|decOut_n[0]~6_combout\)))) # (!\HEXeuroU|decOut_n[5]~8_combout\ & ((\HEXeuroU|Equal6~1_combout\) # ((\HEXeuroU|s_decOut~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal6~1_combout\,
	datab => \HEXeuroU|decOut_n[5]~8_combout\,
	datac => \HEXeuroU|s_decOut~6_combout\,
	datad => \HEXeuroU|decOut_n[0]~6_combout\,
	combout => \HEXeuroU|decOut_n[0]~9_combout\);

-- Location: LCCOMB_X83_Y39_N6
\HEXeuroU|decOut_n[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[1]~10_combout\ = (!\HEXeuroU|Equal12~0_combout\ & (((!\toBCD|euroU[2]~4_combout\) # (!\HEXeuroU|Equal6~0_combout\)) # (!\toBCD|euroU[0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal12~0_combout\,
	datab => \toBCD|euroU[0]~20_combout\,
	datac => \HEXeuroU|Equal6~0_combout\,
	datad => \toBCD|euroU[2]~4_combout\,
	combout => \HEXeuroU|decOut_n[1]~10_combout\);

-- Location: LCCOMB_X83_Y39_N28
\HEXeuroU|decOut_n[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[1]~11_combout\ = (((!\toBCD|euroU[0]~20_combout\ & \HEXeuroU|Equal14~1_combout\)) # (!\HEXeuroU|decOut_n[0]~3_combout\)) # (!\HEXeuroU|decOut_n[1]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|decOut_n[1]~10_combout\,
	datab => \HEXeuroU|decOut_n[0]~3_combout\,
	datac => \toBCD|euroU[0]~20_combout\,
	datad => \HEXeuroU|Equal14~1_combout\,
	combout => \HEXeuroU|decOut_n[1]~11_combout\);

-- Location: LCCOMB_X84_Y39_N26
\HEXeuroU|decOut_n[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[1]~12_combout\ = (\freqDiv|clockOut~q\) # ((!\HEXeuroU|Equal18~0_combout\ & (\HEXeuroU|decOut_n[1]~11_combout\ $ (!\HEXeuroU|Equal17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal18~0_combout\,
	datab => \freqDiv|clockOut~q\,
	datac => \HEXeuroU|decOut_n[1]~11_combout\,
	datad => \HEXeuroU|Equal17~2_combout\,
	combout => \HEXeuroU|decOut_n[1]~12_combout\);

-- Location: LCCOMB_X82_Y39_N6
\HEXeuroU|decOut_n[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[3]~13_combout\ = ((\toBCD|euroU[0]~20_combout\) # (\toBCD|euroU[2]~4_combout\ $ (\toBCD|euroU[3]~18_combout\))) # (!\HEXeuroU|Equal4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal4~10_combout\,
	datab => \toBCD|euroU[2]~4_combout\,
	datac => \toBCD|euroU[3]~18_combout\,
	datad => \toBCD|euroU[0]~20_combout\,
	combout => \HEXeuroU|decOut_n[3]~13_combout\);

-- Location: LCCOMB_X82_Y39_N24
\HEXeuroU|decOut_n[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[3]~14_combout\ = (\HEXeuroU|decOut_n[3]~13_combout\ & (((!\toBCD|euroU[0]~20_combout\) # (!\toBCD|euroU[2]~4_combout\)) # (!\HEXeuroU|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|decOut_n[3]~13_combout\,
	datab => \HEXeuroU|Equal6~0_combout\,
	datac => \toBCD|euroU[2]~4_combout\,
	datad => \toBCD|euroU[0]~20_combout\,
	combout => \HEXeuroU|decOut_n[3]~14_combout\);

-- Location: LCCOMB_X83_Y39_N18
\HEXeuroU|decOut_n[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[3]~15_combout\ = (\HEXeuroU|decOut_n[3]~14_combout\ & (\HEXeuroU|decOut_n[0]~3_combout\ & (\HEXeuroU|decOut_n[0]~4_combout\ & \HEXeuroU|s_decOut[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|decOut_n[3]~14_combout\,
	datab => \HEXeuroU|decOut_n[0]~3_combout\,
	datac => \HEXeuroU|decOut_n[0]~4_combout\,
	datad => \HEXeuroU|s_decOut[6]~4_combout\,
	combout => \HEXeuroU|decOut_n[3]~15_combout\);

-- Location: LCCOMB_X83_Y39_N24
\HEXeuroU|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal7~0_combout\ = (\HEXeuroU|Equal6~0_combout\ & (\toBCD|euroU[2]~4_combout\ & !\toBCD|euroU[0]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal6~0_combout\,
	datab => \toBCD|euroU[2]~4_combout\,
	datac => \toBCD|euroU[0]~20_combout\,
	combout => \HEXeuroU|Equal7~0_combout\);

-- Location: LCCOMB_X84_Y39_N24
\HEXeuroU|decOut_n[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[3]~16_combout\ = ((\HEXeuroU|Equal7~0_combout\) # (!\HEXeuroU|decOut_n[3]~15_combout\)) # (!\HEXeuroU|decOut_n[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|decOut_n[6]~7_combout\,
	datab => \HEXeuroU|decOut_n[3]~15_combout\,
	datad => \HEXeuroU|Equal7~0_combout\,
	combout => \HEXeuroU|decOut_n[3]~16_combout\);

-- Location: LCCOMB_X83_Y39_N22
\HEXeuroU|Equal4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|Equal4~8_combout\ = (\toBCD|euroU[3]~18_combout\ & (\toBCD|euroU[0]~20_combout\ & \HEXeuroU|Equal4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[3]~18_combout\,
	datac => \toBCD|euroU[0]~20_combout\,
	datad => \HEXeuroU|Equal4~7_combout\,
	combout => \HEXeuroU|Equal4~8_combout\);

-- Location: LCCOMB_X84_Y39_N30
\HEXeuroU|decOut_n[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[1]~17_combout\ = (\HEXeuroU|decOut_n[3]~16_combout\ & (\HEXeuroU|decOut_n[1]~12_combout\)) # (!\HEXeuroU|decOut_n[3]~16_combout\ & (((\HEXeuroU|s_decOut~6_combout\) # (\HEXeuroU|Equal4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|decOut_n[1]~12_combout\,
	datab => \HEXeuroU|decOut_n[3]~16_combout\,
	datac => \HEXeuroU|s_decOut~6_combout\,
	datad => \HEXeuroU|Equal4~8_combout\,
	combout => \HEXeuroU|decOut_n[1]~17_combout\);

-- Location: LCCOMB_X84_Y39_N12
\HEXeuroU|decOut_n[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[2]~21_combout\ = (!\HEXeuroU|Equal18~0_combout\ & ((\HEXeuroU|Equal17~2_combout\) # ((\HEXeuroU|s_decOut[6]~5_combout\ & \HEXeuroU|decOut_n[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal17~2_combout\,
	datab => \HEXeuroU|s_decOut[6]~5_combout\,
	datac => \HEXeuroU|decOut_n[1]~10_combout\,
	datad => \HEXeuroU|Equal18~0_combout\,
	combout => \HEXeuroU|decOut_n[2]~21_combout\);

-- Location: LCCOMB_X84_Y39_N10
\HEXeuroU|s_decOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|s_decOut~7_combout\ = (!\toBCD|euroU[2]~4_combout\ & (\HEXeuroU|Equal0~1_combout\ & (!\toBCD|euroU[7]~2_combout\ & !\toBCD|euroU[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[2]~4_combout\,
	datab => \HEXeuroU|Equal0~1_combout\,
	datac => \toBCD|euroU[7]~2_combout\,
	datad => \toBCD|euroU[1]~5_combout\,
	combout => \HEXeuroU|s_decOut~7_combout\);

-- Location: LCCOMB_X83_Y39_N0
\HEXeuroU|decOut_n[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[6]~18_combout\ = (!\HEXeuroU|Equal12~0_combout\ & ((\toBCD|euroU[2]~4_combout\) # ((!\HEXeuroU|Equal14~0_combout\) # (!\toBCD|euroU[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal12~0_combout\,
	datab => \toBCD|euroU[2]~4_combout\,
	datac => \toBCD|euroU[0]~20_combout\,
	datad => \HEXeuroU|Equal14~0_combout\,
	combout => \HEXeuroU|decOut_n[6]~18_combout\);

-- Location: LCCOMB_X84_Y39_N16
\HEXeuroU|decOut_n[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[2]~19_combout\ = (!\HEXeuroU|Equal7~0_combout\ & (!\HEXeuroU|Equal4~8_combout\ & (\HEXeuroU|decOut_n[6]~18_combout\ & \HEXeuroU|decOut_n[3]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal7~0_combout\,
	datab => \HEXeuroU|Equal4~8_combout\,
	datac => \HEXeuroU|decOut_n[6]~18_combout\,
	datad => \HEXeuroU|decOut_n[3]~15_combout\,
	combout => \HEXeuroU|decOut_n[2]~19_combout\);

-- Location: LCCOMB_X84_Y39_N2
\HEXeuroU|decOut_n[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[2]~20_combout\ = (\HEXeuroU|s_decOut~7_combout\) # (((\HEXeuroU|Equal3~5_combout\) # (\freqDiv|clockOut~q\)) # (!\HEXeuroU|decOut_n[2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|s_decOut~7_combout\,
	datab => \HEXeuroU|decOut_n[2]~19_combout\,
	datac => \HEXeuroU|Equal3~5_combout\,
	datad => \freqDiv|clockOut~q\,
	combout => \HEXeuroU|decOut_n[2]~20_combout\);

-- Location: LCCOMB_X84_Y39_N6
\HEXeuroU|decOut_n[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[2]~22_combout\ = (\HEXeuroU|decOut_n[2]~20_combout\ & ((\HEXeuroU|decOut_n[2]~21_combout\) # ((\freqDiv|clockOut~q\) # (\HEXeuroU|decOut_n[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|decOut_n[2]~21_combout\,
	datab => \HEXeuroU|decOut_n[2]~20_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXeuroU|decOut_n[2]~19_combout\,
	combout => \HEXeuroU|decOut_n[2]~22_combout\);

-- Location: LCCOMB_X83_Y39_N10
\HEXeuroU|decOut_n[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[3]~23_combout\ = (\HEXeuroU|Equal9~0_combout\) # (((!\toBCD|euroU[0]~20_combout\ & \HEXeuroU|Equal14~1_combout\)) # (!\HEXeuroU|decOut_n[6]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal9~0_combout\,
	datab => \HEXeuroU|decOut_n[6]~7_combout\,
	datac => \toBCD|euroU[0]~20_combout\,
	datad => \HEXeuroU|Equal14~1_combout\,
	combout => \HEXeuroU|decOut_n[3]~23_combout\);

-- Location: LCCOMB_X84_Y39_N0
\HEXeuroU|decOut_n[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[3]~24_combout\ = (\HEXeuroU|decOut_n[3]~16_combout\ & (\HEXeuroU|decOut_n[3]~23_combout\)) # (!\HEXeuroU|decOut_n[3]~16_combout\ & (((\HEXeuroU|s_decOut~6_combout\) # (\HEXeuroU|Equal4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|decOut_n[3]~23_combout\,
	datab => \HEXeuroU|decOut_n[3]~16_combout\,
	datac => \HEXeuroU|s_decOut~6_combout\,
	datad => \HEXeuroU|Equal4~8_combout\,
	combout => \HEXeuroU|decOut_n[3]~24_combout\);

-- Location: LCCOMB_X83_Y39_N26
\HEXeuroU|decOut_n[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[4]~31_combout\ = (((\HEXeuroU|Equal14~0_combout\ & \toBCD|euroU[2]~4_combout\)) # (!\HEXeuroU|decOut_n[6]~7_combout\)) # (!\HEXeuroU|decOut_n[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|decOut_n[4]~2_combout\,
	datab => \HEXeuroU|Equal14~0_combout\,
	datac => \toBCD|euroU[2]~4_combout\,
	datad => \HEXeuroU|decOut_n[6]~7_combout\,
	combout => \HEXeuroU|decOut_n[4]~31_combout\);

-- Location: LCCOMB_X84_Y39_N22
\HEXeuroU|decOut_n[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[4]~25_combout\ = (\HEXeuroU|decOut_n[2]~20_combout\ & ((\HEXeuroU|decOut_n[2]~19_combout\) # (\HEXeuroU|decOut_n[4]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HEXeuroU|decOut_n[2]~19_combout\,
	datac => \HEXeuroU|decOut_n[4]~31_combout\,
	datad => \HEXeuroU|decOut_n[2]~20_combout\,
	combout => \HEXeuroU|decOut_n[4]~25_combout\);

-- Location: LCCOMB_X84_Y38_N18
\HEXeuroU|decOut_n[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[5]~26_combout\ = ((!\toBCD|euroU[2]~4_combout\ & \HEXeuroU|Equal16~0_combout\)) # (!\HEXeuroU|decOut_n[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|euroU[2]~4_combout\,
	datac => \HEXeuroU|Equal16~0_combout\,
	datad => \HEXeuroU|decOut_n[6]~7_combout\,
	combout => \HEXeuroU|decOut_n[5]~26_combout\);

-- Location: LCCOMB_X84_Y38_N4
\HEXeuroU|decOut_n[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[5]~27_combout\ = (\HEXeuroU|decOut_n[5]~8_combout\ & (((\HEXeuroU|decOut_n[5]~26_combout\)))) # (!\HEXeuroU|decOut_n[5]~8_combout\ & ((\HEXeuroU|Equal6~1_combout\) # ((\HEXeuroU|s_decOut~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|Equal6~1_combout\,
	datab => \HEXeuroU|decOut_n[5]~26_combout\,
	datac => \HEXeuroU|s_decOut~6_combout\,
	datad => \HEXeuroU|decOut_n[5]~8_combout\,
	combout => \HEXeuroU|decOut_n[5]~27_combout\);

-- Location: LCCOMB_X84_Y39_N4
\HEXeuroU|decOut_n[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[6]~28_combout\ = (\HEXeuroU|decOut_n[3]~15_combout\ & (!\HEXeuroU|Equal3~5_combout\ & !\HEXeuroU|Equal4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HEXeuroU|decOut_n[3]~15_combout\,
	datac => \HEXeuroU|Equal3~5_combout\,
	datad => \HEXeuroU|Equal4~8_combout\,
	combout => \HEXeuroU|decOut_n[6]~28_combout\);

-- Location: LCCOMB_X83_Y39_N20
\HEXeuroU|decOut_n[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[6]~29_combout\ = (\toBCD|euroU[2]~4_combout\ & ((\HEXeuroU|Equal0~1_combout\ & ((\toBCD|euroU[1]~6_combout\))) # (!\HEXeuroU|Equal0~1_combout\ & (\HEXeuroU|decOut_n[6]~28_combout\)))) # (!\toBCD|euroU[2]~4_combout\ & 
-- (\HEXeuroU|decOut_n[6]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|decOut_n[6]~28_combout\,
	datab => \toBCD|euroU[2]~4_combout\,
	datac => \toBCD|euroU[1]~6_combout\,
	datad => \HEXeuroU|Equal0~1_combout\,
	combout => \HEXeuroU|decOut_n[6]~29_combout\);

-- Location: LCCOMB_X84_Y39_N18
\HEXeuroU|decOut_n[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroU|decOut_n[6]~30_combout\ = ((\HEXeuroU|decOut_n[6]~29_combout\) # (\HEXeuroU|Equal7~0_combout\)) # (!\HEXeuroU|decOut_n[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroU|decOut_n[6]~7_combout\,
	datab => \HEXeuroU|decOut_n[6]~29_combout\,
	datad => \HEXeuroU|Equal7~0_combout\,
	combout => \HEXeuroU|decOut_n[6]~30_combout\);

-- Location: LCCOMB_X76_Y41_N8
\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((!\debsw4|s_pulsedOut~q\ & \fsm|Selector16~4_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((!\debsw4|s_pulsedOut~q\ & \fsm|Selector16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|Selector16~4_combout\,
	datad => VCC,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X76_Y41_N10
\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\debsw4|s_pulsedOut~q\ & (((!\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))) # (!\debsw4|s_pulsedOut~q\ & ((\fsm|Selector16~4_combout\ & 
-- (\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\fsm|Selector16~4_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & ((\debsw4|s_pulsedOut~q\) # (!\fsm|Selector16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|Selector16~4_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X76_Y41_N12
\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (!\debsw4|s_pulsedOut~q\ & (\fsm|Selector16~4_combout\ & VCC))) # 
-- (!\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((!\debsw4|s_pulsedOut~q\ & \fsm|Selector16~4_combout\)))))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\debsw4|s_pulsedOut~q\ & (\fsm|Selector16~4_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|Selector16~4_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X76_Y41_N14
\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X76_Y41_N4
\toBCD|Div0|auto_generated|divider|divider|StageOut[18]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[18]~51_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[18]~51_combout\);

-- Location: LCCOMB_X76_Y41_N2
\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\fsm|Selector16~4_combout\ & !\debsw4|s_pulsedOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \fsm|Selector16~4_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\);

-- Location: LCCOMB_X76_Y41_N6
\toBCD|Div0|auto_generated|divider|divider|StageOut[17]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[17]~52_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[17]~52_combout\);

-- Location: LCCOMB_X76_Y41_N16
\toBCD|Div0|auto_generated|divider|divider|StageOut[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[16]~53_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[16]~53_combout\);

-- Location: LCCOMB_X76_Y41_N0
\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (!\debsw4|s_pulsedOut~q\ & \fsm|Selector16~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|Selector16~4_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X76_Y41_N30
\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~54_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~54_combout\);

-- Location: LCCOMB_X76_Y41_N20
\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~54_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~54_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~54_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\,
	datad => VCC,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X76_Y41_N22
\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[16]~53_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[16]~53_combout\ & 
-- (!\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[16]~53_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[16]~53_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X76_Y41_N24
\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[17]~52_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\toBCD|Div0|auto_generated|divider|divider|StageOut[17]~52_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\)))))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[17]~52_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[17]~52_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X76_Y41_N26
\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[18]~51_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[18]~51_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y41_N28
\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y41_N18
\toBCD|Div0|auto_generated|divider|divider|StageOut[23]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[23]~55_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[23]~55_combout\);

-- Location: LCCOMB_X76_Y42_N16
\toBCD|Div0|auto_generated|divider|divider|StageOut[23]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[23]~100_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[23]~100_combout\);

-- Location: LCCOMB_X76_Y42_N26
\toBCD|Div0|auto_generated|divider|divider|StageOut[22]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[22]~56_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[22]~56_combout\);

-- Location: LCCOMB_X76_Y42_N18
\toBCD|Div0|auto_generated|divider|divider|StageOut[22]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[22]~101_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[22]~101_combout\);

-- Location: LCCOMB_X76_Y42_N30
\toBCD|Div0|auto_generated|divider|divider|StageOut[21]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\);

-- Location: LCCOMB_X76_Y42_N28
\toBCD|Div0|auto_generated|divider|divider|StageOut[21]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[21]~102_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[15]~50_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[21]~102_combout\);

-- Location: LCCOMB_X76_Y42_N24
\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (!\debsw4|s_pulsedOut~q\ & \fsm|Selector16~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw4|s_pulsedOut~q\,
	datad => \fsm|Selector16~4_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X76_Y42_N22
\toBCD|Div0|auto_generated|divider|divider|StageOut[20]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[20]~59_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[20]~59_combout\);

-- Location: LCCOMB_X76_Y42_N0
\toBCD|Div0|auto_generated|divider|divider|StageOut[20]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\ = (\fsm|Selector16~4_combout\ & (!\debsw4|s_pulsedOut~q\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Selector16~4_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\);

-- Location: LCCOMB_X76_Y42_N4
\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\toBCD|Div0|auto_generated|divider|divider|StageOut[20]~59_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\toBCD|Div0|auto_generated|divider|divider|StageOut[20]~59_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[20]~59_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\,
	datad => VCC,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X76_Y42_N6
\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[21]~102_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\ & 
-- (!\toBCD|Div0|auto_generated|divider|divider|StageOut[21]~102_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[21]~102_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[21]~57_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[21]~102_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X76_Y42_N8
\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[22]~56_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[22]~101_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\toBCD|Div0|auto_generated|divider|divider|StageOut[22]~56_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[22]~101_combout\)))))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[22]~56_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[22]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[22]~56_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[22]~101_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X76_Y42_N10
\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[23]~55_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[23]~100_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[23]~55_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[23]~100_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y42_N12
\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y42_N30
\toBCD|Div0|auto_generated|divider|divider|StageOut[28]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[28]~60_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[28]~60_combout\);

-- Location: LCCOMB_X76_Y42_N14
\toBCD|Div0|auto_generated|divider|divider|StageOut[28]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[28]~103_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[22]~101_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|StageOut[22]~101_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[28]~103_combout\);

-- Location: LCCOMB_X76_Y42_N20
\toBCD|Div0|auto_generated|divider|divider|StageOut[27]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[27]~104_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[21]~102_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|StageOut[21]~102_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[27]~104_combout\);

-- Location: LCCOMB_X75_Y42_N20
\toBCD|Div0|auto_generated|divider|divider|StageOut[27]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\);

-- Location: LCCOMB_X76_Y42_N2
\toBCD|Div0|auto_generated|divider|divider|StageOut[26]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[26]~105_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[20]~58_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[26]~105_combout\);

-- Location: LCCOMB_X75_Y42_N4
\toBCD|Div0|auto_generated|divider|divider|StageOut[26]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\);

-- Location: LCCOMB_X75_Y42_N22
\toBCD|Div0|auto_generated|divider|divider|StageOut[25]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\ = (\fsm|Selector19~4_combout\ & (\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\debsw4|s_pulsedOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|Selector19~4_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\);

-- Location: LCCOMB_X75_Y42_N28
\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (!\debsw4|s_pulsedOut~q\ & \fsm|Selector19~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|Selector19~4_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X75_Y42_N24
\toBCD|Div0|auto_generated|divider|divider|StageOut[25]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[25]~64_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[25]~64_combout\);

-- Location: LCCOMB_X75_Y42_N6
\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\toBCD|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[25]~64_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\toBCD|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[25]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[25]~64_combout\,
	datad => VCC,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X75_Y42_N8
\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[26]~105_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[26]~105_combout\ & 
-- (!\toBCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[26]~105_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[26]~105_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X75_Y42_N10
\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[27]~104_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\toBCD|Div0|auto_generated|divider|divider|StageOut[27]~104_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\)))))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[27]~104_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[27]~104_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X75_Y42_N12
\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[28]~60_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[28]~103_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[28]~60_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[28]~103_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y42_N14
\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y42_N26
\toBCD|Div0|auto_generated|divider|divider|StageOut[33]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[33]~65_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[33]~65_combout\);

-- Location: LCCOMB_X75_Y42_N16
\toBCD|Div0|auto_generated|divider|divider|StageOut[33]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[33]~106_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[27]~104_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[27]~104_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[33]~106_combout\);

-- Location: LCCOMB_X75_Y42_N2
\toBCD|Div0|auto_generated|divider|divider|StageOut[32]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[26]~105_combout\) # 
-- ((\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|StageOut[26]~105_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\);

-- Location: LCCOMB_X75_Y43_N0
\toBCD|Div0|auto_generated|divider|divider|StageOut[32]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[32]~66_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[32]~66_combout\);

-- Location: LCCOMB_X75_Y43_N6
\toBCD|Div0|auto_generated|divider|divider|StageOut[31]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[31]~67_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[31]~67_combout\);

-- Location: LCCOMB_X75_Y42_N0
\toBCD|Div0|auto_generated|divider|divider|StageOut[31]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\);

-- Location: LCCOMB_X75_Y43_N12
\toBCD|Div0|auto_generated|divider|divider|StageOut[30]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[30]~68_combout\ = (!\debsw4|s_pulsedOut~q\ & (\fsm|Selector20~0_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|Selector20~0_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[30]~68_combout\);

-- Location: LCCOMB_X75_Y43_N8
\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (!\debsw4|s_pulsedOut~q\ & \fsm|Selector20~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|Selector20~0_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X75_Y43_N2
\toBCD|Div0|auto_generated|divider|divider|StageOut[30]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[30]~69_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[30]~69_combout\);

-- Location: LCCOMB_X75_Y43_N16
\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\toBCD|Div0|auto_generated|divider|divider|StageOut[30]~68_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[30]~69_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\toBCD|Div0|auto_generated|divider|divider|StageOut[30]~68_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[30]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[30]~68_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datad => VCC,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X75_Y43_N18
\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[31]~67_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[31]~67_combout\ & 
-- (!\toBCD|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[31]~67_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[31]~67_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X75_Y43_N20
\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[32]~66_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\toBCD|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[32]~66_combout\)))))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[32]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[32]~66_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X75_Y43_N22
\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[33]~65_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[33]~106_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[33]~65_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[33]~106_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y43_N24
\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y43_N26
\toBCD|Div0|auto_generated|divider|divider|StageOut[37]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[37]~110_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|StageOut[31]~108_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[37]~110_combout\);

-- Location: LCCOMB_X75_Y43_N10
\toBCD|Div0|auto_generated|divider|divider|StageOut[38]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[38]~109_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\) # 
-- ((\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[32]~107_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[38]~109_combout\);

-- Location: LCCOMB_X76_Y43_N18
\toBCD|Div0|auto_generated|divider|divider|StageOut[38]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[38]~70_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[38]~70_combout\);

-- Location: LCCOMB_X76_Y43_N2
\toBCD|Div0|auto_generated|divider|divider|StageOut[37]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[37]~71_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[37]~71_combout\);

-- Location: LCCOMB_X76_Y43_N0
\toBCD|Div0|auto_generated|divider|divider|StageOut[36]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[36]~72_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[36]~72_combout\);

-- Location: LCCOMB_X76_Y43_N16
\toBCD|Div0|auto_generated|divider|divider|StageOut[36]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[36]~111_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[30]~68_combout\) # 
-- ((\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[30]~68_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[36]~111_combout\);

-- Location: LCCOMB_X75_Y43_N14
\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = (\debsw4|s_pulsedOut~q\) # (\fsm|euro[6]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|euro[6]~21_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X76_Y43_N26
\toBCD|Div0|auto_generated|divider|divider|StageOut[35]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[35]~74_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[35]~74_combout\);

-- Location: LCCOMB_X75_Y43_N4
\toBCD|Div0|auto_generated|divider|divider|StageOut[35]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[35]~73_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\debsw4|s_pulsedOut~q\) # (\fsm|euro[6]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|euro[6]~21_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[35]~73_combout\);

-- Location: LCCOMB_X76_Y43_N4
\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\toBCD|Div0|auto_generated|divider|divider|StageOut[35]~74_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[35]~73_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\toBCD|Div0|auto_generated|divider|divider|StageOut[35]~74_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[35]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[35]~74_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[35]~73_combout\,
	datad => VCC,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X76_Y43_N6
\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[36]~72_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[36]~111_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[36]~72_combout\ & 
-- (!\toBCD|Div0|auto_generated|divider|divider|StageOut[36]~111_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[36]~72_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[36]~111_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[36]~72_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[36]~111_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X76_Y43_N8
\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[37]~110_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[37]~71_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\toBCD|Div0|auto_generated|divider|divider|StageOut[37]~110_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[37]~71_combout\)))))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[37]~110_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[37]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[37]~110_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[37]~71_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X76_Y43_N10
\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[38]~109_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[38]~70_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[38]~109_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[38]~70_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y43_N12
\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y43_N22
\toBCD|Div0|auto_generated|divider|divider|StageOut[43]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[43]~112_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[37]~110_combout\) # 
-- ((\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[37]~110_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[43]~112_combout\);

-- Location: LCCOMB_X74_Y43_N2
\toBCD|Div0|auto_generated|divider|divider|StageOut[43]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[43]~75_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[43]~75_combout\);

-- Location: LCCOMB_X74_Y43_N0
\toBCD|Div0|auto_generated|divider|divider|StageOut[42]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[42]~76_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[42]~76_combout\);

-- Location: LCCOMB_X75_Y43_N28
\toBCD|Div0|auto_generated|divider|divider|StageOut[42]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[42]~113_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[36]~111_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[36]~111_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[42]~113_combout\);

-- Location: LCCOMB_X75_Y43_N30
\toBCD|Div0|auto_generated|divider|divider|StageOut[41]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[41]~114_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[35]~73_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[35]~73_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[41]~114_combout\);

-- Location: LCCOMB_X74_Y43_N24
\toBCD|Div0|auto_generated|divider|divider|StageOut[41]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[41]~77_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[41]~77_combout\);

-- Location: LCCOMB_X74_Y43_N28
\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = (\fsm|euro[5]~9_combout\) # (\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[5]~9_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X74_Y43_N20
\toBCD|Div0|auto_generated|divider|divider|StageOut[40]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[40]~79_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[40]~79_combout\);

-- Location: LCCOMB_X74_Y43_N18
\toBCD|Div0|auto_generated|divider|divider|StageOut[40]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[40]~78_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\fsm|euro[5]~9_combout\) # (\debsw4|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[5]~9_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[40]~78_combout\);

-- Location: LCCOMB_X74_Y43_N6
\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\toBCD|Div0|auto_generated|divider|divider|StageOut[40]~79_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[40]~78_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\toBCD|Div0|auto_generated|divider|divider|StageOut[40]~79_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[40]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[40]~79_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[40]~78_combout\,
	datad => VCC,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X74_Y43_N8
\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[41]~114_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[41]~77_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[41]~114_combout\ & 
-- (!\toBCD|Div0|auto_generated|divider|divider|StageOut[41]~77_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[41]~114_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[41]~77_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[41]~114_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[41]~77_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X74_Y43_N10
\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[42]~76_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[42]~113_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\toBCD|Div0|auto_generated|divider|divider|StageOut[42]~76_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[42]~113_combout\)))))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[42]~76_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[42]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[42]~76_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[42]~113_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X74_Y43_N12
\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[43]~112_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[43]~75_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[43]~112_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[43]~75_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y43_N14
\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y43_N30
\toBCD|Div0|auto_generated|divider|divider|StageOut[48]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[48]~80_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[48]~80_combout\);

-- Location: LCCOMB_X74_Y43_N26
\toBCD|Div0|auto_generated|divider|divider|StageOut[48]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[48]~115_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[42]~113_combout\) # 
-- ((\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[42]~113_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[48]~115_combout\);

-- Location: LCCOMB_X74_Y42_N6
\toBCD|Div0|auto_generated|divider|divider|StageOut[47]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[47]~81_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[47]~81_combout\);

-- Location: LCCOMB_X74_Y43_N16
\toBCD|Div0|auto_generated|divider|divider|StageOut[47]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[47]~116_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[41]~114_combout\) # 
-- ((\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[41]~114_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[47]~116_combout\);

-- Location: LCCOMB_X74_Y43_N4
\toBCD|Div0|auto_generated|divider|divider|StageOut[46]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[46]~82_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[46]~82_combout\);

-- Location: LCCOMB_X74_Y43_N22
\toBCD|Div0|auto_generated|divider|divider|StageOut[46]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[46]~117_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[40]~78_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|StageOut[40]~78_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[46]~117_combout\);

-- Location: LCCOMB_X74_Y42_N12
\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = (\fsm|euro[4]~13_combout\) # (\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|euro[4]~13_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X74_Y42_N18
\toBCD|Div0|auto_generated|divider|divider|StageOut[45]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[45]~84_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[45]~84_combout\);

-- Location: LCCOMB_X74_Y42_N16
\toBCD|Div0|auto_generated|divider|divider|StageOut[45]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[45]~83_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\fsm|euro[4]~13_combout\) # (\debsw4|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \fsm|euro[4]~13_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[45]~83_combout\);

-- Location: LCCOMB_X74_Y42_N22
\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\toBCD|Div0|auto_generated|divider|divider|StageOut[45]~84_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[45]~83_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\toBCD|Div0|auto_generated|divider|divider|StageOut[45]~84_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[45]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[45]~84_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[45]~83_combout\,
	datad => VCC,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X74_Y42_N24
\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[46]~82_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[46]~117_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[46]~82_combout\ & 
-- (!\toBCD|Div0|auto_generated|divider|divider|StageOut[46]~117_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[46]~82_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[46]~117_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[46]~82_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[46]~117_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X74_Y42_N26
\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[47]~81_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[47]~116_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\toBCD|Div0|auto_generated|divider|divider|StageOut[47]~81_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[47]~116_combout\)))))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[47]~81_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[47]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[47]~81_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[47]~116_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X74_Y42_N28
\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[48]~80_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[48]~115_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[48]~80_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[48]~115_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y42_N30
\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y42_N6
\toBCD|euroD[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroD[3]~2_combout\ = (\toBCD|euroU[7]~2_combout\) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \toBCD|euroU[7]~2_combout\,
	combout => \toBCD|euroD[3]~2_combout\);

-- Location: LCCOMB_X74_Y42_N10
\toBCD|Div0|auto_generated|divider|divider|StageOut[52]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[52]~119_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[46]~117_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[46]~117_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[52]~119_combout\);

-- Location: LCCOMB_X77_Y42_N12
\toBCD|Div0|auto_generated|divider|divider|StageOut[53]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[53]~85_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[53]~85_combout\);

-- Location: LCCOMB_X74_Y42_N4
\toBCD|Div0|auto_generated|divider|divider|StageOut[53]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[53]~118_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[47]~116_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[47]~116_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[53]~118_combout\);

-- Location: LCCOMB_X77_Y42_N2
\toBCD|Div0|auto_generated|divider|divider|StageOut[52]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[52]~86_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[52]~86_combout\);

-- Location: LCCOMB_X74_Y42_N8
\toBCD|Div0|auto_generated|divider|divider|StageOut[51]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[51]~120_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[45]~83_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[45]~83_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[51]~120_combout\);

-- Location: LCCOMB_X77_Y42_N16
\toBCD|Div0|auto_generated|divider|divider|StageOut[51]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[51]~87_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[51]~87_combout\);

-- Location: LCCOMB_X77_Y42_N30
\toBCD|Div0|auto_generated|divider|divider|StageOut[50]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[50]~88_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\fsm|euro[3]~25_combout\) # (\debsw4|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \fsm|euro[3]~25_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[50]~88_combout\);

-- Location: LCCOMB_X77_Y42_N28
\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = (\fsm|euro[3]~25_combout\) # (\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|euro[3]~25_combout\,
	datac => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X77_Y42_N0
\toBCD|Div0|auto_generated|divider|divider|StageOut[50]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[50]~89_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[50]~89_combout\);

-- Location: LCCOMB_X77_Y42_N18
\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\toBCD|Div0|auto_generated|divider|divider|StageOut[50]~88_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[50]~89_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\toBCD|Div0|auto_generated|divider|divider|StageOut[50]~88_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[50]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[50]~88_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[50]~89_combout\,
	datad => VCC,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X77_Y42_N20
\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[51]~120_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[51]~87_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[51]~120_combout\ & 
-- (!\toBCD|Div0|auto_generated|divider|divider|StageOut[51]~87_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[51]~120_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[51]~87_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[51]~120_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[51]~87_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X77_Y42_N22
\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[52]~119_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[52]~86_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\toBCD|Div0|auto_generated|divider|divider|StageOut[52]~119_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[52]~86_combout\)))))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[52]~119_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[52]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[52]~119_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[52]~86_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X77_Y42_N24
\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[53]~85_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[53]~118_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[53]~85_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[53]~118_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y42_N26
\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y42_N2
\toBCD|Div0|auto_generated|divider|divider|StageOut[58]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[58]~121_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[52]~119_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[52]~119_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[58]~121_combout\);

-- Location: LCCOMB_X77_Y42_N14
\toBCD|Div0|auto_generated|divider|divider|StageOut[58]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[58]~90_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[58]~90_combout\);

-- Location: LCCOMB_X74_Y42_N20
\toBCD|Div0|auto_generated|divider|divider|StageOut[57]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[57]~122_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[51]~120_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|StageOut[51]~120_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[57]~122_combout\);

-- Location: LCCOMB_X73_Y42_N2
\toBCD|Div0|auto_generated|divider|divider|StageOut[57]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[57]~91_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[57]~91_combout\);

-- Location: LCCOMB_X73_Y42_N12
\toBCD|Div0|auto_generated|divider|divider|StageOut[56]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[56]~92_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[56]~92_combout\);

-- Location: LCCOMB_X77_Y42_N8
\toBCD|Div0|auto_generated|divider|divider|StageOut[56]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[56]~123_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[50]~88_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|StageOut[50]~88_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[56]~123_combout\);

-- Location: LCCOMB_X73_Y42_N14
\toBCD|Div0|auto_generated|divider|divider|StageOut[55]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[55]~93_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\debsw4|s_pulsedOut~q\) # (\fsm|euro[2]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \fsm|euro[2]~29_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[55]~93_combout\);

-- Location: LCCOMB_X73_Y42_N16
\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = (\debsw4|s_pulsedOut~q\) # (\fsm|euro[2]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw4|s_pulsedOut~q\,
	datad => \fsm|euro[2]~29_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X73_Y42_N4
\toBCD|Div0|auto_generated|divider|divider|StageOut[55]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[55]~94_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[55]~94_combout\);

-- Location: LCCOMB_X73_Y42_N18
\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\toBCD|Div0|auto_generated|divider|divider|StageOut[55]~93_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[55]~94_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\toBCD|Div0|auto_generated|divider|divider|StageOut[55]~93_combout\) # (\toBCD|Div0|auto_generated|divider|divider|StageOut[55]~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[55]~93_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[55]~94_combout\,
	datad => VCC,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X73_Y42_N20
\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[56]~92_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[56]~123_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[56]~92_combout\ & 
-- (!\toBCD|Div0|auto_generated|divider|divider|StageOut[56]~123_combout\)))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[56]~92_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[56]~123_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[56]~92_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[56]~123_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X73_Y42_N22
\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[57]~122_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[57]~91_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\toBCD|Div0|auto_generated|divider|divider|StageOut[57]~122_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[57]~91_combout\)))))
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[57]~122_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[57]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[57]~122_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[57]~91_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X73_Y42_N24
\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|StageOut[58]~121_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[58]~90_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[58]~121_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[58]~90_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X73_Y42_N26
\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X73_Y42_N30
\toBCD|Div0|auto_generated|divider|divider|StageOut[63]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[63]~95_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (((\toBCD|Div0|auto_generated|divider|divider|StageOut[57]~122_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[57]~91_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|StageOut[57]~122_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|StageOut[57]~91_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[63]~95_combout\);

-- Location: LCCOMB_X72_Y42_N30
\toBCD|Div0|auto_generated|divider|divider|StageOut[62]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[62]~96_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[62]~96_combout\);

-- Location: LCCOMB_X73_Y42_N10
\toBCD|Div0|auto_generated|divider|divider|StageOut[62]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[62]~124_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[56]~123_combout\) # 
-- ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[56]~123_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[62]~124_combout\);

-- Location: LCCOMB_X73_Y42_N28
\toBCD|Div0|auto_generated|divider|divider|StageOut[61]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[61]~97_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[55]~94_combout\) # 
-- ((\toBCD|Div0|auto_generated|divider|divider|StageOut[55]~93_combout\)))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (((\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[55]~94_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|StageOut[55]~93_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[61]~97_combout\);

-- Location: LCCOMB_X72_Y42_N24
\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = (\fsm|euro[1]~17_combout\) # (\debsw4|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fsm|euro[1]~17_combout\,
	datad => \debsw4|s_pulsedOut~q\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X72_Y42_N26
\toBCD|Div0|auto_generated|divider|divider|StageOut[60]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[60]~99_combout\ = (!\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[60]~99_combout\);

-- Location: LCCOMB_X72_Y42_N28
\toBCD|Div0|auto_generated|divider|divider|StageOut[60]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|StageOut[60]~98_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\debsw4|s_pulsedOut~q\) # (\fsm|euro[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datab => \fsm|euro[1]~17_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|StageOut[60]~98_combout\);

-- Location: LCCOMB_X72_Y42_N10
\toBCD|Div0|auto_generated|divider|divider|op_4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|op_4~1_cout\ = CARRY(!\toBCD|process_0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datad => VCC,
	cout => \toBCD|Div0|auto_generated|divider|divider|op_4~1_cout\);

-- Location: LCCOMB_X72_Y42_N12
\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1_cout\ = CARRY((\toBCD|process_0~14_combout\ & ((!\toBCD|Div0|auto_generated|divider|divider|op_4~1_cout\) # (!\fsm|euro[0]~30_combout\))) # (!\toBCD|process_0~14_combout\ & 
-- (!\fsm|euro[0]~30_combout\ & !\toBCD|Div0|auto_generated|divider|divider|op_4~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datab => \fsm|euro[0]~30_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|op_4~1_cout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1_cout\);

-- Location: LCCOMB_X72_Y42_N14
\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3_cout\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1_cout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[60]~99_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[60]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[60]~99_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[60]~98_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1_cout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3_cout\);

-- Location: LCCOMB_X72_Y42_N16
\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5_cout\ = CARRY((\toBCD|process_0~14_combout\ & ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3_cout\) # 
-- (!\toBCD|Div0|auto_generated|divider|divider|StageOut[61]~97_combout\))) # (!\toBCD|process_0~14_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|StageOut[61]~97_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~14_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[61]~97_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3_cout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5_cout\);

-- Location: LCCOMB_X72_Y42_N18
\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7_cout\ = CARRY((!\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5_cout\ & ((\toBCD|Div0|auto_generated|divider|divider|StageOut[62]~96_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|StageOut[62]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[62]~96_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|StageOut[62]~124_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5_cout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7_cout\);

-- Location: LCCOMB_X72_Y42_N20
\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ = CARRY((\toBCD|Div0|auto_generated|divider|divider|StageOut[63]~95_combout\ & (\toBCD|process_0~14_combout\ & 
-- !\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7_cout\)) # (!\toBCD|Div0|auto_generated|divider|divider|StageOut[63]~95_combout\ & ((\toBCD|process_0~14_combout\) # 
-- (!\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|StageOut[63]~95_combout\,
	datab => \toBCD|process_0~14_combout\,
	datad => VCC,
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7_cout\,
	cout => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\);

-- Location: LCCOMB_X72_Y42_N22
\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\,
	combout => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\);

-- Location: LCCOMB_X79_Y42_N28
\toBCD|euroD[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroD[0]~5_combout\ = ((\toBCD|process_0~5_combout\ & (\toBCD|process_0~8_combout\ & \toBCD|process_0~4_combout\))) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datab => \toBCD|process_0~5_combout\,
	datac => \toBCD|process_0~8_combout\,
	datad => \toBCD|process_0~4_combout\,
	combout => \toBCD|euroD[0]~5_combout\);

-- Location: LCCOMB_X76_Y43_N24
\HEXeuroD|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal4~4_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\toBCD|euroU[7]~2_combout\ & (\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \toBCD|euroU[7]~2_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \HEXeuroD|Equal4~4_combout\);

-- Location: LCCOMB_X76_Y43_N20
\HEXeuroD|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal4~2_combout\ = (\toBCD|process_0~14_combout\) # ((\toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \toBCD|process_0~14_combout\,
	combout => \HEXeuroD|Equal4~2_combout\);

-- Location: LCCOMB_X76_Y43_N14
\HEXeuroD|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal4~3_combout\ = (\HEXeuroD|Equal4~2_combout\ & (!\toBCD|process_0~9_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\) # (\toBCD|process_0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \HEXeuroD|Equal4~2_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \toBCD|process_0~14_combout\,
	combout => \HEXeuroD|Equal4~3_combout\);

-- Location: LCCOMB_X77_Y43_N8
\HEXeuroD|Equal4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal4~5_combout\ = (\HEXeuroD|Equal4~4_combout\ & \HEXeuroD|Equal4~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HEXeuroD|Equal4~4_combout\,
	datad => \HEXeuroD|Equal4~3_combout\,
	combout => \HEXeuroD|Equal4~5_combout\);

-- Location: LCCOMB_X81_Y39_N2
\HEXeuroD|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal6~0_combout\ = (!\toBCD|process_0~9_combout\ & (\HEXeuroD|Equal4~5_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\) # (\toBCD|process_0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \toBCD|process_0~14_combout\,
	datad => \HEXeuroD|Equal4~5_combout\,
	combout => \HEXeuroD|Equal6~0_combout\);

-- Location: LCCOMB_X81_Y39_N10
\toBCD|euroD[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroD[2]~3_combout\ = (\toBCD|process_0~9_combout\) # ((!\toBCD|process_0~14_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datac => \toBCD|process_0~14_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \toBCD|euroD[2]~3_combout\);

-- Location: LCCOMB_X79_Y39_N10
\HEXeuroD|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal6~1_combout\ = (\toBCD|euroD[3]~2_combout\ & (\toBCD|euroD[0]~5_combout\ & (\HEXeuroD|Equal6~0_combout\ & \toBCD|euroD[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroD[3]~2_combout\,
	datab => \toBCD|euroD[0]~5_combout\,
	datac => \HEXeuroD|Equal6~0_combout\,
	datad => \toBCD|euroD[2]~3_combout\,
	combout => \HEXeuroD|Equal6~1_combout\);

-- Location: LCCOMB_X81_Y39_N24
\HEXeuroD|Equal4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal4~6_combout\ = (\HEXeuroD|Equal4~5_combout\ & ((\toBCD|process_0~9_combout\) # ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\toBCD|process_0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \toBCD|process_0~14_combout\,
	datad => \HEXeuroD|Equal4~5_combout\,
	combout => \HEXeuroD|Equal4~6_combout\);

-- Location: LCCOMB_X79_Y39_N18
\HEXeuroD|Equal12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal12~3_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (!\toBCD|euroU[7]~2_combout\ & \HEXeuroD|Equal4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \toBCD|euroU[7]~2_combout\,
	datac => \HEXeuroD|Equal4~6_combout\,
	combout => \HEXeuroD|Equal12~3_combout\);

-- Location: LCCOMB_X79_Y39_N14
\HEXeuroD|Equal17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal17~0_combout\ = (!\toBCD|euroD[2]~3_combout\ & (\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & (!\toBCD|process_0~9_combout\ & \HEXeuroD|Equal12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroD[2]~3_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \HEXeuroD|Equal12~3_combout\,
	combout => \HEXeuroD|Equal17~0_combout\);

-- Location: LCCOMB_X81_Y39_N20
\HEXeuroD|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal8~0_combout\ = (!\toBCD|process_0~9_combout\ & (!\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & ((\toBCD|process_0~14_combout\) # 
-- (\toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datac => \toBCD|process_0~14_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \HEXeuroD|Equal8~0_combout\);

-- Location: LCCOMB_X79_Y39_N8
\HEXeuroD|Equal12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal12~2_combout\ = (\toBCD|euroD[2]~3_combout\ & (\HEXeuroD|Equal12~3_combout\ & ((\toBCD|process_0~9_combout\) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroD[2]~3_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \HEXeuroD|Equal12~3_combout\,
	combout => \HEXeuroD|Equal12~2_combout\);

-- Location: LCCOMB_X79_Y39_N24
\HEXeuroD|decOut_n[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[1]~8_combout\ = (!\HEXeuroD|Equal12~2_combout\ & (((\toBCD|euroD[3]~2_combout\) # (!\HEXeuroD|Equal6~0_combout\)) # (!\HEXeuroD|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal8~0_combout\,
	datab => \HEXeuroD|Equal6~0_combout\,
	datac => \toBCD|euroD[3]~2_combout\,
	datad => \HEXeuroD|Equal12~2_combout\,
	combout => \HEXeuroD|decOut_n[1]~8_combout\);

-- Location: LCCOMB_X79_Y39_N26
\HEXeuroD|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal7~0_combout\ = (\toBCD|euroD[3]~2_combout\ & (\HEXeuroD|Equal6~0_combout\ & (!\toBCD|process_0~9_combout\ & \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroD[3]~2_combout\,
	datab => \HEXeuroD|Equal6~0_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	combout => \HEXeuroD|Equal7~0_combout\);

-- Location: LCCOMB_X79_Y39_N4
\HEXeuroD|decOut_n[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[4]~4_combout\ = ((\toBCD|euroD[3]~2_combout\ & (!\HEXeuroD|Equal6~0_combout\)) # (!\toBCD|euroD[3]~2_combout\ & ((!\HEXeuroD|Equal4~6_combout\)))) # (!\HEXeuroD|Equal8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal8~0_combout\,
	datab => \HEXeuroD|Equal6~0_combout\,
	datac => \HEXeuroD|Equal4~6_combout\,
	datad => \toBCD|euroD[3]~2_combout\,
	combout => \HEXeuroD|decOut_n[4]~4_combout\);

-- Location: LCCOMB_X79_Y39_N12
\HEXeuroD|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal9~0_combout\ = (\HEXeuroD|Equal4~6_combout\ & (!\toBCD|euroD[0]~5_combout\ & (\toBCD|euroD[3]~2_combout\ & !\toBCD|euroD[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal4~6_combout\,
	datab => \toBCD|euroD[0]~5_combout\,
	datac => \toBCD|euroD[3]~2_combout\,
	datad => \toBCD|euroD[2]~3_combout\,
	combout => \HEXeuroD|Equal9~0_combout\);

-- Location: LCCOMB_X80_Y39_N20
\HEXeuroD|decOut_n[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[0]~5_combout\ = (\HEXeuroD|decOut_n[4]~4_combout\ & (!\HEXeuroD|Equal9~0_combout\ & ((\toBCD|euroD[2]~3_combout\) # (!\HEXeuroD|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal7~0_combout\,
	datab => \HEXeuroD|decOut_n[4]~4_combout\,
	datac => \toBCD|euroD[2]~3_combout\,
	datad => \HEXeuroD|Equal9~0_combout\,
	combout => \HEXeuroD|decOut_n[0]~5_combout\);

-- Location: LCCOMB_X79_Y39_N30
\HEXeuroD|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal13~0_combout\ = (\HEXeuroD|Equal4~6_combout\ & (!\toBCD|euroD[0]~5_combout\ & (!\toBCD|euroD[3]~2_combout\ & \toBCD|euroD[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal4~6_combout\,
	datab => \toBCD|euroD[0]~5_combout\,
	datac => \toBCD|euroD[3]~2_combout\,
	datad => \toBCD|euroD[2]~3_combout\,
	combout => \HEXeuroD|Equal13~0_combout\);

-- Location: LCCOMB_X79_Y39_N20
\HEXeuroD|Equal14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal14~2_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\HEXeuroD|Equal6~0_combout\ & (!\toBCD|euroU[7]~2_combout\ & \toBCD|euroD[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \HEXeuroD|Equal6~0_combout\,
	datac => \toBCD|euroU[7]~2_combout\,
	datad => \toBCD|euroD[2]~3_combout\,
	combout => \HEXeuroD|Equal14~2_combout\);

-- Location: LCCOMB_X79_Y39_N0
\HEXeuroD|decOut_n[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[0]~6_combout\ = (\HEXeuroD|decOut_n[0]~5_combout\ & (!\HEXeuroD|Equal13~0_combout\ & ((!\HEXeuroD|Equal14~2_combout\) # (!\toBCD|euroD[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|decOut_n[0]~5_combout\,
	datab => \toBCD|euroD[0]~5_combout\,
	datac => \HEXeuroD|Equal13~0_combout\,
	datad => \HEXeuroD|Equal14~2_combout\,
	combout => \HEXeuroD|decOut_n[0]~6_combout\);

-- Location: LCCOMB_X80_Y39_N16
\HEXeuroD|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal15~0_combout\ = (\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & (!\toBCD|process_0~9_combout\ & \HEXeuroD|Equal14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \HEXeuroD|Equal14~2_combout\,
	combout => \HEXeuroD|Equal15~0_combout\);

-- Location: LCCOMB_X80_Y40_N28
\HEXeuroD|Equal4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal4~8_combout\ = (\HEXeuroD|Equal4~6_combout\ & ((\toBCD|euroU[7]~2_combout\) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|euroU[7]~2_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \HEXeuroD|Equal4~6_combout\,
	combout => \HEXeuroD|Equal4~8_combout\);

-- Location: LCCOMB_X80_Y39_N26
\HEXeuroD|s_decOut[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|s_decOut[6]~2_combout\ = (\HEXeuroD|decOut_n[0]~6_combout\ & (!\HEXeuroD|Equal15~0_combout\ & ((!\HEXeuroD|Equal4~8_combout\) # (!\HEXeuroD|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|decOut_n[0]~6_combout\,
	datab => \HEXeuroD|Equal15~0_combout\,
	datac => \HEXeuroD|Equal8~0_combout\,
	datad => \HEXeuroD|Equal4~8_combout\,
	combout => \HEXeuroD|s_decOut[6]~2_combout\);

-- Location: LCCOMB_X80_Y39_N28
\HEXeuroD|decOut_n[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[0]~29_combout\ = (\HEXeuroD|Equal17~0_combout\) # (((\freqDiv|clockOut~q\) # (!\HEXeuroD|s_decOut[6]~2_combout\)) # (!\HEXeuroD|decOut_n[1]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal17~0_combout\,
	datab => \HEXeuroD|decOut_n[1]~8_combout\,
	datac => \HEXeuroD|s_decOut[6]~2_combout\,
	datad => \freqDiv|clockOut~q\,
	combout => \HEXeuroD|decOut_n[0]~29_combout\);

-- Location: LCCOMB_X80_Y39_N22
\HEXeuroD|decOut_n[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[0]~7_combout\ = (\freqDiv|clockOut~q\) # ((!\HEXeuroD|Equal12~2_combout\ & (\HEXeuroD|decOut_n[0]~6_combout\ & !\HEXeuroD|Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal12~2_combout\,
	datab => \freqDiv|clockOut~q\,
	datac => \HEXeuroD|decOut_n[0]~6_combout\,
	datad => \HEXeuroD|Equal17~0_combout\,
	combout => \HEXeuroD|decOut_n[0]~7_combout\);

-- Location: LCCOMB_X76_Y43_N30
\HEXeuroD|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal0~0_combout\ = (\toBCD|euroU[7]~2_combout\) # ((!\toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \toBCD|euroU[7]~2_combout\,
	combout => \HEXeuroD|Equal0~0_combout\);

-- Location: LCCOMB_X77_Y42_N4
\HEXeuroD|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal0~1_combout\ = (\HEXeuroD|Equal4~3_combout\ & (!\toBCD|euroD[0]~5_combout\ & (\HEXeuroD|Equal0~0_combout\ & \toBCD|euroD[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal4~3_combout\,
	datab => \toBCD|euroD[0]~5_combout\,
	datac => \HEXeuroD|Equal0~0_combout\,
	datad => \toBCD|euroD[3]~2_combout\,
	combout => \HEXeuroD|Equal0~1_combout\);

-- Location: LCCOMB_X79_Y40_N16
\HEXeuroD|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal0~2_combout\ = (\HEXeuroD|Equal0~1_combout\ & ((\toBCD|euroU[7]~2_combout\) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \toBCD|euroU[7]~2_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \HEXeuroD|Equal0~1_combout\,
	combout => \HEXeuroD|Equal0~2_combout\);

-- Location: LCCOMB_X81_Y39_N26
\HEXeuroD|s_decOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|s_decOut~5_combout\ = (\toBCD|process_0~9_combout\) # ((\HEXeuroD|Equal0~2_combout\ & ((\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\) # (\toBCD|process_0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datab => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \toBCD|process_0~14_combout\,
	datad => \HEXeuroD|Equal0~2_combout\,
	combout => \HEXeuroD|s_decOut~5_combout\);

-- Location: LCCOMB_X80_Y39_N0
\HEXeuroD|decOut_n[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[0]~10_combout\ = (\HEXeuroD|decOut_n[0]~29_combout\ & (((\HEXeuroD|decOut_n[0]~7_combout\)))) # (!\HEXeuroD|decOut_n[0]~29_combout\ & ((\HEXeuroD|Equal6~1_combout\) # ((\HEXeuroD|s_decOut~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal6~1_combout\,
	datab => \HEXeuroD|decOut_n[0]~29_combout\,
	datac => \HEXeuroD|decOut_n[0]~7_combout\,
	datad => \HEXeuroD|s_decOut~5_combout\,
	combout => \HEXeuroD|decOut_n[0]~10_combout\);

-- Location: LCCOMB_X81_Y39_N14
\HEXeuroD|decOut_n[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[6]~9_combout\ = (!\freqDiv|clockOut~q\ & \HEXeuroD|decOut_n[1]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \freqDiv|clockOut~q\,
	datad => \HEXeuroD|decOut_n[1]~8_combout\,
	combout => \HEXeuroD|decOut_n[6]~9_combout\);

-- Location: LCCOMB_X79_Y39_N16
\HEXeuroD|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal5~0_combout\ = (\HEXeuroD|Equal4~6_combout\ & (!\toBCD|euroD[0]~5_combout\ & (\toBCD|euroD[3]~2_combout\ & \toBCD|euroD[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal4~6_combout\,
	datab => \toBCD|euroD[0]~5_combout\,
	datac => \toBCD|euroD[3]~2_combout\,
	datad => \toBCD|euroD[2]~3_combout\,
	combout => \HEXeuroD|Equal5~0_combout\);

-- Location: LCCOMB_X80_Y39_N6
\HEXeuroD|decOut_n[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[3]~13_combout\ = (!\HEXeuroD|Equal6~1_combout\ & (!\HEXeuroD|Equal5~0_combout\ & (\HEXeuroD|s_decOut[6]~2_combout\ & !\HEXeuroD|Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal6~1_combout\,
	datab => \HEXeuroD|Equal5~0_combout\,
	datac => \HEXeuroD|s_decOut[6]~2_combout\,
	datad => \HEXeuroD|Equal17~0_combout\,
	combout => \HEXeuroD|decOut_n[3]~13_combout\);

-- Location: LCCOMB_X80_Y39_N12
\HEXeuroD|decOut_n[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[3]~14_combout\ = (((\HEXeuroD|Equal7~0_combout\ & \toBCD|euroD[2]~3_combout\)) # (!\HEXeuroD|decOut_n[3]~13_combout\)) # (!\HEXeuroD|decOut_n[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal7~0_combout\,
	datab => \toBCD|euroD[2]~3_combout\,
	datac => \HEXeuroD|decOut_n[6]~9_combout\,
	datad => \HEXeuroD|decOut_n[3]~13_combout\,
	combout => \HEXeuroD|decOut_n[3]~14_combout\);

-- Location: LCCOMB_X79_Y39_N2
\HEXeuroD|decOut_n[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[1]~11_combout\ = (!\HEXeuroD|Equal6~1_combout\ & (\HEXeuroD|decOut_n[1]~8_combout\ & (!\HEXeuroD|Equal17~0_combout\ & !\HEXeuroD|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal6~1_combout\,
	datab => \HEXeuroD|decOut_n[1]~8_combout\,
	datac => \HEXeuroD|Equal17~0_combout\,
	datad => \HEXeuroD|Equal15~0_combout\,
	combout => \HEXeuroD|decOut_n[1]~11_combout\);

-- Location: LCCOMB_X80_Y39_N18
\HEXeuroD|decOut_n[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[1]~12_combout\ = (\freqDiv|clockOut~q\) # ((\HEXeuroD|decOut_n[1]~11_combout\ & \HEXeuroD|decOut_n[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|decOut_n[1]~11_combout\,
	datab => \freqDiv|clockOut~q\,
	datad => \HEXeuroD|decOut_n[0]~5_combout\,
	combout => \HEXeuroD|decOut_n[1]~12_combout\);

-- Location: LCCOMB_X80_Y39_N8
\HEXeuroD|Equal4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal4~7_combout\ = (\toBCD|euroD[2]~3_combout\ & (\HEXeuroD|Equal4~8_combout\ & ((\toBCD|process_0~9_combout\) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datab => \toBCD|euroD[2]~3_combout\,
	datac => \toBCD|process_0~9_combout\,
	datad => \HEXeuroD|Equal4~8_combout\,
	combout => \HEXeuroD|Equal4~7_combout\);

-- Location: LCCOMB_X80_Y39_N2
\HEXeuroD|decOut_n[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[1]~15_combout\ = (\HEXeuroD|decOut_n[3]~14_combout\ & (\HEXeuroD|decOut_n[1]~12_combout\)) # (!\HEXeuroD|decOut_n[3]~14_combout\ & (((\HEXeuroD|Equal4~7_combout\) # (\HEXeuroD|s_decOut~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|decOut_n[3]~14_combout\,
	datab => \HEXeuroD|decOut_n[1]~12_combout\,
	datac => \HEXeuroD|Equal4~7_combout\,
	datad => \HEXeuroD|s_decOut~5_combout\,
	combout => \HEXeuroD|decOut_n[1]~15_combout\);

-- Location: LCCOMB_X79_Y39_N22
\HEXeuroD|decOut_n[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[2]~19_combout\ = (\HEXeuroD|Equal17~0_combout\) # ((!\HEXeuroD|Equal12~2_combout\ & (\HEXeuroD|s_decOut[6]~2_combout\ & !\HEXeuroD|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal12~2_combout\,
	datab => \HEXeuroD|s_decOut[6]~2_combout\,
	datac => \HEXeuroD|Equal17~0_combout\,
	datad => \HEXeuroD|Equal6~1_combout\,
	combout => \HEXeuroD|decOut_n[2]~19_combout\);

-- Location: LCCOMB_X79_Y39_N28
\HEXeuroD|decOut_n[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[2]~20_combout\ = (\HEXeuroD|decOut_n[2]~19_combout\ & (((\toBCD|euroD[3]~2_combout\) # (!\HEXeuroD|Equal6~0_combout\)) # (!\HEXeuroD|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal8~0_combout\,
	datab => \HEXeuroD|Equal6~0_combout\,
	datac => \HEXeuroD|decOut_n[2]~19_combout\,
	datad => \toBCD|euroD[3]~2_combout\,
	combout => \HEXeuroD|decOut_n[2]~20_combout\);

-- Location: LCCOMB_X80_Y39_N24
\HEXeuroD|decOut_n[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[4]~16_combout\ = (\HEXeuroD|decOut_n[3]~13_combout\ & (((!\HEXeuroD|Equal4~8_combout\) # (!\toBCD|euroD[2]~3_combout\)) # (!\toBCD|euroD[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|decOut_n[3]~13_combout\,
	datab => \toBCD|euroD[0]~5_combout\,
	datac => \toBCD|euroD[2]~3_combout\,
	datad => \HEXeuroD|Equal4~8_combout\,
	combout => \HEXeuroD|decOut_n[4]~16_combout\);

-- Location: LCCOMB_X81_Y39_N18
\HEXeuroD|decOut_n[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[4]~17_combout\ = (\HEXeuroD|decOut_n[1]~8_combout\ & (\HEXeuroD|decOut_n[4]~16_combout\ & ((!\HEXeuroD|Equal7~0_combout\) # (!\toBCD|euroD[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroD[2]~3_combout\,
	datab => \HEXeuroD|decOut_n[1]~8_combout\,
	datac => \HEXeuroD|Equal7~0_combout\,
	datad => \HEXeuroD|decOut_n[4]~16_combout\,
	combout => \HEXeuroD|decOut_n[4]~17_combout\);

-- Location: LCCOMB_X81_Y39_N4
\toBCD|euroD[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \toBCD|euroD[1]~4_combout\ = (\toBCD|process_0~9_combout\) # ((!\toBCD|process_0~14_combout\ & !\toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datac => \toBCD|process_0~14_combout\,
	datad => \toBCD|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \toBCD|euroD[1]~4_combout\);

-- Location: LCCOMB_X81_Y39_N16
\HEXeuroD|s_decOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|s_decOut~3_combout\ = (!\toBCD|euroD[2]~3_combout\ & (!\toBCD|euroD[1]~4_combout\ & \HEXeuroD|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroD[2]~3_combout\,
	datac => \toBCD|euroD[1]~4_combout\,
	datad => \HEXeuroD|Equal0~2_combout\,
	combout => \HEXeuroD|s_decOut~3_combout\);

-- Location: LCCOMB_X81_Y39_N12
\HEXeuroD|decOut_n[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[2]~18_combout\ = (\toBCD|process_0~9_combout\) # ((\HEXeuroD|s_decOut~3_combout\) # ((\freqDiv|clockOut~q\) # (!\HEXeuroD|decOut_n[4]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|process_0~9_combout\,
	datab => \HEXeuroD|s_decOut~3_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXeuroD|decOut_n[4]~17_combout\,
	combout => \HEXeuroD|decOut_n[2]~18_combout\);

-- Location: LCCOMB_X81_Y39_N6
\HEXeuroD|decOut_n[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[2]~21_combout\ = (\HEXeuroD|decOut_n[2]~18_combout\ & ((\HEXeuroD|decOut_n[2]~20_combout\) # ((\HEXeuroD|decOut_n[4]~17_combout\) # (\freqDiv|clockOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|decOut_n[2]~20_combout\,
	datab => \HEXeuroD|decOut_n[4]~17_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXeuroD|decOut_n[2]~18_combout\,
	combout => \HEXeuroD|decOut_n[2]~21_combout\);

-- Location: LCCOMB_X80_Y39_N30
\HEXeuroD|decOut_n[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[3]~22_combout\ = (\HEXeuroD|Equal9~0_combout\) # (((\freqDiv|clockOut~q\) # (\HEXeuroD|Equal15~0_combout\)) # (!\HEXeuroD|decOut_n[1]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal9~0_combout\,
	datab => \HEXeuroD|decOut_n[1]~8_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXeuroD|Equal15~0_combout\,
	combout => \HEXeuroD|decOut_n[3]~22_combout\);

-- Location: LCCOMB_X80_Y39_N4
\HEXeuroD|decOut_n[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[3]~23_combout\ = (\HEXeuroD|decOut_n[3]~14_combout\ & (((\HEXeuroD|decOut_n[3]~22_combout\)))) # (!\HEXeuroD|decOut_n[3]~14_combout\ & ((\HEXeuroD|Equal4~7_combout\) # ((\HEXeuroD|s_decOut~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|decOut_n[3]~14_combout\,
	datab => \HEXeuroD|Equal4~7_combout\,
	datac => \HEXeuroD|decOut_n[3]~22_combout\,
	datad => \HEXeuroD|s_decOut~5_combout\,
	combout => \HEXeuroD|decOut_n[3]~23_combout\);

-- Location: LCCOMB_X80_Y39_N14
\HEXeuroD|decOut_n[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[4]~30_combout\ = (\freqDiv|clockOut~q\) # ((\HEXeuroD|Equal14~2_combout\) # ((!\HEXeuroD|decOut_n[1]~8_combout\) # (!\HEXeuroD|decOut_n[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \freqDiv|clockOut~q\,
	datab => \HEXeuroD|Equal14~2_combout\,
	datac => \HEXeuroD|decOut_n[4]~4_combout\,
	datad => \HEXeuroD|decOut_n[1]~8_combout\,
	combout => \HEXeuroD|decOut_n[4]~30_combout\);

-- Location: LCCOMB_X81_Y39_N28
\HEXeuroD|decOut_n[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[4]~24_combout\ = (\HEXeuroD|decOut_n[2]~18_combout\ & ((\HEXeuroD|decOut_n[4]~30_combout\) # (\HEXeuroD|decOut_n[4]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|decOut_n[4]~30_combout\,
	datab => \HEXeuroD|decOut_n[4]~17_combout\,
	datad => \HEXeuroD|decOut_n[2]~18_combout\,
	combout => \HEXeuroD|decOut_n[4]~24_combout\);

-- Location: LCCOMB_X79_Y39_N6
\HEXeuroD|decOut_n[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[5]~25_combout\ = (\HEXeuroD|Equal17~0_combout\) # (((\HEXeuroD|Equal8~0_combout\ & \HEXeuroD|Equal12~3_combout\)) # (!\HEXeuroD|decOut_n[6]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal8~0_combout\,
	datab => \HEXeuroD|Equal17~0_combout\,
	datac => \HEXeuroD|decOut_n[6]~9_combout\,
	datad => \HEXeuroD|Equal12~3_combout\,
	combout => \HEXeuroD|decOut_n[5]~25_combout\);

-- Location: LCCOMB_X80_Y39_N10
\HEXeuroD|decOut_n[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[5]~26_combout\ = (\HEXeuroD|decOut_n[0]~29_combout\ & (((\HEXeuroD|decOut_n[5]~25_combout\)))) # (!\HEXeuroD|decOut_n[0]~29_combout\ & ((\HEXeuroD|Equal6~1_combout\) # ((\HEXeuroD|s_decOut~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal6~1_combout\,
	datab => \HEXeuroD|decOut_n[0]~29_combout\,
	datac => \HEXeuroD|decOut_n[5]~25_combout\,
	datad => \HEXeuroD|s_decOut~5_combout\,
	combout => \HEXeuroD|decOut_n[5]~26_combout\);

-- Location: LCCOMB_X81_Y39_N30
\HEXeuroD|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|Equal1~0_combout\ = (\HEXeuroD|Equal0~1_combout\ & (\toBCD|euroD[2]~3_combout\ & ((\toBCD|euroU[7]~2_combout\) # (!\toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroU[7]~2_combout\,
	datab => \HEXeuroD|Equal0~1_combout\,
	datac => \toBCD|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \toBCD|euroD[2]~3_combout\,
	combout => \HEXeuroD|Equal1~0_combout\);

-- Location: LCCOMB_X81_Y39_N22
\HEXeuroD|decOut_n[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[6]~27_combout\ = (\HEXeuroD|decOut_n[1]~8_combout\ & (!\freqDiv|clockOut~q\ & ((!\HEXeuroD|Equal7~0_combout\) # (!\toBCD|euroD[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \toBCD|euroD[2]~3_combout\,
	datab => \HEXeuroD|decOut_n[1]~8_combout\,
	datac => \freqDiv|clockOut~q\,
	datad => \HEXeuroD|Equal7~0_combout\,
	combout => \HEXeuroD|decOut_n[6]~27_combout\);

-- Location: LCCOMB_X81_Y39_N0
\HEXeuroD|s_decOut[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|s_decOut[6]~4_combout\ = (\HEXeuroD|decOut_n[4]~16_combout\ & (!\toBCD|process_0~9_combout\ & ((\toBCD|euroD[1]~4_combout\) # (!\HEXeuroD|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal1~0_combout\,
	datab => \HEXeuroD|decOut_n[4]~16_combout\,
	datac => \toBCD|euroD[1]~4_combout\,
	datad => \toBCD|process_0~9_combout\,
	combout => \HEXeuroD|s_decOut[6]~4_combout\);

-- Location: LCCOMB_X81_Y39_N8
\HEXeuroD|decOut_n[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \HEXeuroD|decOut_n[6]~28_combout\ = ((\HEXeuroD|s_decOut[6]~4_combout\) # ((\HEXeuroD|Equal1~0_combout\ & \toBCD|euroD[1]~4_combout\))) # (!\HEXeuroD|decOut_n[6]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HEXeuroD|Equal1~0_combout\,
	datab => \toBCD|euroD[1]~4_combout\,
	datac => \HEXeuroD|decOut_n[6]~27_combout\,
	datad => \HEXeuroD|s_decOut[6]~4_combout\,
	combout => \HEXeuroD|decOut_n[6]~28_combout\);

-- Location: LCCOMB_X65_Y43_N10
\Troco|s_leds[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds[9]~16_combout\ = (\debkey0|s_pulsedOut~q\ & ((\debkey1|s_pulsedOut~q\) # ((\debkey3|s_pulsedOut~q\) # (\debkey2|s_pulsedOut~q\)))) # (!\debkey0|s_pulsedOut~q\ & ((\debkey1|s_pulsedOut~q\ & ((\debkey3|s_pulsedOut~q\) # 
-- (\debkey2|s_pulsedOut~q\))) # (!\debkey1|s_pulsedOut~q\ & (\debkey3|s_pulsedOut~q\ $ (!\debkey2|s_pulsedOut~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_pulsedOut~q\,
	datab => \debkey1|s_pulsedOut~q\,
	datac => \debkey3|s_pulsedOut~q\,
	datad => \debkey2|s_pulsedOut~q\,
	combout => \Troco|s_leds[9]~16_combout\);

-- Location: LCCOMB_X60_Y43_N8
\fsm|enable_troco~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fsm|enable_troco~0_combout\ = (!\debsw4|s_pulsedOut~q\ & ((\fsm|s_currentState.LEVANTAMENTO~q\) # ((!\fsm|comb_proc~12_combout\ & \fsm|Selector33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_currentState.LEVANTAMENTO~q\,
	datab => \debsw4|s_pulsedOut~q\,
	datac => \fsm|comb_proc~12_combout\,
	datad => \fsm|Selector33~0_combout\,
	combout => \fsm|enable_troco~0_combout\);

-- Location: LCCOMB_X61_Y43_N22
\Troco|s_leds[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds[9]~17_combout\ = (\Troco|s_leds\(9)) # ((!\Troco|s_leds[9]~16_combout\ & \fsm|enable_troco~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Troco|s_leds[9]~16_combout\,
	datac => \Troco|s_leds\(9),
	datad => \fsm|enable_troco~0_combout\,
	combout => \Troco|s_leds[9]~17_combout\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: LCCOMB_X60_Y47_N26
\debsw17|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_dirtyIn~0_combout\ = !\SW[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[17]~input_o\,
	combout => \debsw17|s_dirtyIn~0_combout\);

-- Location: FF_X60_Y47_N27
\debsw17|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_dirtyIn~q\);

-- Location: FF_X61_Y47_N13
\debsw17|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \debsw17|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_previousIn~q\);

-- Location: LCCOMB_X61_Y48_N20
\debsw17|s_debounceCnt[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt[1]~0_combout\ = (\debsw17|s_dirtyIn~q\ & ((!\debsw17|s_debounceCnt\(22)) # (!\debsw17|LessThan0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_dirtyIn~q\,
	datac => \debsw17|LessThan0~7_combout\,
	datad => \debsw17|s_debounceCnt\(22),
	combout => \debsw17|s_debounceCnt[1]~0_combout\);

-- Location: LCCOMB_X60_Y48_N10
\debsw17|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~0_combout\ = \debsw17|s_debounceCnt\(0) $ (VCC)
-- \debsw17|Add0~1\ = CARRY(\debsw17|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(0),
	datad => VCC,
	combout => \debsw17|Add0~0_combout\,
	cout => \debsw17|Add0~1\);

-- Location: LCCOMB_X61_Y48_N6
\debsw17|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~24_combout\ = (\debsw17|s_debounceCnt[1]~4_combout\ & \debsw17|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw17|s_debounceCnt[1]~4_combout\,
	datad => \debsw17|Add0~0_combout\,
	combout => \debsw17|s_debounceCnt~24_combout\);

-- Location: FF_X61_Y48_N7
\debsw17|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~24_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(0));

-- Location: LCCOMB_X60_Y48_N12
\debsw17|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~2_combout\ = (\debsw17|s_debounceCnt\(1) & (\debsw17|Add0~1\ & VCC)) # (!\debsw17|s_debounceCnt\(1) & (!\debsw17|Add0~1\))
-- \debsw17|Add0~3\ = CARRY((!\debsw17|s_debounceCnt\(1) & !\debsw17|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(1),
	datad => VCC,
	cin => \debsw17|Add0~1\,
	combout => \debsw17|Add0~2_combout\,
	cout => \debsw17|Add0~3\);

-- Location: LCCOMB_X60_Y48_N14
\debsw17|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~4_combout\ = (\debsw17|s_debounceCnt\(2) & ((GND) # (!\debsw17|Add0~3\))) # (!\debsw17|s_debounceCnt\(2) & (\debsw17|Add0~3\ $ (GND)))
-- \debsw17|Add0~5\ = CARRY((\debsw17|s_debounceCnt\(2)) # (!\debsw17|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(2),
	datad => VCC,
	cin => \debsw17|Add0~3\,
	combout => \debsw17|Add0~4_combout\,
	cout => \debsw17|Add0~5\);

-- Location: LCCOMB_X61_Y48_N18
\debsw17|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~21_combout\ = (\debsw17|Add0~4_combout\ & \debsw17|s_debounceCnt[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|Add0~4_combout\,
	datac => \debsw17|s_debounceCnt[1]~4_combout\,
	combout => \debsw17|s_debounceCnt~21_combout\);

-- Location: FF_X61_Y48_N19
\debsw17|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~21_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(2));

-- Location: LCCOMB_X60_Y48_N16
\debsw17|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~6_combout\ = (\debsw17|s_debounceCnt\(3) & (\debsw17|Add0~5\ & VCC)) # (!\debsw17|s_debounceCnt\(3) & (!\debsw17|Add0~5\))
-- \debsw17|Add0~7\ = CARRY((!\debsw17|s_debounceCnt\(3) & !\debsw17|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(3),
	datad => VCC,
	cin => \debsw17|Add0~5\,
	combout => \debsw17|Add0~6_combout\,
	cout => \debsw17|Add0~7\);

-- Location: LCCOMB_X61_Y48_N0
\debsw17|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~22_combout\ = (\debsw17|Add0~6_combout\ & \debsw17|s_debounceCnt[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|Add0~6_combout\,
	datac => \debsw17|s_debounceCnt[1]~4_combout\,
	combout => \debsw17|s_debounceCnt~22_combout\);

-- Location: FF_X61_Y48_N1
\debsw17|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~22_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(3));

-- Location: LCCOMB_X60_Y48_N18
\debsw17|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~8_combout\ = (\debsw17|s_debounceCnt\(4) & ((GND) # (!\debsw17|Add0~7\))) # (!\debsw17|s_debounceCnt\(4) & (\debsw17|Add0~7\ $ (GND)))
-- \debsw17|Add0~9\ = CARRY((\debsw17|s_debounceCnt\(4)) # (!\debsw17|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(4),
	datad => VCC,
	cin => \debsw17|Add0~7\,
	combout => \debsw17|Add0~8_combout\,
	cout => \debsw17|Add0~9\);

-- Location: LCCOMB_X61_Y48_N22
\debsw17|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~23_combout\ = (\debsw17|s_debounceCnt[1]~4_combout\ & \debsw17|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw17|s_debounceCnt[1]~4_combout\,
	datad => \debsw17|Add0~8_combout\,
	combout => \debsw17|s_debounceCnt~23_combout\);

-- Location: FF_X61_Y48_N23
\debsw17|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~23_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(4));

-- Location: LCCOMB_X60_Y48_N20
\debsw17|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~10_combout\ = (\debsw17|s_debounceCnt\(5) & (\debsw17|Add0~9\ & VCC)) # (!\debsw17|s_debounceCnt\(5) & (!\debsw17|Add0~9\))
-- \debsw17|Add0~11\ = CARRY((!\debsw17|s_debounceCnt\(5) & !\debsw17|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(5),
	datad => VCC,
	cin => \debsw17|Add0~9\,
	combout => \debsw17|Add0~10_combout\,
	cout => \debsw17|Add0~11\);

-- Location: LCCOMB_X61_Y48_N4
\debsw17|s_debounceCnt~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~27_combout\ = (\debsw17|s_debounceCnt[1]~4_combout\ & \debsw17|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw17|s_debounceCnt[1]~4_combout\,
	datad => \debsw17|Add0~10_combout\,
	combout => \debsw17|s_debounceCnt~27_combout\);

-- Location: FF_X61_Y48_N5
\debsw17|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~27_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(5));

-- Location: LCCOMB_X60_Y48_N22
\debsw17|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~12_combout\ = (\debsw17|s_debounceCnt\(6) & ((GND) # (!\debsw17|Add0~11\))) # (!\debsw17|s_debounceCnt\(6) & (\debsw17|Add0~11\ $ (GND)))
-- \debsw17|Add0~13\ = CARRY((\debsw17|s_debounceCnt\(6)) # (!\debsw17|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(6),
	datad => VCC,
	cin => \debsw17|Add0~11\,
	combout => \debsw17|Add0~12_combout\,
	cout => \debsw17|Add0~13\);

-- Location: LCCOMB_X61_Y48_N8
\debsw17|s_debounceCnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~1_combout\ = (\debsw17|s_debounceCnt[1]~0_combout\ & ((\debsw17|Add0~12_combout\) # (!\debsw17|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_previousIn~q\,
	datab => \debsw17|Add0~12_combout\,
	datad => \debsw17|s_debounceCnt[1]~0_combout\,
	combout => \debsw17|s_debounceCnt~1_combout\);

-- Location: FF_X61_Y48_N9
\debsw17|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~1_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(6));

-- Location: LCCOMB_X60_Y48_N24
\debsw17|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~14_combout\ = (\debsw17|s_debounceCnt\(7) & (\debsw17|Add0~13\ & VCC)) # (!\debsw17|s_debounceCnt\(7) & (!\debsw17|Add0~13\))
-- \debsw17|Add0~15\ = CARRY((!\debsw17|s_debounceCnt\(7) & !\debsw17|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(7),
	datad => VCC,
	cin => \debsw17|Add0~13\,
	combout => \debsw17|Add0~14_combout\,
	cout => \debsw17|Add0~15\);

-- Location: LCCOMB_X61_Y47_N0
\debsw17|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~12_combout\ = (\debsw17|Add0~14_combout\ & \debsw17|s_debounceCnt[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw17|Add0~14_combout\,
	datad => \debsw17|s_debounceCnt[1]~4_combout\,
	combout => \debsw17|s_debounceCnt~12_combout\);

-- Location: FF_X61_Y47_N1
\debsw17|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~12_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(7));

-- Location: LCCOMB_X60_Y48_N26
\debsw17|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~16_combout\ = (\debsw17|s_debounceCnt\(8) & ((GND) # (!\debsw17|Add0~15\))) # (!\debsw17|s_debounceCnt\(8) & (\debsw17|Add0~15\ $ (GND)))
-- \debsw17|Add0~17\ = CARRY((\debsw17|s_debounceCnt\(8)) # (!\debsw17|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(8),
	datad => VCC,
	cin => \debsw17|Add0~15\,
	combout => \debsw17|Add0~16_combout\,
	cout => \debsw17|Add0~17\);

-- Location: LCCOMB_X61_Y47_N2
\debsw17|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~13_combout\ = (\debsw17|s_debounceCnt[1]~0_combout\ & ((\debsw17|Add0~16_combout\) # (!\debsw17|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_previousIn~q\,
	datac => \debsw17|Add0~16_combout\,
	datad => \debsw17|s_debounceCnt[1]~0_combout\,
	combout => \debsw17|s_debounceCnt~13_combout\);

-- Location: FF_X61_Y47_N3
\debsw17|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~13_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(8));

-- Location: LCCOMB_X60_Y48_N28
\debsw17|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~18_combout\ = (\debsw17|s_debounceCnt\(9) & (\debsw17|Add0~17\ & VCC)) # (!\debsw17|s_debounceCnt\(9) & (!\debsw17|Add0~17\))
-- \debsw17|Add0~19\ = CARRY((!\debsw17|s_debounceCnt\(9) & !\debsw17|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(9),
	datad => VCC,
	cin => \debsw17|Add0~17\,
	combout => \debsw17|Add0~18_combout\,
	cout => \debsw17|Add0~19\);

-- Location: LCCOMB_X61_Y47_N20
\debsw17|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~14_combout\ = (\debsw17|s_debounceCnt[1]~0_combout\ & ((\debsw17|Add0~18_combout\) # (!\debsw17|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_previousIn~q\,
	datac => \debsw17|Add0~18_combout\,
	datad => \debsw17|s_debounceCnt[1]~0_combout\,
	combout => \debsw17|s_debounceCnt~14_combout\);

-- Location: FF_X61_Y47_N21
\debsw17|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~14_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(9));

-- Location: LCCOMB_X60_Y48_N30
\debsw17|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~20_combout\ = (\debsw17|s_debounceCnt\(10) & ((GND) # (!\debsw17|Add0~19\))) # (!\debsw17|s_debounceCnt\(10) & (\debsw17|Add0~19\ $ (GND)))
-- \debsw17|Add0~21\ = CARRY((\debsw17|s_debounceCnt\(10)) # (!\debsw17|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(10),
	datad => VCC,
	cin => \debsw17|Add0~19\,
	combout => \debsw17|Add0~20_combout\,
	cout => \debsw17|Add0~21\);

-- Location: LCCOMB_X61_Y46_N10
\debsw17|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~15_combout\ = (\debsw17|Add0~20_combout\ & \debsw17|s_debounceCnt[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw17|Add0~20_combout\,
	datad => \debsw17|s_debounceCnt[1]~4_combout\,
	combout => \debsw17|s_debounceCnt~15_combout\);

-- Location: FF_X61_Y46_N11
\debsw17|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~15_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(10));

-- Location: LCCOMB_X60_Y47_N0
\debsw17|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~22_combout\ = (\debsw17|s_debounceCnt\(11) & (\debsw17|Add0~21\ & VCC)) # (!\debsw17|s_debounceCnt\(11) & (!\debsw17|Add0~21\))
-- \debsw17|Add0~23\ = CARRY((!\debsw17|s_debounceCnt\(11) & !\debsw17|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(11),
	datad => VCC,
	cin => \debsw17|Add0~21\,
	combout => \debsw17|Add0~22_combout\,
	cout => \debsw17|Add0~23\);

-- Location: LCCOMB_X61_Y46_N0
\debsw17|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~16_combout\ = (\debsw17|s_debounceCnt[1]~0_combout\ & ((\debsw17|Add0~22_combout\) # (!\debsw17|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_previousIn~q\,
	datac => \debsw17|Add0~22_combout\,
	datad => \debsw17|s_debounceCnt[1]~0_combout\,
	combout => \debsw17|s_debounceCnt~16_combout\);

-- Location: FF_X61_Y46_N1
\debsw17|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~16_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(11));

-- Location: LCCOMB_X60_Y47_N2
\debsw17|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~24_combout\ = (\debsw17|s_debounceCnt\(12) & ((GND) # (!\debsw17|Add0~23\))) # (!\debsw17|s_debounceCnt\(12) & (\debsw17|Add0~23\ $ (GND)))
-- \debsw17|Add0~25\ = CARRY((\debsw17|s_debounceCnt\(12)) # (!\debsw17|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(12),
	datad => VCC,
	cin => \debsw17|Add0~23\,
	combout => \debsw17|Add0~24_combout\,
	cout => \debsw17|Add0~25\);

-- Location: LCCOMB_X61_Y46_N22
\debsw17|s_debounceCnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~10_combout\ = (\debsw17|Add0~24_combout\ & \debsw17|s_debounceCnt[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw17|Add0~24_combout\,
	datad => \debsw17|s_debounceCnt[1]~4_combout\,
	combout => \debsw17|s_debounceCnt~10_combout\);

-- Location: FF_X61_Y46_N23
\debsw17|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~10_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(12));

-- Location: LCCOMB_X60_Y47_N4
\debsw17|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~26_combout\ = (\debsw17|s_debounceCnt\(13) & (\debsw17|Add0~25\ & VCC)) # (!\debsw17|s_debounceCnt\(13) & (!\debsw17|Add0~25\))
-- \debsw17|Add0~27\ = CARRY((!\debsw17|s_debounceCnt\(13) & !\debsw17|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(13),
	datad => VCC,
	cin => \debsw17|Add0~25\,
	combout => \debsw17|Add0~26_combout\,
	cout => \debsw17|Add0~27\);

-- Location: LCCOMB_X61_Y46_N8
\debsw17|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~11_combout\ = (\debsw17|Add0~26_combout\ & \debsw17|s_debounceCnt[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|Add0~26_combout\,
	datad => \debsw17|s_debounceCnt[1]~4_combout\,
	combout => \debsw17|s_debounceCnt~11_combout\);

-- Location: FF_X61_Y46_N9
\debsw17|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~11_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(13));

-- Location: LCCOMB_X60_Y47_N6
\debsw17|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~28_combout\ = (\debsw17|s_debounceCnt\(14) & ((GND) # (!\debsw17|Add0~27\))) # (!\debsw17|s_debounceCnt\(14) & (\debsw17|Add0~27\ $ (GND)))
-- \debsw17|Add0~29\ = CARRY((\debsw17|s_debounceCnt\(14)) # (!\debsw17|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(14),
	datad => VCC,
	cin => \debsw17|Add0~27\,
	combout => \debsw17|Add0~28_combout\,
	cout => \debsw17|Add0~29\);

-- Location: LCCOMB_X61_Y47_N24
\debsw17|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~17_combout\ = (\debsw17|s_debounceCnt[1]~0_combout\ & ((\debsw17|Add0~28_combout\) # (!\debsw17|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_previousIn~q\,
	datac => \debsw17|Add0~28_combout\,
	datad => \debsw17|s_debounceCnt[1]~0_combout\,
	combout => \debsw17|s_debounceCnt~17_combout\);

-- Location: FF_X61_Y47_N25
\debsw17|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~17_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(14));

-- Location: LCCOMB_X60_Y47_N8
\debsw17|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~30_combout\ = (\debsw17|s_debounceCnt\(15) & (\debsw17|Add0~29\ & VCC)) # (!\debsw17|s_debounceCnt\(15) & (!\debsw17|Add0~29\))
-- \debsw17|Add0~31\ = CARRY((!\debsw17|s_debounceCnt\(15) & !\debsw17|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(15),
	datad => VCC,
	cin => \debsw17|Add0~29\,
	combout => \debsw17|Add0~30_combout\,
	cout => \debsw17|Add0~31\);

-- Location: LCCOMB_X61_Y47_N28
\debsw17|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~5_combout\ = (\debsw17|Add0~30_combout\ & \debsw17|s_debounceCnt[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw17|Add0~30_combout\,
	datad => \debsw17|s_debounceCnt[1]~4_combout\,
	combout => \debsw17|s_debounceCnt~5_combout\);

-- Location: FF_X61_Y47_N29
\debsw17|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~5_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(15));

-- Location: LCCOMB_X60_Y47_N10
\debsw17|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~32_combout\ = (\debsw17|s_debounceCnt\(16) & ((GND) # (!\debsw17|Add0~31\))) # (!\debsw17|s_debounceCnt\(16) & (\debsw17|Add0~31\ $ (GND)))
-- \debsw17|Add0~33\ = CARRY((\debsw17|s_debounceCnt\(16)) # (!\debsw17|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(16),
	datad => VCC,
	cin => \debsw17|Add0~31\,
	combout => \debsw17|Add0~32_combout\,
	cout => \debsw17|Add0~33\);

-- Location: LCCOMB_X61_Y47_N30
\debsw17|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~6_combout\ = (\debsw17|Add0~32_combout\ & \debsw17|s_debounceCnt[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|Add0~32_combout\,
	datad => \debsw17|s_debounceCnt[1]~4_combout\,
	combout => \debsw17|s_debounceCnt~6_combout\);

-- Location: FF_X61_Y47_N31
\debsw17|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~6_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(16));

-- Location: LCCOMB_X60_Y47_N12
\debsw17|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~34_combout\ = (\debsw17|s_debounceCnt\(17) & (\debsw17|Add0~33\ & VCC)) # (!\debsw17|s_debounceCnt\(17) & (!\debsw17|Add0~33\))
-- \debsw17|Add0~35\ = CARRY((!\debsw17|s_debounceCnt\(17) & !\debsw17|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(17),
	datad => VCC,
	cin => \debsw17|Add0~33\,
	combout => \debsw17|Add0~34_combout\,
	cout => \debsw17|Add0~35\);

-- Location: LCCOMB_X61_Y46_N4
\debsw17|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~7_combout\ = (\debsw17|Add0~34_combout\ & \debsw17|s_debounceCnt[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw17|Add0~34_combout\,
	datad => \debsw17|s_debounceCnt[1]~4_combout\,
	combout => \debsw17|s_debounceCnt~7_combout\);

-- Location: FF_X61_Y46_N5
\debsw17|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~7_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(17));

-- Location: LCCOMB_X60_Y47_N14
\debsw17|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~36_combout\ = (\debsw17|s_debounceCnt\(18) & ((GND) # (!\debsw17|Add0~35\))) # (!\debsw17|s_debounceCnt\(18) & (\debsw17|Add0~35\ $ (GND)))
-- \debsw17|Add0~37\ = CARRY((\debsw17|s_debounceCnt\(18)) # (!\debsw17|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(18),
	datad => VCC,
	cin => \debsw17|Add0~35\,
	combout => \debsw17|Add0~36_combout\,
	cout => \debsw17|Add0~37\);

-- Location: LCCOMB_X61_Y47_N10
\debsw17|s_debounceCnt[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt[18]~18_combout\ = (\debsw17|s_debounceCnt[1]~3_combout\ & (\debsw17|s_debounceCnt[1]~0_combout\ & ((\debsw17|Add0~36_combout\) # (!\debsw17|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|Add0~36_combout\,
	datab => \debsw17|s_previousIn~q\,
	datac => \debsw17|s_debounceCnt[1]~3_combout\,
	datad => \debsw17|s_debounceCnt[1]~0_combout\,
	combout => \debsw17|s_debounceCnt[18]~18_combout\);

-- Location: FF_X61_Y47_N11
\debsw17|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(18));

-- Location: LCCOMB_X60_Y47_N16
\debsw17|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~38_combout\ = (\debsw17|s_debounceCnt\(19) & (\debsw17|Add0~37\ & VCC)) # (!\debsw17|s_debounceCnt\(19) & (!\debsw17|Add0~37\))
-- \debsw17|Add0~39\ = CARRY((!\debsw17|s_debounceCnt\(19) & !\debsw17|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(19),
	datad => VCC,
	cin => \debsw17|Add0~37\,
	combout => \debsw17|Add0~38_combout\,
	cout => \debsw17|Add0~39\);

-- Location: LCCOMB_X60_Y48_N4
\debsw17|s_debounceCnt[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt[19]~19_combout\ = (\debsw17|s_debounceCnt[1]~3_combout\ & (\debsw17|s_debounceCnt[1]~0_combout\ & ((\debsw17|Add0~38_combout\) # (!\debsw17|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_previousIn~q\,
	datab => \debsw17|s_debounceCnt[1]~3_combout\,
	datac => \debsw17|s_debounceCnt[1]~0_combout\,
	datad => \debsw17|Add0~38_combout\,
	combout => \debsw17|s_debounceCnt[19]~19_combout\);

-- Location: FF_X60_Y48_N5
\debsw17|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(19));

-- Location: LCCOMB_X60_Y47_N18
\debsw17|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~40_combout\ = (\debsw17|s_debounceCnt\(20) & ((GND) # (!\debsw17|Add0~39\))) # (!\debsw17|s_debounceCnt\(20) & (\debsw17|Add0~39\ $ (GND)))
-- \debsw17|Add0~41\ = CARRY((\debsw17|s_debounceCnt\(20)) # (!\debsw17|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(20),
	datad => VCC,
	cin => \debsw17|Add0~39\,
	combout => \debsw17|Add0~40_combout\,
	cout => \debsw17|Add0~41\);

-- Location: LCCOMB_X60_Y47_N24
\debsw17|s_debounceCnt[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt[20]~8_combout\ = (\debsw17|Add0~40_combout\ & (\debsw17|s_debounceCnt[1]~3_combout\ & \debsw17|s_debounceCnt[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|Add0~40_combout\,
	datac => \debsw17|s_debounceCnt[1]~3_combout\,
	datad => \debsw17|s_debounceCnt[1]~4_combout\,
	combout => \debsw17|s_debounceCnt[20]~8_combout\);

-- Location: FF_X60_Y47_N25
\debsw17|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt[20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(20));

-- Location: LCCOMB_X60_Y47_N20
\debsw17|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~42_combout\ = (\debsw17|s_debounceCnt\(21) & (\debsw17|Add0~41\ & VCC)) # (!\debsw17|s_debounceCnt\(21) & (!\debsw17|Add0~41\))
-- \debsw17|Add0~43\ = CARRY((!\debsw17|s_debounceCnt\(21) & !\debsw17|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(21),
	datad => VCC,
	cin => \debsw17|Add0~41\,
	combout => \debsw17|Add0~42_combout\,
	cout => \debsw17|Add0~43\);

-- Location: LCCOMB_X60_Y47_N22
\debsw17|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|Add0~44_combout\ = \debsw17|Add0~43\ $ (\debsw17|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debsw17|s_debounceCnt\(22),
	cin => \debsw17|Add0~43\,
	combout => \debsw17|Add0~44_combout\);

-- Location: LCCOMB_X61_Y47_N26
\debsw17|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_pulsedOut~2_combout\ = (!\debsw17|s_debounceCnt\(9) & (!\debsw17|s_debounceCnt\(8) & (!\debsw17|s_debounceCnt\(10) & !\debsw17|s_debounceCnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(9),
	datab => \debsw17|s_debounceCnt\(8),
	datac => \debsw17|s_debounceCnt\(10),
	datad => \debsw17|s_debounceCnt\(7),
	combout => \debsw17|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X61_Y47_N8
\debsw17|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_pulsedOut~0_combout\ = (!\debsw17|s_debounceCnt\(17) & (!\debsw17|s_debounceCnt\(15) & (!\debsw17|s_debounceCnt\(16) & !\debsw17|s_debounceCnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(17),
	datab => \debsw17|s_debounceCnt\(15),
	datac => \debsw17|s_debounceCnt\(16),
	datad => \debsw17|s_debounceCnt\(6),
	combout => \debsw17|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X61_Y47_N4
\debsw17|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_pulsedOut~3_combout\ = (!\debsw17|s_debounceCnt\(18) & (!\debsw17|s_debounceCnt\(14) & (!\debsw17|s_debounceCnt\(19) & !\debsw17|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(18),
	datab => \debsw17|s_debounceCnt\(14),
	datac => \debsw17|s_debounceCnt\(19),
	datad => \debsw17|s_debounceCnt\(11),
	combout => \debsw17|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X61_Y47_N6
\debsw17|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_pulsedOut~1_combout\ = (!\debsw17|s_debounceCnt\(21) & (!\debsw17|s_debounceCnt\(13) & (!\debsw17|s_debounceCnt\(12) & !\debsw17|s_debounceCnt\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(21),
	datab => \debsw17|s_debounceCnt\(13),
	datac => \debsw17|s_debounceCnt\(12),
	datad => \debsw17|s_debounceCnt\(20),
	combout => \debsw17|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X61_Y47_N18
\debsw17|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_pulsedOut~4_combout\ = (\debsw17|s_pulsedOut~2_combout\ & (\debsw17|s_pulsedOut~0_combout\ & (\debsw17|s_pulsedOut~3_combout\ & \debsw17|s_pulsedOut~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_pulsedOut~2_combout\,
	datab => \debsw17|s_pulsedOut~0_combout\,
	datac => \debsw17|s_pulsedOut~3_combout\,
	datad => \debsw17|s_pulsedOut~1_combout\,
	combout => \debsw17|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X61_Y47_N16
\debsw17|s_debounceCnt[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt[1]~2_combout\ = ((\debsw17|s_debounceCnt\(0)) # ((\debsw17|s_debounceCnt\(5)) # (!\debsw17|s_pulsedOut~4_combout\))) # (!\debsw17|s_pulsedOut~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_pulsedOut~5_combout\,
	datab => \debsw17|s_debounceCnt\(0),
	datac => \debsw17|s_debounceCnt\(5),
	datad => \debsw17|s_pulsedOut~4_combout\,
	combout => \debsw17|s_debounceCnt[1]~2_combout\);

-- Location: LCCOMB_X61_Y47_N12
\debsw17|s_debounceCnt[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt[22]~25_combout\ = (\debsw17|s_debounceCnt\(22) & (((!\debsw17|LessThan0~7_combout\)))) # (!\debsw17|s_debounceCnt\(22) & ((\debsw17|s_debounceCnt[1]~2_combout\) # ((!\debsw17|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(22),
	datab => \debsw17|s_debounceCnt[1]~2_combout\,
	datac => \debsw17|s_previousIn~q\,
	datad => \debsw17|LessThan0~7_combout\,
	combout => \debsw17|s_debounceCnt[22]~25_combout\);

-- Location: LCCOMB_X61_Y47_N22
\debsw17|s_debounceCnt[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt[22]~26_combout\ = (\debsw17|s_dirtyIn~q\ & (\debsw17|s_debounceCnt[22]~25_combout\ & ((\debsw17|Add0~44_combout\) # (!\debsw17|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_previousIn~q\,
	datab => \debsw17|Add0~44_combout\,
	datac => \debsw17|s_dirtyIn~q\,
	datad => \debsw17|s_debounceCnt[22]~25_combout\,
	combout => \debsw17|s_debounceCnt[22]~26_combout\);

-- Location: FF_X61_Y47_N23
\debsw17|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(22));

-- Location: LCCOMB_X61_Y47_N14
\debsw17|s_debounceCnt[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt[1]~3_combout\ = (\debsw17|s_debounceCnt\(22)) # (((\debsw17|s_debounceCnt[1]~2_combout\) # (!\debsw17|s_dirtyIn~q\)) # (!\debsw17|s_previousIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(22),
	datab => \debsw17|s_previousIn~q\,
	datac => \debsw17|s_dirtyIn~q\,
	datad => \debsw17|s_debounceCnt[1]~2_combout\,
	combout => \debsw17|s_debounceCnt[1]~3_combout\);

-- Location: LCCOMB_X61_Y48_N30
\debsw17|s_debounceCnt[21]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt[21]~9_combout\ = (\debsw17|s_debounceCnt[1]~3_combout\ & (\debsw17|s_debounceCnt[1]~4_combout\ & \debsw17|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt[1]~3_combout\,
	datac => \debsw17|s_debounceCnt[1]~4_combout\,
	datad => \debsw17|Add0~42_combout\,
	combout => \debsw17|s_debounceCnt[21]~9_combout\);

-- Location: FF_X61_Y48_N31
\debsw17|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt[21]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(21));

-- Location: LCCOMB_X61_Y46_N2
\debsw17|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|LessThan0~0_combout\ = (\debsw17|s_debounceCnt\(13)) # ((\debsw17|s_debounceCnt\(12)) # ((\debsw17|s_debounceCnt\(10) & \debsw17|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(10),
	datab => \debsw17|s_debounceCnt\(13),
	datac => \debsw17|s_debounceCnt\(12),
	datad => \debsw17|s_debounceCnt\(11),
	combout => \debsw17|LessThan0~0_combout\);

-- Location: LCCOMB_X61_Y46_N16
\debsw17|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|LessThan0~1_combout\ = (\debsw17|s_debounceCnt\(16)) # ((\debsw17|s_debounceCnt\(17)) # ((\debsw17|s_debounceCnt\(14) & \debsw17|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(16),
	datab => \debsw17|s_debounceCnt\(17),
	datac => \debsw17|s_debounceCnt\(14),
	datad => \debsw17|LessThan0~0_combout\,
	combout => \debsw17|LessThan0~1_combout\);

-- Location: LCCOMB_X61_Y46_N26
\debsw17|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|LessThan0~4_combout\ = (\debsw17|s_debounceCnt\(13)) # ((\debsw17|s_debounceCnt\(12)) # (\debsw17|s_debounceCnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(13),
	datac => \debsw17|s_debounceCnt\(12),
	datad => \debsw17|s_debounceCnt\(11),
	combout => \debsw17|LessThan0~4_combout\);

-- Location: LCCOMB_X61_Y48_N2
\debsw17|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|LessThan0~2_combout\ = (\debsw17|s_debounceCnt\(6) & ((\debsw17|s_debounceCnt\(0)) # ((\debsw17|s_debounceCnt\(5)) # (!\debsw17|s_pulsedOut~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(0),
	datab => \debsw17|s_debounceCnt\(6),
	datac => \debsw17|s_debounceCnt\(5),
	datad => \debsw17|s_pulsedOut~5_combout\,
	combout => \debsw17|LessThan0~2_combout\);

-- Location: LCCOMB_X61_Y48_N16
\debsw17|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|LessThan0~3_combout\ = (\debsw17|s_debounceCnt\(9) & (\debsw17|s_debounceCnt\(8) & ((\debsw17|s_debounceCnt\(7)) # (\debsw17|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(9),
	datab => \debsw17|s_debounceCnt\(7),
	datac => \debsw17|s_debounceCnt\(8),
	datad => \debsw17|LessThan0~2_combout\,
	combout => \debsw17|LessThan0~3_combout\);

-- Location: LCCOMB_X61_Y48_N10
\debsw17|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|LessThan0~5_combout\ = (\debsw17|s_debounceCnt\(15)) # ((\debsw17|s_debounceCnt\(14) & (\debsw17|LessThan0~4_combout\ & \debsw17|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(15),
	datab => \debsw17|s_debounceCnt\(14),
	datac => \debsw17|LessThan0~4_combout\,
	datad => \debsw17|LessThan0~3_combout\,
	combout => \debsw17|LessThan0~5_combout\);

-- Location: LCCOMB_X61_Y48_N12
\debsw17|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|LessThan0~6_combout\ = (\debsw17|s_debounceCnt\(19) & ((\debsw17|LessThan0~1_combout\) # (\debsw17|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debsw17|s_debounceCnt\(19),
	datac => \debsw17|LessThan0~1_combout\,
	datad => \debsw17|LessThan0~5_combout\,
	combout => \debsw17|LessThan0~6_combout\);

-- Location: LCCOMB_X61_Y48_N14
\debsw17|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|LessThan0~7_combout\ = (\debsw17|s_debounceCnt\(21)) # ((\debsw17|s_debounceCnt\(20)) # ((\debsw17|s_debounceCnt\(18) & \debsw17|LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(21),
	datab => \debsw17|s_debounceCnt\(18),
	datac => \debsw17|s_debounceCnt\(20),
	datad => \debsw17|LessThan0~6_combout\,
	combout => \debsw17|LessThan0~7_combout\);

-- Location: LCCOMB_X61_Y48_N26
\debsw17|s_debounceCnt[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt[1]~4_combout\ = (\debsw17|s_previousIn~q\ & (\debsw17|s_dirtyIn~q\ & ((!\debsw17|s_debounceCnt\(22)) # (!\debsw17|LessThan0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_previousIn~q\,
	datab => \debsw17|s_dirtyIn~q\,
	datac => \debsw17|LessThan0~7_combout\,
	datad => \debsw17|s_debounceCnt\(22),
	combout => \debsw17|s_debounceCnt[1]~4_combout\);

-- Location: LCCOMB_X61_Y48_N24
\debsw17|s_debounceCnt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_debounceCnt~20_combout\ = (\debsw17|s_debounceCnt[1]~4_combout\ & \debsw17|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debsw17|s_debounceCnt[1]~4_combout\,
	datad => \debsw17|Add0~2_combout\,
	combout => \debsw17|s_debounceCnt~20_combout\);

-- Location: FF_X61_Y48_N25
\debsw17|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_debounceCnt~20_combout\,
	ena => \debsw17|s_debounceCnt[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_debounceCnt\(1));

-- Location: LCCOMB_X61_Y48_N28
\debsw17|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_pulsedOut~5_combout\ = (!\debsw17|s_debounceCnt\(1) & (!\debsw17|s_debounceCnt\(2) & (!\debsw17|s_debounceCnt\(4) & !\debsw17|s_debounceCnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_debounceCnt\(1),
	datab => \debsw17|s_debounceCnt\(2),
	datac => \debsw17|s_debounceCnt\(4),
	datad => \debsw17|s_debounceCnt\(3),
	combout => \debsw17|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X60_Y47_N28
\debsw17|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_pulsedOut~6_combout\ = (\debsw17|s_dirtyIn~q\ & (!\debsw17|s_debounceCnt\(22) & (\debsw17|s_debounceCnt\(0) & \debsw17|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_dirtyIn~q\,
	datab => \debsw17|s_debounceCnt\(22),
	datac => \debsw17|s_debounceCnt\(0),
	datad => \debsw17|s_previousIn~q\,
	combout => \debsw17|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X61_Y43_N2
\debsw17|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debsw17|s_pulsedOut~7_combout\ = (\debsw17|s_pulsedOut~5_combout\ & (!\debsw17|s_debounceCnt\(5) & (\debsw17|s_pulsedOut~4_combout\ & \debsw17|s_pulsedOut~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw17|s_pulsedOut~5_combout\,
	datab => \debsw17|s_debounceCnt\(5),
	datac => \debsw17|s_pulsedOut~4_combout\,
	datad => \debsw17|s_pulsedOut~6_combout\,
	combout => \debsw17|s_pulsedOut~7_combout\);

-- Location: FF_X61_Y43_N3
\debsw17|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debsw17|s_pulsedOut~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debsw17|s_pulsedOut~q\);

-- Location: FF_X61_Y43_N23
\Troco|s_leds[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Troco|s_leds[9]~17_combout\,
	clrn => \debsw17|ALT_INV_s_pulsedOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Troco|s_leds\(9));

-- Location: LCCOMB_X61_Y43_N20
\Troco|s_leds~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds~15_combout\ = (\Troco|s_leds\(9)) # ((!\Troco|process_0~1_combout\ & (!\Troco|process_0~0_combout\ & !\Troco|s_leds~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Troco|process_0~1_combout\,
	datab => \Troco|process_0~0_combout\,
	datac => \Troco|s_leds\(9),
	datad => \Troco|s_leds~0_combout\,
	combout => \Troco|s_leds~15_combout\);

-- Location: LCCOMB_X61_Y43_N28
\Troco|s_leds[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds[0]~3_combout\ = (\Troco|s_leds\(3) & (\Troco|s_leds\(2) & (\Troco|s_leds\(4) & \Troco|s_leds\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Troco|s_leds\(3),
	datab => \Troco|s_leds\(2),
	datac => \Troco|s_leds\(4),
	datad => \Troco|s_leds\(5),
	combout => \Troco|s_leds[0]~3_combout\);

-- Location: LCCOMB_X61_Y43_N18
\Troco|s_leds[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds[0]~4_combout\ = (\Troco|s_leds\(9) & (\Troco|s_leds\(8) & (\Troco|s_leds\(7) & \Troco|s_leds[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Troco|s_leds\(9),
	datab => \Troco|s_leds\(8),
	datac => \Troco|s_leds\(7),
	datad => \Troco|s_leds[0]~3_combout\,
	combout => \Troco|s_leds[0]~4_combout\);

-- Location: LCCOMB_X61_Y43_N24
\Troco|s_leds[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds[0]~5_combout\ = (\Troco|s_leds\(6) & (\Troco|s_leds\(0) & (\Troco|s_leds\(1) & \Troco|s_leds[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Troco|s_leds\(6),
	datab => \Troco|s_leds\(0),
	datac => \Troco|s_leds\(1),
	datad => \Troco|s_leds[0]~4_combout\,
	combout => \Troco|s_leds[0]~5_combout\);

-- Location: LCCOMB_X65_Y43_N18
\Troco|s_leds~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds~2_combout\ = (\debkey0|s_pulsedOut~q\ & (!\debkey1|s_pulsedOut~q\ & (!\debkey3|s_pulsedOut~q\ & !\debkey2|s_pulsedOut~q\))) # (!\debkey0|s_pulsedOut~q\ & ((\debkey1|s_pulsedOut~q\ & (!\debkey3|s_pulsedOut~q\ & !\debkey2|s_pulsedOut~q\)) # 
-- (!\debkey1|s_pulsedOut~q\ & (\debkey3|s_pulsedOut~q\ $ (\debkey2|s_pulsedOut~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debkey0|s_pulsedOut~q\,
	datab => \debkey1|s_pulsedOut~q\,
	datac => \debkey3|s_pulsedOut~q\,
	datad => \debkey2|s_pulsedOut~q\,
	combout => \Troco|s_leds~2_combout\);

-- Location: LCCOMB_X65_Y43_N8
\Troco|s_leds[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds[0]~6_combout\ = (!\debsw4|s_pulsedOut~q\ & ((\Troco|s_leds[0]~5_combout\) # (\Troco|s_leds~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debsw4|s_pulsedOut~q\,
	datac => \Troco|s_leds[0]~5_combout\,
	datad => \Troco|s_leds~2_combout\,
	combout => \Troco|s_leds[0]~6_combout\);

-- Location: LCCOMB_X61_Y43_N30
\Troco|s_leds[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds[0]~7_combout\ = (\Troco|s_leds[0]~6_combout\ & ((\fsm|s_currentState.LEVANTAMENTO~q\) # ((\fsm|Selector33~0_combout\ & !\fsm|comb_proc~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fsm|s_currentState.LEVANTAMENTO~q\,
	datab => \Troco|s_leds[0]~6_combout\,
	datac => \fsm|Selector33~0_combout\,
	datad => \fsm|comb_proc~12_combout\,
	combout => \Troco|s_leds[0]~7_combout\);

-- Location: FF_X61_Y43_N21
\Troco|s_leds[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Troco|s_leds~15_combout\,
	clrn => \debsw17|ALT_INV_s_pulsedOut~q\,
	ena => \Troco|s_leds[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Troco|s_leds\(8));

-- Location: LCCOMB_X61_Y43_N26
\Troco|s_leds~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds~14_combout\ = (\Troco|s_leds\(8)) # ((!\Troco|process_0~0_combout\ & (!\Troco|process_0~1_combout\ & !\Troco|s_leds~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Troco|process_0~0_combout\,
	datab => \Troco|s_leds\(8),
	datac => \Troco|process_0~1_combout\,
	datad => \Troco|s_leds~0_combout\,
	combout => \Troco|s_leds~14_combout\);

-- Location: FF_X61_Y43_N27
\Troco|s_leds[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Troco|s_leds~14_combout\,
	clrn => \debsw17|ALT_INV_s_pulsedOut~q\,
	ena => \Troco|s_leds[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Troco|s_leds\(7));

-- Location: LCCOMB_X61_Y43_N12
\Troco|s_leds~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds~13_combout\ = (\Troco|s_leds\(7)) # ((!\Troco|process_0~1_combout\ & (!\Troco|process_0~0_combout\ & !\Troco|s_leds~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Troco|process_0~1_combout\,
	datab => \Troco|s_leds\(7),
	datac => \Troco|process_0~0_combout\,
	datad => \Troco|s_leds~0_combout\,
	combout => \Troco|s_leds~13_combout\);

-- Location: FF_X61_Y43_N13
\Troco|s_leds[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Troco|s_leds~13_combout\,
	clrn => \debsw17|ALT_INV_s_pulsedOut~q\,
	ena => \Troco|s_leds[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Troco|s_leds\(6));

-- Location: LCCOMB_X61_Y43_N10
\Troco|s_leds~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds~12_combout\ = (\Troco|s_leds\(6)) # ((!\Troco|s_leds~0_combout\ & (!\Troco|process_0~0_combout\ & !\Troco|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Troco|s_leds~0_combout\,
	datab => \Troco|process_0~0_combout\,
	datac => \Troco|process_0~1_combout\,
	datad => \Troco|s_leds\(6),
	combout => \Troco|s_leds~12_combout\);

-- Location: FF_X61_Y43_N11
\Troco|s_leds[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Troco|s_leds~12_combout\,
	clrn => \debsw17|ALT_INV_s_pulsedOut~q\,
	ena => \Troco|s_leds[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Troco|s_leds\(5));

-- Location: LCCOMB_X61_Y43_N4
\Troco|s_leds~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds~11_combout\ = (\Troco|s_leds\(5)) # ((!\Troco|s_leds~0_combout\ & (!\Troco|process_0~1_combout\ & !\Troco|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Troco|s_leds~0_combout\,
	datab => \Troco|s_leds\(5),
	datac => \Troco|process_0~1_combout\,
	datad => \Troco|process_0~0_combout\,
	combout => \Troco|s_leds~11_combout\);

-- Location: FF_X61_Y43_N5
\Troco|s_leds[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Troco|s_leds~11_combout\,
	clrn => \debsw17|ALT_INV_s_pulsedOut~q\,
	ena => \Troco|s_leds[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Troco|s_leds\(4));

-- Location: LCCOMB_X61_Y43_N6
\Troco|s_leds~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds~10_combout\ = (\Troco|s_leds\(4)) # ((!\Troco|s_leds~0_combout\ & (!\Troco|process_0~1_combout\ & !\Troco|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Troco|s_leds~0_combout\,
	datab => \Troco|s_leds\(4),
	datac => \Troco|process_0~1_combout\,
	datad => \Troco|process_0~0_combout\,
	combout => \Troco|s_leds~10_combout\);

-- Location: FF_X61_Y43_N7
\Troco|s_leds[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Troco|s_leds~10_combout\,
	clrn => \debsw17|ALT_INV_s_pulsedOut~q\,
	ena => \Troco|s_leds[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Troco|s_leds\(3));

-- Location: LCCOMB_X61_Y43_N16
\Troco|s_leds~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds~9_combout\ = (\Troco|s_leds\(3)) # ((!\Troco|s_leds~0_combout\ & (!\Troco|process_0~1_combout\ & !\Troco|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Troco|s_leds~0_combout\,
	datab => \Troco|s_leds\(3),
	datac => \Troco|process_0~1_combout\,
	datad => \Troco|process_0~0_combout\,
	combout => \Troco|s_leds~9_combout\);

-- Location: FF_X61_Y43_N17
\Troco|s_leds[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Troco|s_leds~9_combout\,
	clrn => \debsw17|ALT_INV_s_pulsedOut~q\,
	ena => \Troco|s_leds[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Troco|s_leds\(2));

-- Location: LCCOMB_X61_Y43_N14
\Troco|s_leds~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds~8_combout\ = (\Troco|s_leds\(2)) # ((!\Troco|process_0~0_combout\ & (!\Troco|process_0~1_combout\ & !\Troco|s_leds~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Troco|process_0~0_combout\,
	datab => \Troco|s_leds\(2),
	datac => \Troco|process_0~1_combout\,
	datad => \Troco|s_leds~0_combout\,
	combout => \Troco|s_leds~8_combout\);

-- Location: FF_X61_Y43_N15
\Troco|s_leds[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Troco|s_leds~8_combout\,
	clrn => \debsw17|ALT_INV_s_pulsedOut~q\,
	ena => \Troco|s_leds[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Troco|s_leds\(1));

-- Location: LCCOMB_X61_Y43_N0
\Troco|s_leds~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Troco|s_leds~1_combout\ = (\Troco|s_leds\(1)) # ((!\Troco|s_leds~0_combout\ & (!\Troco|process_0~1_combout\ & !\Troco|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Troco|s_leds~0_combout\,
	datab => \Troco|s_leds\(1),
	datac => \Troco|process_0~1_combout\,
	datad => \Troco|process_0~0_combout\,
	combout => \Troco|s_leds~1_combout\);

-- Location: FF_X61_Y43_N1
\Troco|s_leds[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Troco|s_leds~1_combout\,
	clrn => \debsw17|ALT_INV_s_pulsedOut~q\,
	ena => \Troco|s_leds[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Troco|s_leds\(0));

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;
END structure;


