# Full_Adder_With_Generatge_In_Verilog
i was created the FULL ADDER using Generate method to be generate n number of the FULL AHHERS with the same Number of inputs and Outputs,  it also using instanteation for derive the Top module to sub module, it aslo good visiblity of the operations.
