verilog xil_defaultlib  \
"../../../ip/xxv_ethernet_x0y4/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" \
"../../../ip/xxv_ethernet_x0y4/ip_0/sim/xxv_ethernet_x0y4_gt_gtye4_channel_wrapper.v" \
"../../../ip/xxv_ethernet_x0y4/ip_0/sim/xxv_ethernet_x0y4_gt_gtwizard_gtye4.v" \
"../../../ip/xxv_ethernet_x0y4/ip_0/sim/xxv_ethernet_x0y4_gt_gtwizard_top.v" \
"../../../ip/xxv_ethernet_x0y4/ip_0/sim/xxv_ethernet_x0y4_gt.v" \
"../../../ip/xxv_ethernet_x0y4/ip_1/sim/xxv_ethernet_x0y4_gt_1_gtye4_channel_wrapper.v" \
"../../../ip/xxv_ethernet_x0y4/ip_1/sim/xxv_ethernet_x0y4_gt_1_gtwizard_gtye4.v" \
"../../../ip/xxv_ethernet_x0y4/ip_1/sim/xxv_ethernet_x0y4_gt_1_gtwizard_top.v" \
"../../../ip/xxv_ethernet_x0y4/ip_1/sim/xxv_ethernet_x0y4_gt_1.v" \
"../../../ip/xxv_ethernet_x0y4/ip_2/sim/xxv_ethernet_x0y4_gt_2_gtye4_channel_wrapper.v" \
"../../../ip/xxv_ethernet_x0y4/ip_2/sim/xxv_ethernet_x0y4_gt_2_gtwizard_gtye4.v" \
"../../../ip/xxv_ethernet_x0y4/ip_2/sim/xxv_ethernet_x0y4_gt_2_gtwizard_top.v" \
"../../../ip/xxv_ethernet_x0y4/ip_2/sim/xxv_ethernet_x0y4_gt_2.v" \
"../../../ip/xxv_ethernet_x0y4/ip_3/sim/xxv_ethernet_x0y4_gt_3_gtye4_channel_wrapper.v" \
"../../../ip/xxv_ethernet_x0y4/ip_3/sim/xxv_ethernet_x0y4_gt_3_gtwizard_gtye4.v" \
"../../../ip/xxv_ethernet_x0y4/ip_3/sim/xxv_ethernet_x0y4_gt_3_gtwizard_top.v" \
"../../../ip/xxv_ethernet_x0y4/ip_3/sim/xxv_ethernet_x0y4_gt_3.v" \
"../../../ip/xxv_ethernet_x0y4/xxv_ethernet_v4_1_13/xxv_ethernet_x0y4_wrapper.v" \
"../../../ip/xxv_ethernet_x0y4/xxv_ethernet_v4_1_13/xxv_ethernet_x0y4_top.v" \
"../../../ip/xxv_ethernet_x0y4/xxv_ethernet_x0y4/gtwizard_ultrascale_v1_7_gtye4_common.v" \
"../../../ip/xxv_ethernet_x0y4/xxv_ethernet_x0y4/xxv_ethernet_x0y4_gt_gtye4_common_wrapper.v" \
"../../../ip/xxv_ethernet_x0y4/xxv_ethernet_v4_1_13/xxv_ethernet_x0y4_common_wrapper.v" \
"../../../ip/xxv_ethernet_x0y4/xxv_ethernet_v4_1_13/xxv_ethernet_x0y4_ultrascale_rx_userclk.v" \
"../../../ip/xxv_ethernet_x0y4/xxv_ethernet_v4_1_13/xxv_ethernet_x0y4_ultrascale_tx_userclk.v" \
"../../../ip/xxv_ethernet_x0y4/xxv_ethernet_x0y4.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
