#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Apr  5 19:43:14 2025
# Process ID: 19528
# Current directory: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18144 X:\2-Github\CPU_Design_Based_on_FPGA\CPU_design\CPU.xpr
# Log file: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/vivado.log
# Journal file: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design\vivado.jou
# Running On: SaverZY, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 68446 MB
#-----------------------------------------------------------
start_gui
open_project X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1556.258 ; gain = 231.691
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1602.422 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FEBAA
set_property PROGRAM.FILE {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline3.coe' provided. It will be converted relative to IP Instance files '../../../../CPU.srcs/sources_1/Pipeline3.coe'
set_property CONFIG.Coe_File {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline3.coe} [get_ips Memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline3.coe' provided. It will be converted relative to IP Instance files '../../Pipeline3.coe'
generate_target all [get_files  X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Memory'...
catch { config_ip_cache -export [get_ips -all Memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Memory
export_ip_user_files -of_objects [get_files X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
launch_runs Memory_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Memory
[Sat Apr  5 19:48:15 2025] Launched Memory_synth_1...
Run output will be captured here: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/Memory_synth_1/runme.log
export_simulation -of_objects [get_files X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files/sim_scripts -ip_user_files_dir X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files -ipstatic_source_dir X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/modelsim} {questa=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/questa} {riviera=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/riviera} {activehdl=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Control_Memory/Control_Memory.xci' is already up-to-date
[Sat Apr  5 19:48:24 2025] Launched Memory_synth_1, synth_1...
Run output will be captured here:
Memory_synth_1: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/Memory_synth_1/runme.log
synth_1: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/synth_1/runme.log
[Sat Apr  5 19:48:25 2025] Launched impl_1...
Run output will be captured here: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1740.645 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FEBAA
set_property PROGRAM.FILE {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline4.coe' provided. It will be converted relative to IP Instance files '../../../../CPU.srcs/sources_1/Pipeline4.coe'
set_property CONFIG.Coe_File {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline4.coe} [get_ips Memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline4.coe' provided. It will be converted relative to IP Instance files '../../Pipeline4.coe'
generate_target all [get_files  X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Memory'...
catch { config_ip_cache -export [get_ips -all Memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Memory
export_ip_user_files -of_objects [get_files X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
reset_run Memory_synth_1
launch_runs Memory_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Memory
[Sat Apr  5 19:52:31 2025] Launched Memory_synth_1...
Run output will be captured here: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/Memory_synth_1/runme.log
export_simulation -of_objects [get_files X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files/sim_scripts -ip_user_files_dir X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files -ipstatic_source_dir X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/modelsim} {questa=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/questa} {riviera=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/riviera} {activehdl=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Control_Memory/Control_Memory.xci' is already up-to-date
[Sat Apr  5 19:53:13 2025] Launched synth_1...
Run output will be captured here: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/synth_1/runme.log
[Sat Apr  5 19:53:13 2025] Launched impl_1...
Run output will be captured here: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FEBAA
set_property PROGRAM.FILE {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline5.coe' provided. It will be converted relative to IP Instance files '../../../../CPU.srcs/sources_1/Pipeline5.coe'
set_property CONFIG.Coe_File {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline5.coe} [get_ips Memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline5.coe' provided. It will be converted relative to IP Instance files '../../Pipeline5.coe'
generate_target all [get_files  X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Memory'...
catch { config_ip_cache -export [get_ips -all Memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Memory
export_ip_user_files -of_objects [get_files X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
reset_run Memory_synth_1
launch_runs Memory_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Memory
[Sat Apr  5 19:59:45 2025] Launched Memory_synth_1...
Run output will be captured here: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/Memory_synth_1/runme.log
export_simulation -of_objects [get_files X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files/sim_scripts -ip_user_files_dir X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files -ipstatic_source_dir X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/modelsim} {questa=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/questa} {riviera=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/riviera} {activehdl=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Control_Memory/Control_Memory.xci' is already up-to-date
[Sat Apr  5 20:05:48 2025] Launched synth_1...
Run output will be captured here: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/synth_1/runme.log
[Sat Apr  5 20:05:48 2025] Launched impl_1...
Run output will be captured here: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FEBAA
set_property PROGRAM.FILE {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline_final.coe' provided. It will be converted relative to IP Instance files '../../../../CPU.srcs/sources_1/Pipeline_final.coe'
set_property CONFIG.Coe_File {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline_final.coe} [get_ips Memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline_final.coe' provided. It will be converted relative to IP Instance files '../../Pipeline_final.coe'
generate_target all [get_files  X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Memory'...
catch { config_ip_cache -export [get_ips -all Memory] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Memory
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 007e6d906362cc79 to dir: x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/ip/2023.2/0/0/007e6d906362cc79/Memory.dcp to x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/ip/2023.2/0/0/007e6d906362cc79/Memory_sim_netlist.v to x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/ip/2023.2/0/0/007e6d906362cc79/Memory_sim_netlist.vhdl to x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/ip/2023.2/0/0/007e6d906362cc79/Memory_stub.v to x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/ip/2023.2/0/0/007e6d906362cc79/Memory_stub.vhdl to x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: x:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/Memory_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Memory, cache-ID = 007e6d906362cc79; cache size = 7.777 MB.
catch { [ delete_ip_run [get_ips -all Memory] ] }
INFO: [Project 1-386] Moving file 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci' from fileset 'Memory' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci'
export_simulation -of_objects [get_files X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files/sim_scripts -ip_user_files_dir X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files -ipstatic_source_dir X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/modelsim} {questa=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/questa} {riviera=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/riviera} {activehdl=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Control_Memory/Control_Memory.xci' is already up-to-date
[Sat Apr  5 20:15:40 2025] Launched synth_1...
Run output will be captured here: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/synth_1/runme.log
[Sat Apr  5 20:15:40 2025] Launched impl_1...
Run output will be captured here: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FEBAA
set_property PROGRAM.FILE {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim/Control_Memory.mif'
INFO: [SIM-utils-43] Exported 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim/ROM_DATA.coe'
INFO: [SIM-utils-43] Exported 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim/Memory.mif'
INFO: [SIM-utils-43] Exported 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim/Pipeline_final.coe'
INFO: [SIM-utils-43] Exported 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim/Pipeline1.coe'
INFO: [SIM-utils-43] Exported 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim/Pipeline2.coe'
INFO: [SIM-utils-43] Exported 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim/Pipeline3.coe'
INFO: [SIM-utils-43] Exported 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim/Pipeline4.coe'
INFO: [SIM-utils-43] Exported 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim/Pipeline5.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Control_Memory/sim/Control_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR_a
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/MAR_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR_b
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR_a
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/MBR_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR_b
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-163] Analyzing VHDL file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Mul/sim/Mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mul'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: X:/0-NewSoftAddress/1-Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'MBR_a' [X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/top.v:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_viv_comp
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.ACC
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_19.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.mult_gen_v12_0_19_viv [\mult_gen_v12_0_19_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.mult_gen_v12_0_19 [\mult_gen_v12_0_19(c_xdevicefami...]
Compiling architecture mul_arch of entity xil_defaultlib.Mul [mul_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BR
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.Control_Memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MAR_a
Compiling module xil_defaultlib.MAR_b
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MBR_a
Compiling module xil_defaultlib.MBR_b
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1756.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/top_sim_behav.wcfg
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top_sim.cu.CM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top_sim.memory.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1756.742 ; gain = 0.000
run 30 us
save_wave_config {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/top_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  5 20:18:00 2025...
