Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 1C9E9C68A04
	for <lists+qemu-devel@lfdr.de>; Tue, 18 Nov 2025 10:47:11 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vLIIK-0003RF-RJ; Tue, 18 Nov 2025 04:46:40 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <shentey@gmail.com>) id 1vLIIJ-0003R7-CE
 for qemu-devel@nongnu.org; Tue, 18 Nov 2025 04:46:39 -0500
Received: from mail-ej1-x633.google.com ([2a00:1450:4864:20::633])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <shentey@gmail.com>) id 1vLIIE-0001yn-3Q
 for qemu-devel@nongnu.org; Tue, 18 Nov 2025 04:46:37 -0500
Received: by mail-ej1-x633.google.com with SMTP id
 a640c23a62f3a-b736cd741c1so625178666b.0
 for <qemu-devel@nongnu.org>; Tue, 18 Nov 2025 01:46:30 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1763459189; x=1764063989; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:references
 :in-reply-to:subject:cc:to:from:date:from:to:cc:subject:date
 :message-id:reply-to;
 bh=DYqim5f3cmn15o2TMlNR3j44EYtHkPw1v9kZEwt/Gek=;
 b=LMfiBh/oOtFsnIrPiXFy0+PvqkYB1O6ckP/sL6Zlrm0Rryg3oiuqGqlDdwwTbvxq5b
 9Y07n24HUGqV080CJCV7/xSdGogK3OHeW2X9r4B8sB46BIr/KD3mCEgLr2KEwjvLsmt+
 uy6CDyanRgL360FFRU2PQD6VErAYcnOgWq+mFOHLM5zkGVxQaCdrtWX3/aFjQdJNVh9M
 WA6mo2hjzh9agLdlJxnX8yGW9gOwPC3Xn0oGwvVgXs/PEiESJBeKdWPWM83YWh9azI0K
 oAh/o241ReKvoqXIZBe0YHmeksK2VpuH4hDOGHjQGfXT2PeY+HxyW+iSfU7b1DMGjBUV
 jfqA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1763459189; x=1764063989;
 h=content-transfer-encoding:mime-version:message-id:references
 :in-reply-to:subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=DYqim5f3cmn15o2TMlNR3j44EYtHkPw1v9kZEwt/Gek=;
 b=OGnN2U8F1EOBhu5AnwZ8kAZmJ4B5cpdloi8yXCs3q+R7PsAe9d6ZgOXFEYU/GbVULJ
 dXAr6SDpSDXyEl9wuWhvj2XL0sqS+BPEZO4x3wVSuzD23EYs1neMEivFCjQShEOUnXn6
 8QfSJyaw7JRmNBfXy39srGsm0G8CXpny3YWlyO/TVMC7JPLu0jdaOY9dW4nwcIW7DypI
 nxxQYnX9sfMWgM3Hv7BUu2SJaKFWuHKW4dhKg11vppkuTNQbZPHkWp1aYlb3l5AjP+k8
 1MkSCiD2Wb33Dda1JLJMfqetvbTiJdxUyL14g8drNf9QUGFujHwjDvVXBh+8tdk1g8/0
 fWcg==
X-Forwarded-Encrypted: i=1;
 AJvYcCWwgN9FAohwJY/FPhErodnTM3dxKBE5aqpkD4n28GKIZAnbx0FAQ+WpNLbuKM6ieAcIYTFf/uHWTlUN@nongnu.org
X-Gm-Message-State: AOJu0YxDIrJ7qeRr2XHrN1jyp8AZ/qF1i2944QcOxueafCsNciv0kClG
 Ng5SREsIk75izCqIt8FpT7EwsDtcT0x9vKmOcTVmWBXl7p0U8E1QBVJ3Q4f42A==
X-Gm-Gg: ASbGncuCh4WlQnlZ5CAgspWKF+Yj9EImSOJ3nSirkSwtXpkjOosPqwP2lHUvIt33OAt
 9A1AcYjaOfuD5h5Gom08rXLwB2uZ70jirH3xnod83nKyTmtdSCs4Bkan10YKCKvhPrrNlwkl+Xr
 0aCbUGmg5S/yPfso6nXe3Er3Z7yadar0UowbShHFxrYWCp6quFWlGPAMP/kEzTJ0gMKTq5/u3kd
 DUy6wiOVnyPWkbByvNqqbs3OErEr8uAUv1dk6tW59bb1fLf/gTUM3Ai8cdYO+6FGllVl9CiTZtZ
 0wvOedDUcRRbRjDGrphYfb8FObWo/kkthvcfbHgPL9JhHhAdUPZEpWAPpnY4TPjAQ4mASF+Z/u5
 hq8is5sRzidyaSYtFnIezxexdQUCu8wCjaZBGp+KZBVhQePnZ3K+K0eITeGiPdL4yd+UHxQyiFp
 SbW3VhZJJ9t3rnLY+G/g==
X-Google-Smtp-Source: AGHT+IGhs1DgSLjs/yZ+rJKjQRVrw5nckgfBXhANIZQEoK/dokDe+S1KiBnbqxYSCwESYzDOmDri5g==
X-Received: by 2002:a17:907:1b20:b0:b73:6495:fa91 with SMTP id
 a640c23a62f3a-b736780ccdbmr1665321966b.16.1763459188439; 
 Tue, 18 Nov 2025 01:46:28 -0800 (PST)
Received: from ehlo.thunderbird.net ([90.187.110.129])
 by smtp.gmail.com with ESMTPSA id
 a640c23a62f3a-b734fdaa15asm1278984566b.57.2025.11.18.01.46.27
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Tue, 18 Nov 2025 01:46:27 -0800 (PST)
Date: Tue, 18 Nov 2025 09:46:22 +0000
From: Bernhard Beschow <shentey@gmail.com>
To: Gaurav Sharma <gaurav.sharma_7@nxp.com>,
 "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>
CC: "pbonzini@redhat.com" <pbonzini@redhat.com>,
 "peter.maydell@linaro.org" <peter.maydell@linaro.org>
Subject: =?US-ASCII?Q?RE=3A_=5BEXT=5D_Re=3A_=5BPATCH_01/13=5D_hw/arm=3A_Add?=
 =?US-ASCII?Q?_the_i=2EMX_8MM_EVK=28Evaluation_Kit=29_board?=
In-Reply-To: <AM9PR04MB848742C309CB74036D36578F87D6A@AM9PR04MB8487.eurprd04.prod.outlook.com>
References: <20251110112257.184578-1-gaurav.sharma_7@nxp.com>
 <20251110112257.184578-2-gaurav.sharma_7@nxp.com>
 <456712A0-D581-47E8-8EFC-FC32B2C23445@gmail.com>
 <AM9PR04MB84872E6EC84C52E32DF8039E87CDA@AM9PR04MB8487.eurprd04.prod.outlook.com>
 <72765C82-C132-4C3A-9F3C-1338266BAD96@gmail.com>
 <AM9PR04MB848742C309CB74036D36578F87D6A@AM9PR04MB8487.eurprd04.prod.outlook.com>
Message-ID: <09E4B81A-CAAB-43D6-8330-F470E18214F1@gmail.com>
MIME-Version: 1.0
Content-Type: text/plain;
 charset=utf-8
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::633;
 envelope-from=shentey@gmail.com; helo=mail-ej1-x633.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org



Am 18=2E November 2025 05:26:34 UTC schrieb Gaurav Sharma <gaurav=2Esharma=
_7@nxp=2Ecom>:
>" No need to remove the whole section=2E Since the machine supports KVM t=
his section should be there=2E It's just that the "-cpu host" is redundant =
in "-accel kvm -cpu host"
>
>-- does that mean that every ARM machine enabled so far inside hw/arm/ ex=
cept 'virt' is not supported for a virtualization use-case in qemu?

Correct=2E See https://qemu=2Ereadthedocs=2Eio/en/master/system/security=
=2Ehtml =2E

>
>-----Original Message-----
>From: Bernhard Beschow <shentey@gmail=2Ecom>
>Sent: 17 November 2025 18:45
>To: Gaurav Sharma <gaurav=2Esharma_7@nxp=2Ecom>; qemu-devel@nongnu=2Eorg
>Cc: pbonzini@redhat=2Ecom; peter=2Emaydell@linaro=2Eorg
>Subject: RE: [EXT] Re: [PATCH 01/13] hw/arm: Add the i=2EMX 8MM EVK(Evalu=
ation Kit) board
>
>Caution: This is an external email=2E Please take care when clicking link=
s or opening attachments=2E When in doubt, report the message using the 'Re=
port this email' button
>
>
>Am 13=2E November 2025 10:52:54 UTC schrieb Gaurav Sharma <gaurav=2Esharm=
a_7@nxp=2Ecom>:
>>"s/Plus/Mini/ ?"
>>
>>-- Typo=2E Will fix it in v2
>>
>>"`-cpu host` isn't actually needed since this is the default in KVM mode=
=2E We missed that nitpick in the imx8mp-evk doc "
>>
>>-- Okay got it=2E Will remove the KVM Acceleration section from the rst
>>doc in v2
>
>No need to remove the whole section=2E Since the machine supports KVM thi=
s section should be there=2E It's just that the "-cpu host" is redundant in=
 "-accel kvm -cpu host"=2E
>
>>
>>" Any idea how this works on real hardware? I've already analyzed the in=
teraction with src and gpc but all interrupt channels seem blocked=2E Any h=
int would be very helpful=2E"
>>
>>-- honestly, I have a fairly limited knowledge on the subject but this
>>is what I know about the wake up logic at the silicon level:-
>>
>>Timer IRQ =E2=86=92 GIC-500 =E2=86=92 GPC =E2=86=92 Power Domain Control=
ler =E2=86=92 CPU Wake After
>>receiving the IRQ, GIC distributor logic sends a wake signal to the GPC =
if the cpu is sleeping=2E GPC manages power domains for each CPU, that mean=
s using some configuration registers it can decide which cpu will handle th=
e wake request=2E In the GPC, the system mode controller will be responsibl=
e to power up the A53 core, which then sends the request to the PGTSC(power=
 gating controller) to wake up the cpu=2E Debugging in the GPC implementati=
on and checking if it is receiveing signal from GIC might help your cause=
=2E
>
>Thanks, now I think I see what is going on=2E The guest configures for wa=
keup by GIC and deactivates all IRQs before shutting down the CPU, so it do=
esn't get confused when waking up=2E When the wakeup IRQ arrives, it actual=
ly becomes pending, but then QEMU needs to wake the CPU by executing the wa=
keup path in the guest which will enable interrupts again and thus serve th=
e pending IRQ=2E That part in QEMU is not yet implemented which is why we n=
eed to remove the DTB properties=2E
>
>Best regards,
>Bernhard
>
>>
>>
>>--
>>-----Original Message-----
>>From: Bernhard Beschow <shentey@gmail=2Ecom>
>>Sent: 12 November 2025 05:14
>>To: qemu-devel@nongnu=2Eorg; Gaurav Sharma <gaurav=2Esharma_7@nxp=2Ecom>
>>Cc: pbonzini@redhat=2Ecom; peter=2Emaydell@linaro=2Eorg
>>Subject: [EXT] Re: [PATCH 01/13] hw/arm: Add the i=2EMX 8MM
>>EVK(Evaluation Kit) board
>>
>>[You don't often get email from shentey@gmail=2Ecom=2E Learn why this is
>>important at https://aka=2Ems/LearnAboutSenderIdentification ]
>>
>>Caution: This is an external email=2E Please take care when clicking
>>links or opening attachments=2E When in doubt, report the message using
>>the 'Report this email' button
>>
>>
>>Am 10=2E November 2025 11:22:45 UTC schrieb Gaurav Sharma <gaurav=2Eshar=
ma_7@nxp=2Ecom>:
>>>Implemented CPUs, RAM, UARTs and Interrupt Controller Other
>>>peripherals are represented as TYPE_UNIMPLEMENTED_DEVICE Complete
>>>memory map of the SoC is provided=2E
>>>
>>>Signed-off-by: Gaurav Sharma <gaurav=2Esharma_7@nxp=2Ecom>
>>>---
>>> docs/system/arm/imx8mm-evk=2Erst |  70 +++++++
>>> docs/system/target-arm=2Erst     |   1 +
>>> hw/arm/Kconfig                 |  12 ++
>>> hw/arm/fsl-imx8mm=2Ec            | 363 +++++++++++++++++++++++++++++++=
++
>>> hw/arm/imx8mm-evk=2Ec            | 107 ++++++++++
>>> hw/arm/meson=2Ebuild             |   2 +
>>> include/hw/arm/fsl-imx8mm=2Eh    | 156 ++++++++++++++
>>> 7 files changed, 711 insertions(+)
>>> create mode 100644 docs/system/arm/imx8mm-evk=2Erst  create mode 10064=
4
>>>hw/arm/fsl-imx8mm=2Ec  create mode 100644 hw/arm/imx8mm-evk=2Ec  create
>>>mode 100644 include/hw/arm/fsl-imx8mm=2Eh
>>>
>>>diff --git a/docs/system/arm/imx8mm-evk=2Erst
>>>b/docs/system/arm/imx8mm-evk=2Erst new file mode 100644 index
>>>0000000000=2E=2E61d28ebf72
>>>--- /dev/null
>>>+++ b/docs/system/arm/imx8mm-evk=2Erst
>>>@@ -0,0 +1,70 @@
>>>+NXP i=2EMX 8MM Evaluation Kit (``imx8mm-evk``)
>>>+=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=
=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
>>>+
>>>+The ``imx8mm-evk`` machine models the i=2EMX 8M Plus Evaluation Kit,
>>>+based on an
>>
>>s/Plus/Mini/ ?
>>
>>>+i=2EMX 8MM SoC=2E
>>>+
>>>+Supported devices
>>>+-----------------
>>>+
>>>+The ``imx8mm-evk`` machine implements the following devices:
>>>+
>>>+ * Up to 4 Cortex-A53 cores
>>>+ * Generic Interrupt Controller (GICv3)
>>>+ * 4 UARTs
>>>+
>>>+Boot options
>>>+------------
>>>+
>>>+The ``imx8mm-evk`` machine can start a Linux kernel directly using
>>>+the standard ``-kernel`` functionality=2E
>>>+
>>>+Direct Linux Kernel Boot
>>>+''''''''''''''''''''''''
>>>+
>>>+Probably the easiest way to get started with a whole Linux system on
>>>+the machine is to generate an image with Buildroot=2E Version 2024=2E1=
1=2E1
>>>+is tested at the time of writing and involves two steps=2E First run
>>>+the following commands in the toplevel directory of the Buildroot sour=
ce tree:
>>>+
>>>+=2E=2E code-block:: bash
>>>+
>>>+  $ make freescale_imx8mmevk_defconfig  $ make
>>>+
>>>+Once finished successfully there is an ``output/image`` subfolder=2E
>>>+Navigate into it and resize the SD card image to a power of two:
>>>+
>>>+=2E=2E code-block:: bash
>>>+
>>>+  $ qemu-img resize sdcard=2Eimg 256M
>>>+
>>>+Now that everything is prepared the machine can be started as follows:
>>>+
>>>+=2E=2E code-block:: bash
>>>+
>>>+  $ qemu-system-aarch64 -M imx8mm-evk -smp 4 -m 3G \
>>>+      -display none -serial null -serial stdio \
>>>+      -kernel Image \
>>>+      -dtb imx8mm-evk=2Edtb \
>>>+      -append "root=3D/dev/mmcblk2p2" \
>>>+      -drive file=3Dsdcard=2Eimg,if=3Dsd,bus=3D2,format=3Draw,id=3Dmmc=
blk2
>>>+
>>>+
>>>+KVM Acceleration
>>>+----------------
>>>+
>>>+To enable hardware-assisted acceleration via KVM, append ``-accel kvm
>>>+-cpu host`` to the command line=2E While this speeds up performance
>>
>>`-cpu host` isn't actually needed since this is the default in KVM mode=
=2E We missed that nitpick in the imx8mp-evk doc=2E
>>
>>>+significantly, be aware of the following limitations:
>>>+
>>>+* The ``imx8mm-evk`` machine is not included under the "virtualization=
 use case"
>>>+  of :doc:`QEMU's security policy </system/security>`=2E This means
>>>+that you
>>>+  should not trust that it can contain malicious guests, whether it
>>>+is run
>>>+  using TCG or KVM=2E If you don't trust your guests and you're relyin=
g
>>>+on QEMU to
>>>+  be the security boundary, you want to choose another machine such as=
 ``virt``=2E
>>>+* Rather than Cortex-A53 CPUs, the same CPU type as the host's will be=
 used=2E
>>>+  This is a limitation of KVM and may not work with guests with a
>>>+tight
>>>+  dependency on Cortex-A53=2E
>>>+* No EL2 and EL3 exception levels are available which is also a KVM li=
mitation=2E
>>>+  Direct kernel boot should work but running U-Boot, TF-A, etc=2E won'=
t succeed=2E
>>>diff --git a/docs/system/target-arm=2Erst b/docs/system/target-arm=2Ers=
t
>>>index a96d1867df=2E=2Ed6a4b5bb00 100644
>>>--- a/docs/system/target-arm=2Erst
>>>+++ b/docs/system/target-arm=2Erst
>>>@@ -97,6 +97,7 @@ Board-specific documentation
>>>    arm/mcimx6ul-evk
>>>    arm/mcimx7d-sabre
>>>    arm/imx8mp-evk
>>>+   arm/imx8mm-evk
>>>    arm/orangepi
>>>    arm/raspi
>>>    arm/collie
>>>diff --git a/hw/arm/Kconfig b/hw/arm/Kconfig index
>>>0cdeb60f1f=2E=2E7c66f3c3cd 100644
>>>--- a/hw/arm/Kconfig
>>>+++ b/hw/arm/Kconfig
>>>@@ -626,6 +626,18 @@ config FSL_IMX8MP_EVK
>>>     depends on TCG || KVM
>>>     select FSL_IMX8MP
>>>
>>>+config FSL_IMX8MM
>>>+    bool
>>>+    select ARM_GIC
>>>+    select IMX
>>>+
>>>+config FSL_IMX8MM_EVK
>>>+    bool
>>>+    default y
>>>+    depends on AARCH64
>>>+    depends on TCG || KVM
>>>+    select FSL_IMX8MM
>>>+
>>> config ARM_SMMUV3
>>>     bool
>>>
>>>diff --git a/hw/arm/fsl-imx8mm=2Ec b/hw/arm/fsl-imx8mm=2Ec new file mod=
e
>>>100644 index 0000000000=2E=2E9c8acc1e99
>>>--- /dev/null
>>>+++ b/hw/arm/fsl-imx8mm=2Ec
>>>@@ -0,0 +1,363 @@
>>>+/*
>>>+ * i=2EMX 8MM SoC Implementation
>>>+ *
>>>+ * Based on hw/arm/fsl-imx6=2Ec
>>>+ *
>>>+ * Copyright (c) 2025, Gaurav Sharma <gaurav=2Esharma_7@nxp=2Ecom>
>>>+ *
>>>+ * SPDX-License-Identifier: GPL-2=2E0-or-later  */
>>>+
>>>+#include "qemu/osdep=2Eh"
>>>+#include "system/address-spaces=2Eh"
>>>+#include "hw/arm/bsa=2Eh"
>>>+#include "hw/arm/fsl-imx8mm=2Eh"
>>>+#include "hw/misc/unimp=2Eh"
>>>+#include "hw/boards=2Eh"
>>>+#include "system/kvm=2Eh"
>>>+#include "system/system=2Eh"
>>>+#include "target/arm/cpu=2Eh"
>>>+#include "target/arm/cpu-qom=2Eh"
>>>+#include "target/arm/kvm_arm=2Eh"
>>>+#include "qapi/error=2Eh"
>>>+#include "qobject/qlist=2Eh"
>>>+
>>>+static const struct {
>>>+    hwaddr addr;
>>>+    size_t size;
>>>+    const char *name;
>>>+} fsl_imx8mm_memmap[] =3D {
>>>+    [FSL_IMX8MM_RAM] =3D { FSL_IMX8MM_RAM_START, FSL_IMX8MM_RAM_SIZE_M=
AX, "ram" },
>>>+    [FSL_IMX8MM_DDR_PHY_BROADCAST] =3D { 0x3dc00000, 4 * MiB, "ddr_phy=
_broadcast" },
>>>+    [FSL_IMX8MM_DDR_PERF_MON] =3D { 0x3d800000, 4 * MiB, "ddr_perf_mon=
" },
>>>+    [FSL_IMX8MM_DDR_CTL] =3D { 0x3d400000, 4 * MiB, "ddr_ctl" },
>>>+    [FSL_IMX8MM_DDR_PHY] =3D { 0x3c000000, 16 * MiB, "ddr_phy" },
>>>+    [FSL_IMX8MM_GIC_DIST] =3D { 0x38800000, 512 * KiB, "gic_dist" },
>>>+    [FSL_IMX8MM_GIC_REDIST] =3D { 0x38880000, 512 * KiB, "gic_redist" =
},
>>>+    [FSL_IMX8MM_VPU] =3D { 0x38340000, 2 * MiB, "vpu" },
>>>+    [FSL_IMX8MM_VPU_BLK_CTRL] =3D { 0x38330000, 2 * MiB, "vpu_blk_ctrl=
" },
>>>+    [FSL_IMX8MM_VPU_G2_DECODER] =3D { 0x38310000, 1 * MiB, "vpu_g2_dec=
oder" },
>>>+    [FSL_IMX8MM_VPU_G1_DECODER] =3D { 0x38300000, 1 * MiB, "vpu_g1_dec=
oder" },
>>>+    [FSL_IMX8MM_USB2_OTG] =3D { 0x32e50200, 0x200, "usb2_otg" },
>>>+    [FSL_IMX8MM_USB2] =3D { 0x32e50000, 0x200, "usb2" },
>>>+    [FSL_IMX8MM_USB1_OTG] =3D { 0x32e40200, 0x200, "usb1_otg" },
>>>+    [FSL_IMX8MM_USB1] =3D { 0x32e40000, 0x200, "usb1" },
>>>+    [FSL_IMX8MM_GPU2D] =3D { 0x38000000, 64 * KiB, "gpu2d" },
>>>+    [FSL_IMX8MM_QSPI1_RX_BUFFER] =3D { 0x34000000, 32 * MiB, "qspi1_rx=
_buffer" },
>>>+    [FSL_IMX8MM_PCIE1] =3D { 0x33800000, 4 * MiB, "pcie1" },
>>>+    [FSL_IMX8MM_QSPI1_TX_BUFFER] =3D { 0x33008000, 32 * KiB, "qspi1_tx=
_buffer" },
>>>+    [FSL_IMX8MM_APBH_DMA] =3D { 0x33000000, 32 * KiB, "apbh_dma" },
>>>+
>>>+    /* AIPS-4 Begin */
>>>+    [FSL_IMX8MM_TZASC] =3D { 0x32f80000, 64 * KiB, "tzasc" },
>>>+    [FSL_IMX8MM_PCIE_PHY1] =3D { 0x32f00000, 64 * KiB, "pcie_phy1" },
>>>+    [FSL_IMX8MM_MEDIA_BLK_CTL] =3D { 0x32e28000, 256, "media_blk_ctl" =
},
>>>+    [FSL_IMX8MM_LCDIF] =3D { 0x32e00000, 64 * KiB, "lcdif" },
>>>+    [FSL_IMX8MM_MIPI_DSI] =3D { 0x32e10000, 64 * KiB, "mipi_dsi" },
>>>+    [FSL_IMX8MM_MIPI_CSI] =3D { 0x32e30000, 64 * KiB, "mipi_csi" },
>>>+    [FSL_IMX8MM_AIPS4_CONFIGURATION] =3D { 0x32df0000, 64 * KiB, "aips=
4_configuration" },
>>>+    /* AIPS-4 End */
>>>+
>>>+    [FSL_IMX8MM_INTERCONNECT] =3D { 0x32700000, 1 * MiB, "interconnect=
"
>>>+ },
>>>+
>>>+    /* AIPS-3 Begin */
>>>+    [FSL_IMX8MM_ENET1] =3D { 0x30be0000, 64 * KiB, "enet1" },
>>>+    [FSL_IMX8MM_SDMA1] =3D { 0x30bd0000, 64 * KiB, "sdma1" },
>>>+    [FSL_IMX8MM_QSPI] =3D { 0x30bb0000, 64 * KiB, "qspi" },
>>>+    [FSL_IMX8MM_USDHC3] =3D { 0x30b60000, 64 * KiB, "usdhc3" },
>>>+    [FSL_IMX8MM_USDHC2] =3D { 0x30b50000, 64 * KiB, "usdhc2" },
>>>+    [FSL_IMX8MM_USDHC1] =3D { 0x30b40000, 64 * KiB, "usdhc1" },
>>>+    [FSL_IMX8MM_SEMAPHORE_HS] =3D { 0x30ac0000, 64 * KiB, "semaphore_h=
s" },
>>>+    [FSL_IMX8MM_MU_B] =3D { 0x30ab0000, 64 * KiB, "mu_b" },
>>>+    [FSL_IMX8MM_MU_A] =3D { 0x30aa0000, 64 * KiB, "mu_a" },
>>>+    [FSL_IMX8MM_UART4] =3D { 0x30a60000, 64 * KiB, "uart4" },
>>>+    [FSL_IMX8MM_I2C4] =3D { 0x30a50000, 64 * KiB, "i2c4" },
>>>+    [FSL_IMX8MM_I2C3] =3D { 0x30a40000, 64 * KiB, "i2c3" },
>>>+    [FSL_IMX8MM_I2C2] =3D { 0x30a30000, 64 * KiB, "i2c2" },
>>>+    [FSL_IMX8MM_I2C1] =3D { 0x30a20000, 64 * KiB, "i2c1" },
>>>+    [FSL_IMX8MM_AIPS3_CONFIGURATION] =3D { 0x309f0000, 64 * KiB, "aips=
3_configuration" },
>>>+    [FSL_IMX8MM_CAAM] =3D { 0x30900000, 256 * KiB, "caam" },
>>>+    [FSL_IMX8MM_SPBA1] =3D { 0x308f0000, 64 * KiB, "spba1" },
>>>+    [FSL_IMX8MM_UART2] =3D { 0x30890000, 64 * KiB, "uart2" },
>>>+    [FSL_IMX8MM_UART3] =3D { 0x30880000, 64 * KiB, "uart3" },
>>>+    [FSL_IMX8MM_UART1] =3D { 0x30860000, 64 * KiB, "uart1" },
>>>+    [FSL_IMX8MM_ECSPI3] =3D { 0x30840000, 64 * KiB, "ecspi3" },
>>>+    [FSL_IMX8MM_ECSPI2] =3D { 0x30830000, 64 * KiB, "ecspi2" },
>>>+    [FSL_IMX8MM_ECSPI1] =3D { 0x30820000, 64 * KiB, "ecspi1" },
>>>+    /* AIPS-3 End */
>>>+
>>>+    /* AIPS-2 Begin */
>>>+    [FSL_IMX8MM_QOSC] =3D { 0x307f0000, 64 * KiB, "qosc" },
>>>+    [FSL_IMX8MM_PERFMON2] =3D { 0x307d0000, 64 * KiB, "perfmon2" },
>>>+    [FSL_IMX8MM_PERFMON1] =3D { 0x307c0000, 64 * KiB, "perfmon1" },
>>>+    [FSL_IMX8MM_GPT4] =3D { 0x30700000, 64 * KiB, "gpt4" },
>>>+    [FSL_IMX8MM_GPT5] =3D { 0x306f0000, 64 * KiB, "gpt5" },
>>>+    [FSL_IMX8MM_GPT6] =3D { 0x306e0000, 64 * KiB, "gpt6" },
>>>+    [FSL_IMX8MM_SYSCNT_CTRL] =3D { 0x306c0000, 64 * KiB, "syscnt_ctrl"=
 },
>>>+    [FSL_IMX8MM_SYSCNT_CMP] =3D { 0x306b0000, 64 * KiB, "syscnt_cmp" }=
,
>>>+    [FSL_IMX8MM_SYSCNT_RD] =3D { 0x306a0000, 64 * KiB, "syscnt_rd" },
>>>+    [FSL_IMX8MM_PWM4] =3D { 0x30690000, 64 * KiB, "pwm4" },
>>>+    [FSL_IMX8MM_PWM3] =3D { 0x30680000, 64 * KiB, "pwm3" },
>>>+    [FSL_IMX8MM_PWM2] =3D { 0x30670000, 64 * KiB, "pwm2" },
>>>+    [FSL_IMX8MM_PWM1] =3D { 0x30660000, 64 * KiB, "pwm1" },
>>>+    [FSL_IMX8MM_AIPS2_CONFIGURATION] =3D { 0x305f0000, 64 * KiB, "aips=
2_configuration" },
>>>+    /* AIPS-2 End */
>>>+
>>>+    /* AIPS-1 Begin */
>>>+    [FSL_IMX8MM_CSU] =3D { 0x303e0000, 64 * KiB, "csu" },
>>>+    [FSL_IMX8MM_RDC] =3D { 0x303d0000, 64 * KiB, "rdc" },
>>>+    [FSL_IMX8MM_SEMAPHORE2] =3D { 0x303c0000, 64 * KiB, "semaphore2" }=
,
>>>+    [FSL_IMX8MM_SEMAPHORE1] =3D { 0x303b0000, 64 * KiB, "semaphore1" }=
,
>>>+    [FSL_IMX8MM_GPC] =3D { 0x303a0000, 64 * KiB, "gpc" },
>>>+    [FSL_IMX8MM_SRC] =3D { 0x30390000, 64 * KiB, "src" },
>>>+    [FSL_IMX8MM_CCM] =3D { 0x30380000, 64 * KiB, "ccm" },
>>>+    [FSL_IMX8MM_SNVS_HP] =3D { 0x30370000, 64 * KiB, "snvs_hp" },
>>>+    [FSL_IMX8MM_ANA_PLL] =3D { 0x30360000, 64 * KiB, "ana_pll" },
>>>+    [FSL_IMX8MM_OCOTP_CTRL] =3D { 0x30350000, 64 * KiB, "ocotp_ctrl" }=
,
>>>+    [FSL_IMX8MM_IOMUXC_GPR] =3D { 0x30340000, 64 * KiB, "iomuxc_gpr" }=
,
>>>+    [FSL_IMX8MM_IOMUXC] =3D { 0x30330000, 64 * KiB, "iomuxc" },
>>>+    [FSL_IMX8MM_GPT3] =3D { 0x302f0000, 64 * KiB, "gpt3" },
>>>+    [FSL_IMX8MM_GPT2] =3D { 0x302e0000, 64 * KiB, "gpt2" },
>>>+    [FSL_IMX8MM_GPT1] =3D { 0x302d0000, 64 * KiB, "gpt1" },
>>>+    [FSL_IMX8MM_SDMA2] =3D { 0x302c0000, 64 * KiB, "sdma2" },
>>>+    [FSL_IMX8MM_SDMA3] =3D { 0x302b0000, 64 * KiB, "sdma3" },
>>>+    [FSL_IMX8MM_WDOG3] =3D { 0x302a0000, 64 * KiB, "wdog3" },
>>>+    [FSL_IMX8MM_WDOG2] =3D { 0x30290000, 64 * KiB, "wdog2" },
>>>+    [FSL_IMX8MM_WDOG1] =3D { 0x30280000, 64 * KiB, "wdog1" },
>>>+    [FSL_IMX8MM_ANA_OSC] =3D { 0x30270000, 64 * KiB, "ana_osc" },
>>>+    [FSL_IMX8MM_ANA_TSENSOR] =3D { 0x30260000, 64 * KiB, "ana_tsensor"=
 },
>>>+    [FSL_IMX8MM_GPIO5] =3D { 0x30240000, 64 * KiB, "gpio5" },
>>>+    [FSL_IMX8MM_GPIO4] =3D { 0x30230000, 64 * KiB, "gpio4" },
>>>+    [FSL_IMX8MM_GPIO3] =3D { 0x30220000, 64 * KiB, "gpio3" },
>>>+    [FSL_IMX8MM_GPIO2] =3D { 0x30210000, 64 * KiB, "gpio2" },
>>>+    [FSL_IMX8MM_GPIO1] =3D { 0x30200000, 64 * KiB, "gpio1" },
>>>+    [FSL_IMX8MM_AIPS1_CONFIGURATION] =3D { 0x301f0000, 64 * KiB, "aips=
1_configuration" },
>>>+    [FSL_IMX8MM_SAI6] =3D { 0x30060000, 64 * KiB, "sai6" },
>>>+    [FSL_IMX8MM_SAI5] =3D { 0x30050000, 64 * KiB, "sai5" },
>>>+    [FSL_IMX8MM_SAI3] =3D { 0x30030000, 64 * KiB, "sai3" },
>>>+    [FSL_IMX8MM_SAI2] =3D { 0x30020000, 64 * KiB, "sai2" },
>>>+    [FSL_IMX8MM_SAI1] =3D { 0x30010000, 64 * KiB, "sai1" },
>>>+
>>>+    /* AIPS-1 End */
>>>+
>>>+    [FSL_IMX8MM_A53_DAP] =3D { 0x28000000, 16 * MiB, "a53_dap" },
>>>+    [FSL_IMX8MM_PCIE1_MEM] =3D { 0x18000000, 128 * MiB, "pcie1_mem" },
>>>+    [FSL_IMX8MM_QSPI_MEM] =3D { 0x08000000, 256 * MiB, "qspi_mem" },
>>>+    [FSL_IMX8MM_OCRAM] =3D { 0x00900000, 256 * KiB, "ocram" },
>>>+    [FSL_IMX8MM_TCM_DTCM] =3D { 0x00800000, 128 * KiB, "tcm_dtcm" },
>>>+    [FSL_IMX8MM_TCM_ITCM] =3D { 0x007e0000, 128 * KiB, "tcm_itcm" },
>>>+    [FSL_IMX8MM_OCRAM_S] =3D { 0x00180000, 32 * KiB, "ocram_s" },
>>>+    [FSL_IMX8MM_CAAM_MEM] =3D { 0x00100000, 32 * KiB, "caam_mem" },
>>>+    [FSL_IMX8MM_BOOT_ROM_PROTECTED] =3D { 0x0003f000, 4 * KiB, "boot_r=
om_protected" },
>>>+    [FSL_IMX8MM_BOOT_ROM] =3D { 0x00000000, 252 * KiB, "boot_rom" }, }=
;
>>>+
>>>+static void fsl_imx8mm_init(Object *obj) {
>>>+    MachineState *ms =3D MACHINE(qdev_get_machine());
>>>+    FslImx8mmState *s =3D FSL_IMX8MM(obj);
>>>+    const char *cpu_type =3D ms->cpu_type ?: ARM_CPU_TYPE_NAME("cortex=
-a53");
>>>+    int i;
>>>+
>>>+    for (i =3D 0; i < MIN(ms->smp=2Ecpus, FSL_IMX8MM_NUM_CPUS); i++) {
>>>+        g_autofree char *name =3D g_strdup_printf("cpu%d", i);
>>>+        object_initialize_child(obj, name, &s->cpu[i], cpu_type);
>>>+    }
>>>+
>>>+    object_initialize_child(obj, "gic", &s->gic, gicv3_class_name());
>>>+
>>>+    for (i =3D 0; i < FSL_IMX8MM_NUM_UARTS; i++) {
>>>+        g_autofree char *name =3D g_strdup_printf("uart%d", i + 1);
>>>+        object_initialize_child(obj, name, &s->uart[i], TYPE_IMX_SERIA=
L);
>>>+    }
>>>+
>>>+}
>>>+
>>>+static void fsl_imx8mm_realize(DeviceState *dev, Error **errp) {
>>>+    MachineState *ms =3D MACHINE(qdev_get_machine());
>>>+    FslImx8mmState *s =3D FSL_IMX8MM(dev);
>>>+    DeviceState *gicdev =3D DEVICE(&s->gic);
>>>+    int i;
>>>+
>>>+    if (ms->smp=2Ecpus > FSL_IMX8MM_NUM_CPUS) {
>>>+        error_setg(errp, "%s: Only %d CPUs are supported (%d requested=
)",
>>>+                   TYPE_FSL_IMX8MM, FSL_IMX8MM_NUM_CPUS, ms->smp=2Ecpu=
s);
>>>+        return;
>>>+    }
>>>+
>>>+    /* CPUs */
>>>+    for (i =3D 0; i < ms->smp=2Ecpus; i++) {
>>>+        /* On uniprocessor, the CBAR is set to 0 */
>>>+        if (ms->smp=2Ecpus > 1 &&
>>>+                object_property_find(OBJECT(&s->cpu[i]), "reset-cbar")=
) {
>>>+            object_property_set_int(OBJECT(&s->cpu[i]), "reset-cbar",
>>>+                                    fsl_imx8mm_memmap[FSL_IMX8MM_GIC_D=
IST]=2Eaddr,
>>>+                                    &error_abort);
>>>+        }
>>>+
>>>+        /*
>>>+         * CNTFID0 base frequency in Hz of system counter
>>>+         */
>>>+        object_property_set_int(OBJECT(&s->cpu[i]), "cntfrq", 8000000,
>>>+                                &error_abort);
>>>+
>>>+        if (object_property_find(OBJECT(&s->cpu[i]), "has_el2")) {
>>>+            object_property_set_bool(OBJECT(&s->cpu[i]), "has_el2",
>>>+                                     !kvm_enabled(), &error_abort);
>>>+        }
>>>+
>>>+        if (object_property_find(OBJECT(&s->cpu[i]), "has_el3")) {
>>>+            object_property_set_bool(OBJECT(&s->cpu[i]), "has_el3",
>>>+                                     !kvm_enabled(), &error_abort);
>>>+        }
>>>+
>>>+        if (i) {
>>>+            /*
>>>+             * Secondary CPUs start in powered-down state (and can be
>>>+             * powered up via the SRC system reset controller)
>>>+             */
>>>+            object_property_set_bool(OBJECT(&s->cpu[i]), "start-powere=
d-off",
>>>+                                     true, &error_abort);
>>>+        }
>>>+
>>>+        if (!qdev_realize(DEVICE(&s->cpu[i]), NULL, errp)) {
>>>+            return;
>>>+        }
>>>+    }
>>>+
>>>+    /* GIC */
>>>+    {
>>>+        SysBusDevice *gicsbd =3D SYS_BUS_DEVICE(&s->gic);
>>>+        QList *redist_region_count;
>>>+        bool pmu =3D object_property_get_bool(OBJECT(first_cpu), "pmu"=
,
>>>+ NULL);
>>>+
>>>+        qdev_prop_set_uint32(gicdev, "num-cpu", ms->smp=2Ecpus);
>>>+        qdev_prop_set_uint32(gicdev, "num-irq",
>>>+                             FSL_IMX8MM_NUM_IRQS + GIC_INTERNAL);
>>>+        redist_region_count =3D qlist_new();
>>>+        qlist_append_int(redist_region_count, ms->smp=2Ecpus);
>>>+        qdev_prop_set_array(gicdev, "redist-region-count", redist_regi=
on_count);
>>>+        object_property_set_link(OBJECT(&s->gic), "sysmem",
>>>+                                 OBJECT(get_system_memory()), &error_f=
atal);
>>>+        if (!sysbus_realize(gicsbd, errp)) {
>>>+            return;
>>>+        }
>>>+        sysbus_mmio_map(gicsbd, 0, fsl_imx8mm_memmap[FSL_IMX8MM_GIC_DI=
ST]=2Eaddr);
>>>+        sysbus_mmio_map(gicsbd, 1,
>>>+ fsl_imx8mm_memmap[FSL_IMX8MM_GIC_REDIST]=2Eaddr);
>>>+
>>>+        /*
>>>+         * Wire the outputs from each CPU's generic timer and the GICv=
3
>>>+         * maintenance interrupt signal to the appropriate GIC PPI inp=
uts, and
>>>+         * the GIC's IRQ/FIQ interrupt outputs to the CPU's inputs=2E
>>>+         */
>>>+        for (i =3D 0; i < ms->smp=2Ecpus; i++) {
>>>+            DeviceState *cpudev =3D DEVICE(&s->cpu[i]);
>>>+            int intidbase =3D FSL_IMX8MM_NUM_IRQS + i * GIC_INTERNAL;
>>>+            qemu_irq irq;
>>>+
>>>+            /*
>>>+             * Mapping from the output timer irq lines from the CPU to=
 the
>>>+             * GIC PPI inputs=2E
>>>+             */
>>>+            static const int timer_irqs[] =3D {
>>>+                [GTIMER_PHYS] =3D ARCH_TIMER_NS_EL1_IRQ,
>>>+                [GTIMER_VIRT] =3D ARCH_TIMER_VIRT_IRQ,
>>>+                [GTIMER_HYP]  =3D ARCH_TIMER_NS_EL2_IRQ,
>>>+                [GTIMER_SEC]  =3D ARCH_TIMER_S_EL1_IRQ,
>>>+            };
>>>+
>>>+            for (int j =3D 0; j < ARRAY_SIZE(timer_irqs); j++) {
>>>+                irq =3D qdev_get_gpio_in(gicdev, intidbase + timer_irq=
s[j]);
>>>+                qdev_connect_gpio_out(cpudev, j, irq);
>>>+            }
>>>+
>>>+            irq =3D qdev_get_gpio_in(gicdev, intidbase + ARCH_GIC_MAIN=
T_IRQ);
>>>+            qdev_connect_gpio_out_named(cpudev, "gicv3-maintenance-int=
errupt",
>>>+                                        0, irq);
>>>+
>>>+            irq =3D qdev_get_gpio_in(gicdev, intidbase + VIRTUAL_PMU_I=
RQ);
>>>+            qdev_connect_gpio_out_named(cpudev, "pmu-interrupt", 0,
>>>+ irq);
>>>+
>>>+            sysbus_connect_irq(gicsbd, i,
>>>+                               qdev_get_gpio_in(cpudev, ARM_CPU_IRQ));
>>>+            sysbus_connect_irq(gicsbd, i + ms->smp=2Ecpus,
>>>+                               qdev_get_gpio_in(cpudev, ARM_CPU_FIQ));
>>>+            sysbus_connect_irq(gicsbd, i + 2 * ms->smp=2Ecpus,
>>>+                               qdev_get_gpio_in(cpudev, ARM_CPU_VIRQ))=
;
>>>+            sysbus_connect_irq(gicsbd, i + 3 * ms->smp=2Ecpus,
>>>+                               qdev_get_gpio_in(cpudev,
>>>+ ARM_CPU_VFIQ));
>>>+
>>>+            if (kvm_enabled()) {
>>>+                if (pmu) {
>>>+                    assert(arm_feature(&s->cpu[i]=2Eenv, ARM_FEATURE_P=
MU));
>>>+                    if (kvm_irqchip_in_kernel()) {
>>>+                        kvm_arm_pmu_set_irq(&s->cpu[i], VIRTUAL_PMU_IR=
Q);
>>>+                    }
>>>+                    kvm_arm_pmu_init(&s->cpu[i]);
>>>+                }
>>>+            }
>>>+        }
>>>+    }
>>>+
>>>+    /* UARTs */
>>>+    for (i =3D 0; i < FSL_IMX8MM_NUM_UARTS; i++) {
>>>+        struct {
>>>+            hwaddr addr;
>>>+            unsigned int irq;
>>>+        } serial_table[FSL_IMX8MM_NUM_UARTS] =3D {
>>>+            { fsl_imx8mm_memmap[FSL_IMX8MM_UART1]=2Eaddr, FSL_IMX8MM_U=
ART1_IRQ },
>>>+            { fsl_imx8mm_memmap[FSL_IMX8MM_UART2]=2Eaddr, FSL_IMX8MM_U=
ART2_IRQ },
>>>+            { fsl_imx8mm_memmap[FSL_IMX8MM_UART3]=2Eaddr, FSL_IMX8MM_U=
ART3_IRQ },
>>>+            { fsl_imx8mm_memmap[FSL_IMX8MM_UART4]=2Eaddr, FSL_IMX8MM_U=
ART4_IRQ },
>>>+        };
>>>+
>>>+        qdev_prop_set_chr(DEVICE(&s->uart[i]), "chardev", serial_hd(i)=
);
>>>+        if (!sysbus_realize(SYS_BUS_DEVICE(&s->uart[i]), errp)) {
>>>+            return;
>>>+        }
>>>+
>>>+        sysbus_mmio_map(SYS_BUS_DEVICE(&s->uart[i]), 0, serial_table[i=
]=2Eaddr);
>>>+        sysbus_connect_irq(SYS_BUS_DEVICE(&s->uart[i]), 0,
>>>+                           qdev_get_gpio_in(gicdev, serial_table[i]=2E=
irq));
>>>+    }
>>>+
>>>+    /* Unimplemented devices */
>>>+    for (i =3D 0; i < ARRAY_SIZE(fsl_imx8mm_memmap); i++) {
>>>+        switch (i) {
>>>+        case FSL_IMX8MM_GIC_DIST:
>>>+        case FSL_IMX8MM_GIC_REDIST:
>>>+        case FSL_IMX8MM_RAM:
>>>+        case FSL_IMX8MM_UART1 =2E=2E=2E FSL_IMX8MM_UART4:
>>>+            /* device implemented and treated above */
>>>+            break;
>>>+
>>>+        default:
>>>+            create_unimplemented_device(fsl_imx8mm_memmap[i]=2Ename,
>>>+                                        fsl_imx8mm_memmap[i]=2Eaddr,
>>>+                                        fsl_imx8mm_memmap[i]=2Esize);
>>>+            break;
>>>+        }
>>>+    }
>>>+}
>>>+
>>>+static void fsl_imx8mm_class_init(ObjectClass *oc, const void *data) {
>>>+    DeviceClass *dc =3D DEVICE_CLASS(oc);
>>>+
>>>+    dc->realize =3D fsl_imx8mm_realize;
>>>+
>>>+    dc->desc =3D "i=2EMX 8MM SoC";
>>>+}
>>>+
>>>+static const TypeInfo fsl_imx8mm_types[] =3D {
>>>+    {
>>>+        =2Ename =3D TYPE_FSL_IMX8MM,
>>>+        =2Eparent =3D TYPE_SYS_BUS_DEVICE,
>>>+        =2Einstance_size =3D sizeof(FslImx8mmState),
>>>+        =2Einstance_init =3D fsl_imx8mm_init,
>>>+        =2Eclass_init =3D fsl_imx8mm_class_init,
>>>+    },
>>>+};
>>>+
>>>+DEFINE_TYPES(fsl_imx8mm_types)
>>>diff --git a/hw/arm/imx8mm-evk=2Ec b/hw/arm/imx8mm-evk=2Ec new file mod=
e
>>>100644 index 0000000000=2E=2Ecfb42fe464
>>>--- /dev/null
>>>+++ b/hw/arm/imx8mm-evk=2Ec
>>>@@ -0,0 +1,107 @@
>>>+/*
>>>+ * NXP i=2EMX 8MM Evaluation Kit System Emulation
>>>+ *
>>>+ * Copyright (c) 2025, Gaurav Sharma <gaurav=2Esharma_7@nxp=2Ecom>
>>>+ *
>>>+ * SPDX-License-Identifier: GPL-2=2E0-or-later  */
>>>+
>>>+#include "qemu/osdep=2Eh"
>>>+#include "system/address-spaces=2Eh"
>>>+#include "hw/arm/boot=2Eh"
>>>+#include "hw/arm/fsl-imx8mm=2Eh"
>>>+#include "hw/arm/machines-qom=2Eh"
>>>+#include "hw/boards=2Eh"
>>>+#include "hw/qdev-properties=2Eh"
>>>+#include "system/kvm=2Eh"
>>>+#include "system/qtest=2Eh"
>>>+#include "qemu/error-report=2Eh"
>>>+#include "qapi/error=2Eh"
>>>+#include <libfdt=2Eh>
>>>+
>>>+static void imx8mm_evk_modify_dtb(const struct arm_boot_info *info,
>>>+void *fdt) {
>>>+    int i, offset;
>>>+
>>>+    /* Temporarily disable following nodes until they are implemented =
*/
>>>+    const char *nodes_to_remove[] =3D {
>>>+        "nxp,imx8mm-fspi",
>>>+    };
>>>+
>>>+    for (i =3D 0; i < ARRAY_SIZE(nodes_to_remove); i++) {
>>>+        const char *dev_str =3D nodes_to_remove[i];
>>>+
>>>+        offset =3D fdt_node_offset_by_compatible(fdt, -1, dev_str);
>>>+        while (offset >=3D 0) {
>>>+            fdt_nop_node(fdt, offset);
>>>+            offset =3D fdt_node_offset_by_compatible(fdt, offset, dev_=
str);
>>>+        }
>>>+    }
>>>+
>>>+    /* Remove cpu-idle-states property from CPU nodes */
>>>+    offset =3D fdt_node_offset_by_compatible(fdt, -1, "arm,cortex-a53"=
);
>>>+    while (offset >=3D 0) {
>>>+        fdt_nop_property(fdt, offset, "cpu-idle-states");
>>>+        offset =3D fdt_node_offset_by_compatible(fdt, offset, "arm,cor=
tex-a53");
>>>+    }
>>
>>Removing the idle-states ptoperties is only needed since the CPU goes in=
to deep sleep mode during boot and is unable to wake up, even with an imx_s=
ysctr implementation <https://github=2Ecom/shentok/qemu/blob/imx8mp/hw/time=
r/imx_sysctr=2Ec>=2E Any idea how this works on real hardware? I've already=
 analyzed the interaction with src and gpc but all interrupt channels seem =
blocked=2E Any hint would be very helpful=2E
>>
>>Thanks,
>>Bernhard
>>
>>>+
>>>+    if (kvm_enabled()) {
>>>+        /* Use system counter frequency from host CPU to fix time in g=
uest */
>>>+        offset =3D fdt_node_offset_by_compatible(fdt, -1, "arm,armv8-t=
imer");
>>>+        while (offset >=3D 0) {
>>>+            fdt_nop_property(fdt, offset, "clock-frequency");
>>>+            offset =3D fdt_node_offset_by_compatible(fdt, offset, "arm=
,armv8-timer");
>>>+        }
>>>+    }
>>>+}
>>>+
>>>+static void imx8mm_evk_init(MachineState *machine) {
>>>+    static struct arm_boot_info boot_info;
>>>+    FslImx8mmState *s;
>>>+
>>>+    if (machine->ram_size > FSL_IMX8MM_RAM_SIZE_MAX) {
>>>+        error_report("RAM size " RAM_ADDR_FMT " above max supported (%=
08" PRIx64 ")",
>>>+                     machine->ram_size, FSL_IMX8MM_RAM_SIZE_MAX);
>>>+        exit(1);
>>>+    }
>>>+
>>>+    boot_info =3D (struct arm_boot_info) {
>>>+        =2Eloader_start =3D FSL_IMX8MM_RAM_START,
>>>+        =2Eboard_id =3D -1,
>>>+        =2Eram_size =3D machine->ram_size,
>>>+        =2Epsci_conduit =3D QEMU_PSCI_CONDUIT_SMC,
>>>+        =2Emodify_dtb =3D imx8mm_evk_modify_dtb,
>>>+    };
>>>+
>>>+    s =3D FSL_IMX8MM(object_new(TYPE_FSL_IMX8MM));
>>>+    object_property_add_child(OBJECT(machine), "soc", OBJECT(s));
>>>+    sysbus_realize_and_unref(SYS_BUS_DEVICE(s), &error_fatal);
>>>+
>>>+    memory_region_add_subregion(get_system_memory(), FSL_IMX8MM_RAM_ST=
ART,
>>>+                                machine->ram);
>>>+
>>>+    if (!qtest_enabled()) {
>>>+        arm_load_kernel(&s->cpu[0], machine, &boot_info);
>>>+    }
>>>+}
>>>+
>>>+static const char *imx8mm_evk_get_default_cpu_type(const MachineState
>>>+*ms) {
>>>+    if (kvm_enabled()) {
>>>+        return ARM_CPU_TYPE_NAME("host");
>>>+    }
>>>+
>>>+    return ARM_CPU_TYPE_NAME("cortex-a53"); }
>>>+
>>>+static void imx8mm_evk_machine_init(MachineClass *mc) {
>>>+    mc->desc =3D "NXP i=2EMX 8MM EVK Board";
>>>+    mc->init =3D imx8mm_evk_init;
>>>+    mc->max_cpus =3D FSL_IMX8MM_NUM_CPUS;
>>>+    mc->default_ram_id =3D "imx8mm-evk=2Eram";
>>>+    mc->get_default_cpu_type =3D imx8mm_evk_get_default_cpu_type; }
>>>+
>>>+DEFINE_MACHINE_AARCH64("imx8mm-evk", imx8mm_evk_machine_init)
>>>diff --git a/hw/arm/meson=2Ebuild b/hw/arm/meson=2Ebuild index
>>>aeaf654790=2E=2E12ecb824cc 100644
>>>--- a/hw/arm/meson=2Ebuild
>>>+++ b/hw/arm/meson=2Ebuild
>>>@@ -84,6 +84,8 @@ arm_common_ss=2Eadd(when: 'CONFIG_ARMSSE', if_true:
>>>files('armsse=2Ec'))
>>> arm_common_ss=2Eadd(when: 'CONFIG_FSL_IMX7', if_true:
>>>files('fsl-imx7=2Ec', 'mcimx7d-sabre=2Ec'))
>>> arm_common_ss=2Eadd(when: 'CONFIG_FSL_IMX8MP', if_true:
>>>files('fsl-imx8mp=2Ec'))
>>> arm_common_ss=2Eadd(when: 'CONFIG_FSL_IMX8MP_EVK', if_true:
>>>files('imx8mp-evk=2Ec'))
>>>+arm_common_ss=2Eadd(when: 'CONFIG_FSL_IMX8MM', if_true:
>>>+files('fsl-imx8mm=2Ec'))
>>>+arm_common_ss=2Eadd(when: 'CONFIG_FSL_IMX8MM_EVK', if_true:
>>>+files('imx8mm-evk=2Ec'))
>>> arm_common_ss=2Eadd(when: 'CONFIG_ARM_SMMUV3', if_true:
>>>files('smmuv3=2Ec'))
>>> arm_common_ss=2Eadd(when: 'CONFIG_FSL_IMX6UL', if_true:
>>>files('fsl-imx6ul=2Ec', 'mcimx6ul-evk=2Ec'))
>>> arm_common_ss=2Eadd(when: 'CONFIG_NRF51_SOC', if_true:
>>>files('nrf51_soc=2Ec')) diff --git a/include/hw/arm/fsl-imx8mm=2Eh
>>>b/include/hw/arm/fsl-imx8mm=2Eh new file mode 100644 index
>>>0000000000=2E=2Eaa954ea00b
>>>--- /dev/null
>>>+++ b/include/hw/arm/fsl-imx8mm=2Eh
>>>@@ -0,0 +1,156 @@
>>>+/*
>>>+ * i=2EMX 8MM SoC Definitions
>>>+ *
>>>+ * Copyright (c) 2025, Gaurav Sharma <gaurav=2Esharma_7@nxp=2Ecom>
>>>+ *
>>>+ * SPDX-License-Identifier: GPL-2=2E0-or-later  */
>>>+
>>>+#ifndef FSL_IMX8MM_H
>>>+#define FSL_IMX8MM_H
>>>+
>>>+#include "cpu=2Eh"
>>>+#include "hw/char/imx_serial=2Eh"
>>>+#include "hw/intc/arm_gicv3_common=2Eh"
>>>+#include "qom/object=2Eh"
>>>+#include "qemu/units=2Eh"
>>>+
>>>+#define TYPE_FSL_IMX8MM "fsl-imx8mm"
>>>+OBJECT_DECLARE_SIMPLE_TYPE(FslImx8mmState, FSL_IMX8MM)
>>>+
>>>+#define FSL_IMX8MM_RAM_START        0x40000000
>>>+#define FSL_IMX8MM_RAM_SIZE_MAX     (4 * GiB)
>>>+
>>>+enum FslImx8mmConfiguration {
>>>+    FSL_IMX8MM_NUM_CPUS         =3D 4,
>>>+    FSL_IMX8MM_NUM_IRQS         =3D 128,
>>>+    FSL_IMX8MM_NUM_UARTS        =3D 4,
>>>+};
>>>+
>>>+struct FslImx8mmState {
>>>+    SysBusDevice   parent_obj;
>>>+
>>>+    ARMCPU             cpu[FSL_IMX8MM_NUM_CPUS];
>>>+    GICv3State         gic;
>>>+    IMXSerialState     uart[FSL_IMX8MM_NUM_UARTS];
>>>+};
>>>+
>>>+enum FslImx8mmMemoryRegions {
>>>+    FSL_IMX8MM_A53

