{
    "filename": "machine0/evol.v",
    "coq_project": "distributed-reference-counting",
    "vernac_cmds": [
        [
            "Require Export copy.",
            "VernacRequire",
            "4ae3f65adb550e6b821e3ed34205d00a9b0c42ff"
        ],
        [
            "Require Export del.",
            "VernacRequire",
            "0061157a303d93e57c7113fd0a43b5b2b935ea15"
        ],
        [
            "Require Export rece_copy1.",
            "VernacRequire",
            "581b6d609a191478165287475da3cea809c8b0d7"
        ],
        [
            "Require Export rece_copy2.",
            "VernacRequire",
            "2bac0eeb936059df686f4577fe0c4ded10b94e9e"
        ],
        [
            "Require Export rece_copy3.",
            "VernacRequire",
            "0cbed05a2113b69176babf499ab9d2d7e87e021f"
        ],
        [
            "Require Export rece_dec.",
            "VernacRequire",
            "df95a38d9607c6c31b038968d2b9aea42f242f6d"
        ],
        [
            "Require Export rece_inc.",
            "VernacRequire",
            "2d19f3a09b4a3824f0c2a6c4cb4313c93ec7bd91"
        ],
        [
            "Unset Standard Proposition Elimination Names.",
            "VernacUnsetOption",
            "911574cdf91989455d0d3d11c7a9b0ca10fd1ae6"
        ],
        [
            "Section EVOLUTION.",
            "VernacBeginSection",
            "d5308ea4718be1e8d8d2ad3cf717b514e0b5dbaa"
        ],
        [
            "Inductive class_trans (c : Config) : Set := | make_copy : forall s1 s2 : Site, s1 <> s2 -> s2 <> owner -> access s1 (rt c) -> class_trans c | receive_dec : forall s1 s2 : Site, first Message (bm c s1 s2) = value Message dec -> class_trans c | receive_inc : forall s1 s3 : Site, first Message (bm c s1 owner) = value Message (inc_dec s3) -> class_trans c | receive_copy1 : forall s1 s2 : Site, rt c s2 = true -> first Message (bm c s1 s2) = value Message copy -> class_trans c | receive_copy2 : forall s2 : Site, rt c s2 = false -> first Message (bm c owner s2) = value Message copy -> class_trans c | receive_copy3 : forall s1 s2 : Site, rt c s2 = false -> s1 <> owner -> first Message (bm c s1 s2) = value Message copy -> class_trans c | delete_entry : forall s : Site, st c s = 0%Z -> rt c s = true -> s <> owner -> class_trans c.",
            "VernacInductive",
            "07fed83a6e30566b546e83c0b334f9e52f04a9fe"
        ],
        [
            "Definition transition (c : Config) (t : class_trans c) := match t with | make_copy s1 s2 h1 h2 h3 => copy_trans c s1 s2 | receive_dec s1 s2 h1 => rec_dec_trans c s1 s2 | receive_inc s1 s3 h1 => rec_inc_trans c s1 s3 | receive_copy1 s1 s2 h1 h2 => rec_copy1_trans c s1 s2 | receive_copy2 s2 h1 h2 => rec_copy2_trans c s2 | receive_copy3 s1 s2 h1 h2 h3 => rec_copy3_trans c s1 s2 | delete_entry s h1 h2 h3 => delete_trans c s end.",
            "VernacDefinition",
            "6f666af49da154383c8ddf6b74b7b8eb210d1abd"
        ],
        [
            "Inductive legal : Config -> Prop := | begin : legal config_init | after : forall (c : Config) (t : class_trans c), legal c -> legal (transition c t).",
            "VernacInductive",
            "7dc8a48d408dcabf39c30cdc3231d58449dd59e4"
        ],
        [
            "End EVOLUTION.",
            "VernacEndSegment",
            "dbb3748f22327e68d43d218bfb8850a64f5f5dc5"
        ],
        [
            "Section M_INVARIANTS.",
            "VernacBeginSection",
            "8897b2af807785aec3873c73efedefa11fd1e864"
        ],
        [
            "Lemma le_dt_time : forall (c0 : Config) (s0 : Site), legal c0 -> dt c0 s0 <= time c0.",
            "VernacStartTheoremProof",
            "8160b37c0f22b093f00426c29788cc38a5fb00f4"
        ],
        [
            "intros; elim H.",
            "VernacExtend",
            "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
        ],
        [
            "apply init_le_dt_time.",
            "VernacExtend",
            "dcc9ea1b80bb3873f322c9eb44999c3ea7575b22"
        ],
        [
            "simple induction t; unfold transition in |- *; intros.",
            "VernacExtend",
            "685281e9189b950a81fd9f96efaeda318772ab90"
        ],
        [
            "apply copy_trans_le_dt_time; trivial.",
            "VernacExtend",
            "c2aa39f421db04d0e72b76202df7b252ddff9e8c"
        ],
        [
            "apply rdec_trans_le_dt_time; trivial.",
            "VernacExtend",
            "1bf3be22d33c32f284345bc9b64a3c659379d5d5"
        ],
        [
            "apply rinc_trans_le_dt_time; trivial.",
            "VernacExtend",
            "0f751b04638bee2129973e8082fa5e38c336cdec"
        ],
        [
            "apply rcop1_trans_le_dt_time; trivial.",
            "VernacExtend",
            "7c79d11462512e7285ef0ac80a82ff79052be31f"
        ],
        [
            "apply rcop2_trans_le_dt_time; trivial.",
            "VernacExtend",
            "bb0f4b4545e9440f36a91f324becfbc0cff3d90b"
        ],
        [
            "apply rcop3_trans_le_dt_time; trivial.",
            "VernacExtend",
            "3fce94cb92d52e6c031fe2cc245c0ea442e63028"
        ],
        [
            "apply del_trans_le_dt_time; trivial.",
            "VernacExtend",
            "6d1baede3a6e54f534b824e68aa78403be44ba59"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma not_owner_inc : forall (c : Config) (s0 s1 s2 : Site), legal c -> In_queue Message (inc_dec s0) (bm c s1 s2) -> s0 <> owner.",
            "VernacStartTheoremProof",
            "b89527dc1af02ea50375259431e56431160693cf"
        ],
        [
            "intros c s0 s1 s2 H; elim H; simpl in |- *.",
            "VernacExtend",
            "37fa105d672905e0466c7e38e1fcc8e10e65f34d"
        ],
        [
            "contradiction.",
            "VernacExtend",
            "9b6a5c45e1144cbbccd544effb2a97082518704a"
        ],
        [
            "simple induction t; unfold transition in |- *; intros.",
            "VernacExtend",
            "685281e9189b950a81fd9f96efaeda318772ab90"
        ],
        [
            "apply H1; apply copy_trans_in_queue with (s1 := s3) (s2 := s4); trivial.",
            "VernacExtend",
            "3b8a134d4636a3a9e599768ec7d507e82b2d12de"
        ],
        [
            "apply H1; apply rdec_trans_in_queue with (s1 := s3) (s2 := s4); trivial.",
            "VernacExtend",
            "05d8f8efddf15cdc4acafea52eba443e3c9d951e"
        ],
        [
            "apply H1; apply rinc_trans_in_queue with (s1 := s3) (s2 := s4); trivial.",
            "VernacExtend",
            "2888230e825a078b8d51ae723369d62be7b98b30"
        ],
        [
            "apply H1; apply rcop1_trans_in_queue with (s1 := s3) (s2 := s4); trivial.",
            "VernacExtend",
            "d3bd9958c882dfbf4be4658d6daab999682e4c5e"
        ],
        [
            "apply H1; apply rcop2_trans_in_queue with (s2 := s3); trivial.",
            "VernacExtend",
            "41f37226381bcff4e43565c900e189b4302d5c10"
        ],
        [
            "case (eq_site_dec s0 s3); intro.",
            "VernacExtend",
            "703264eb076600753d61b91b94703896f5724014"
        ],
        [
            "rewrite e1; trivial.",
            "VernacExtend",
            "1396e9f8f7a5842ba093540f5e9548e9ecddc78d"
        ],
        [
            "apply H1; apply rcop3_trans_in_queue with (s1 := s3) (s2 := s4); trivial.",
            "VernacExtend",
            "6a5cc3a370bc039e21e0d9ca834ebd20b966f2b8"
        ],
        [
            "apply H1; apply del_trans_in_queue with (s1 := s); trivial.",
            "VernacExtend",
            "d644a880939ce93a1ce6e832d85a205bf09c6805"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma not_owner_first_inc : forall (c : Config) (s0 s1 s2 : Site), legal c -> first Message (bm c s1 s2) = value Message (inc_dec s0) -> s0 <> owner.",
            "VernacStartTheoremProof",
            "2a9940f499bab12f332e7438473f8eac515895a5"
        ],
        [
            "intros; apply (not_owner_inc c s0 s1 s2).",
            "VernacExtend",
            "6ab37427793f6957bb651a49aae1ac7cfa6c9e29"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply first_in; trivial.",
            "VernacExtend",
            "5bad8705add8fb9f6370093186120950eb89e8ce"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma copy_diff_site : forall (c0 : Config) (s1 s2 : Site), legal c0 -> In_queue Message copy (bm c0 s1 s2) -> s1 <> s2.",
            "VernacStartTheoremProof",
            "9889fff9f5d91428d843530c0faef84f829e6247"
        ],
        [
            "intros c0 s1 s2 Hlegal; elim Hlegal.",
            "VernacExtend",
            "4620a7aff014f7d1d750491dd5ebd2e1ee5f98de"
        ],
        [
            "intros; apply init_copy_diff_site; trivial.",
            "VernacExtend",
            "5d31494d30b90145a24648c5589dd0d0735b2d00"
        ],
        [
            "simple induction t; unfold transition in |- *; intros.",
            "VernacExtend",
            "685281e9189b950a81fd9f96efaeda318772ab90"
        ],
        [
            "apply copy_trans_diff_site with (c0 := c) (s1 := s0) (s2 := s3); trivial.",
            "VernacExtend",
            "6d3de3ad439b7dfec991f809a77624c70de66324"
        ],
        [
            "apply rdec_trans_diff_site with (c0 := c) (s1 := s0) (s2 := s3); trivial.",
            "VernacExtend",
            "5c9bc670ce8d4237c005d686df32b275495f6752"
        ],
        [
            "apply rinc_trans_diff_site with (c0 := c) (s1 := s0) (s2 := s3); trivial.",
            "VernacExtend",
            "3c2fe76b32ddba4e248a285f6f5ebb35d0310512"
        ],
        [
            "apply rcop1_trans_diff_site with (c0 := c) (s1 := s0) (s2 := s3); trivial.",
            "VernacExtend",
            "3ab401d513fec3bb97c18c4cd26be6ed4ac893d4"
        ],
        [
            "apply rcop2_trans_diff_site with (c0 := c) (s2 := s0); trivial.",
            "VernacExtend",
            "5a079f98665abce088b0ca852c957c4429f6ae7a"
        ],
        [
            "apply rcop3_trans_diff_site with (c0 := c) (s1 := s0) (s2 := s3); trivial.",
            "VernacExtend",
            "040d58f6377ac2c2c389442e9d8c1ca3c7294ad9"
        ],
        [
            "apply del_trans_diff_site with (c0 := c) (s0 := s); trivial.",
            "VernacExtend",
            "ae073cd825060f0a421ecb9d3cab68ef135543f8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma first_copy_diff_site : forall (c0 : Config) (s1 s2 : Site), legal c0 -> first Message (bm c0 s1 s2) = value Message copy -> s1 <> s2.",
            "VernacStartTheoremProof",
            "dfe74fb8e63ef0eebc8966ecf1bfb4d9c85a835a"
        ],
        [
            "intros; apply (copy_diff_site c0 s1 s2).",
            "VernacExtend",
            "4b95886ac29e622ae530536da0aa672896f32958"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply first_in; trivial.",
            "VernacExtend",
            "5bad8705add8fb9f6370093186120950eb89e8ce"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End M_INVARIANTS.",
            "VernacEndSegment",
            "749181debf6a27eca52fbffc749cc00ebdc9dc4e"
        ],
        [
            "Section X_INVARIANTS.",
            "VernacBeginSection",
            "e7b2e55b02386113ad9f90a95f9dec9303ed202c"
        ],
        [
            "Lemma two : forall (c0 : Config) (s0 : Site), legal c0 -> s0 <> owner -> st c0 s0 = sigma_ctrl s0 (bm c0).",
            "VernacStartTheoremProof",
            "8be6cf6805d289e0bb97376d2307d32bd26b517a"
        ],
        [
            "intros; elim H; simpl in |- *.",
            "VernacExtend",
            "2ef132a2d18e61b4d3aa135ab5851aa0061f2802"
        ],
        [
            "rewrite sigma_ctrl_init; auto.",
            "VernacExtend",
            "5fbc4ff0d6bd6ccd3774e9b8b511f61c82ceed4d"
        ],
        [
            "simple induction t; unfold transition in |- *; intros.",
            "VernacExtend",
            "685281e9189b950a81fd9f96efaeda318772ab90"
        ],
        [
            "rewrite copy_trans_sigma_ctrl.",
            "VernacExtend",
            "eac0e8e34209633bbe59c03ff3428c886e9781ab"
        ],
        [
            "rewrite copy_trans_st.",
            "VernacExtend",
            "2b903f220eff005966661ec1270b28a7112357d8"
        ],
        [
            "case (eq_site_dec s0 s1); intro; omega.",
            "VernacExtend",
            "8264472361765ed9829726e58d80bde1a206b72d"
        ],
        [
            "rewrite rdec_trans_sigma_ctrl.",
            "VernacExtend",
            "58af86c0aee3ee425a9b6c983333733f631cda84"
        ],
        [
            "rewrite rdec_trans_st.",
            "VernacExtend",
            "abaab24156501a256cd19f9d50090f94dc95f217"
        ],
        [
            "case (eq_site_dec s0 s2); intro; omega.",
            "VernacExtend",
            "25f7356b02c173e3a194af5cf9c09e2007506eef"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "rewrite rinc_trans_sigma_ctrl.",
            "VernacExtend",
            "d6b26c2e82510dc52c492a3dd8291e11fadbfc3f"
        ],
        [
            "rewrite rinc_trans_st.",
            "VernacExtend",
            "ecd8e2d0167dbeaea5f8375d3422773a09df60d5"
        ],
        [
            "rewrite case_ineq; auto.",
            "VernacExtend",
            "e1873c8b42ed18efbaaa411ab2ff22a49453cc4d"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "rewrite rcop1_trans_sigma_ctrl; auto.",
            "VernacExtend",
            "a009046b90910f6660e7e01210e4d140b4fbc120"
        ],
        [
            "rewrite rcop2_trans_sigma_ctrl; auto.",
            "VernacExtend",
            "57aeb6aea69d0ec836f7d7c2b613945f8fc26805"
        ],
        [
            "rewrite rcop3_trans_sigma_ctrl; auto.",
            "VernacExtend",
            "3e4666a0db27b51943b54cc2925e2b739bf234bf"
        ],
        [
            "rewrite del_trans_sigma_ctrl; auto.",
            "VernacExtend",
            "8fdb5e0111c84b9c53e0ee158d7793aa42405e5d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma four : forall c : Config, legal c -> (st c owner + sigma_yi c)%Z = sigma_xi c.",
            "VernacStartTheoremProof",
            "9765fdd743273baf9b3445681f1d00c0777cc1cd"
        ],
        [
            "intros; elim H; simpl in |- *.",
            "VernacExtend",
            "2ef132a2d18e61b4d3aa135ab5851aa0061f2802"
        ],
        [
            "rewrite sigma_xi_init; rewrite sigma_yi_init; trivial.",
            "VernacExtend",
            "03232ade1320ed43b257320b9888a98e90670f4e"
        ],
        [
            "simple induction t; unfold transition in |- *; intros.",
            "VernacExtend",
            "685281e9189b950a81fd9f96efaeda318772ab90"
        ],
        [
            "rewrite copy_trans_st.",
            "VernacExtend",
            "2b903f220eff005966661ec1270b28a7112357d8"
        ],
        [
            "rewrite copy_trans_sigma_xi.",
            "VernacExtend",
            "04c73e9a44169ae0ff062e91da6c9f7757dd577d"
        ],
        [
            "rewrite copy_trans_sigma_yi.",
            "VernacExtend",
            "533e01ce1e6e4cf6a9c93e5827f042a608e5fc83"
        ],
        [
            "case (eq_site_dec owner s1); intro; omega.",
            "VernacExtend",
            "b654f8143a93cf8b21f9e14a89dc2c43102bef40"
        ],
        [
            "rewrite rdec_trans_st.",
            "VernacExtend",
            "abaab24156501a256cd19f9d50090f94dc95f217"
        ],
        [
            "rewrite rdec_trans_sigma_xi.",
            "VernacExtend",
            "dcbe08f5ce72defb372dbe377e27792e5d85e346"
        ],
        [
            "rewrite rdec_trans_sigma_yi.",
            "VernacExtend",
            "9f38dea5d056ffa81dd782e62514316d955f5754"
        ],
        [
            "case (eq_site_dec owner s2); intro; omega.",
            "VernacExtend",
            "47d6c2cf88f62ab5b5c8f32d56c85bb06ccfa784"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "rewrite rinc_trans_st.",
            "VernacExtend",
            "ecd8e2d0167dbeaea5f8375d3422773a09df60d5"
        ],
        [
            "rewrite rinc_trans_sigma_xi.",
            "VernacExtend",
            "03b84d5ba20203204481b741eadf74781dcabce7"
        ],
        [
            "rewrite rinc_trans_sigma_yi.",
            "VernacExtend",
            "ecbcccb280bc194dcab3e2adb5758667bf896ac2"
        ],
        [
            "rewrite case_eq; omega.",
            "VernacExtend",
            "1af441b9a60f10191b80e52526662e6c24752207"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply (not_owner_inc c0 s3 s1 owner).",
            "VernacExtend",
            "6bca4a2de804079d9f93ae05c2aa903aa4713b27"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply first_in; auto.",
            "VernacExtend",
            "7b65a930694a5eaf216efd7c7d6cd2ea2703115c"
        ],
        [
            "rewrite rcop1_trans_sigma_xi.",
            "VernacExtend",
            "c47dfab67e011a5b3d57fa9632197c6961e204ed"
        ],
        [
            "rewrite rcop1_trans_sigma_yi.",
            "VernacExtend",
            "fbf341f08b862894393392021fbd7f73fd21d116"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "rewrite rcop2_trans_sigma_xi.",
            "VernacExtend",
            "1fabd0e1659753e1c88272a537453490718abaa2"
        ],
        [
            "rewrite rcop2_trans_sigma_yi.",
            "VernacExtend",
            "5be8eb149a2feced349a702693791612c368098d"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "rewrite rcop3_trans_sigma_xi.",
            "VernacExtend",
            "e2589a0c2c2c1550df3322256b194117520e4f00"
        ],
        [
            "rewrite rcop3_trans_sigma_yi.",
            "VernacExtend",
            "7d2c683ae650595a84a1aa64c0f46d64daf4ed55"
        ],
        [
            "simpl in |- *; omega.",
            "VernacExtend",
            "e39ee197bcf8e665eb70095a296ce867a0e4d7ae"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "rewrite del_trans_sigma_xi.",
            "VernacExtend",
            "25342449af1d708872b7b67d7a0ca6391bbea2e9"
        ],
        [
            "rewrite del_trans_sigma_yi.",
            "VernacExtend",
            "b760cdad05f06f8f70196b569a39bf8f43deacbe"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End X_INVARIANTS.",
            "VernacEndSegment",
            "3b5de3882c358cebef1ab2550c7fbc4e8f3aa1f5"
        ],
        [
            "Section ALT_PROP.",
            "VernacBeginSection",
            "1d23563479d2a2cd24da1b22c2a8a4422f732951"
        ],
        [
            "Lemma legal_false_D : forall (c0 : Config) (s0 : Site), legal c0 -> rt c0 s0 = false -> D_queue (bm c0 s0 owner).",
            "VernacStartTheoremProof",
            "4dc1c27ff8d781f63e3449682f6687e192d3ad5b"
        ],
        [
            "intros c0 s0 H; elim H.",
            "VernacExtend",
            "68ebddfd7c54e7bd63a8d4b580ebe5868513103a"
        ],
        [
            "intro; apply D_init.",
            "VernacExtend",
            "84a4b4b865185d964c09aea54250aa866c43fa63"
        ],
        [
            "simple induction t; unfold transition in |- *; intros.",
            "VernacExtend",
            "685281e9189b950a81fd9f96efaeda318772ab90"
        ],
        [
            "apply copy_trans_D; auto.",
            "VernacExtend",
            "867980178d2f6a6731b35aec8b3ecc4fdbbc5112"
        ],
        [
            "apply rdec_trans_D; auto.",
            "VernacExtend",
            "0ec792eca756bffce7e2f87bbca8f14e0264e8e3"
        ],
        [
            "apply rinc_trans_D.",
            "VernacExtend",
            "8a509a68b62fb31e8118a9954a9beb0f1eb9eec2"
        ],
        [
            "apply (not_owner_first_inc c s3 s1 owner); auto.",
            "VernacExtend",
            "d9ea46abe7c4a8eda3b210c50d22c11558ad4825"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "apply rcop1_trans_D; auto.",
            "VernacExtend",
            "a32cfdd67240dcb41339a6fb6851a30c260e58cb"
        ],
        [
            "apply rcop2_trans_D; auto.",
            "VernacExtend",
            "e6425468cbd6c1538a84190cdea169edfda5410f"
        ],
        [
            "apply rcop3_trans_D; auto.",
            "VernacExtend",
            "68aab4ff5d4ec688f2bebdccf916899134abdbad"
        ],
        [
            "apply del_trans_D; auto.",
            "VernacExtend",
            "89958063b7541fc2f8152528e112145618b08a14"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma legal_alternate : forall (s0 : Site) (c0 : Config), legal c0 -> alternate (bm c0 s0 owner).",
            "VernacStartTheoremProof",
            "b329a52f5c94303ec9af1c25a0538c881f9ddd41"
        ],
        [
            "intros; elim H.",
            "VernacExtend",
            "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
        ],
        [
            "apply alt_init.",
            "VernacExtend",
            "b2428aaafdbeadeb188b124002565c4943ca9c54"
        ],
        [
            "simple induction t; unfold transition in |- *; intros.",
            "VernacExtend",
            "685281e9189b950a81fd9f96efaeda318772ab90"
        ],
        [
            "apply copy_trans_alt; trivial.",
            "VernacExtend",
            "c4f9c5007934bdf372928eb3b635b282ba3abe7f"
        ],
        [
            "apply rdec_trans_alt; trivial.",
            "VernacExtend",
            "9a7272c2c8ac6d1053904cb6f18b058232b3c5a3"
        ],
        [
            "apply rinc_trans_alt.",
            "VernacExtend",
            "662c03d11a08e8b5326893868bb46357f519d863"
        ],
        [
            "apply (not_owner_first_inc c s3 s1 owner); auto.",
            "VernacExtend",
            "d9ea46abe7c4a8eda3b210c50d22c11558ad4825"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply rcop1_trans_alt; trivial.",
            "VernacExtend",
            "0f96d858e91dafca7c4450ff8d2ba90c2edee3aa"
        ],
        [
            "apply rcop2_trans_alt; trivial.",
            "VernacExtend",
            "fe57721c959c30d4dbba4f3887cc6b6fa6034e02"
        ],
        [
            "apply rcop3_trans_alt.",
            "VernacExtend",
            "f05dbdb28ff461fe582957c53949aeb8f99033e2"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply legal_false_D; trivial.",
            "VernacExtend",
            "e62857dc3dd8f16c698f2c0e64e69a528402f082"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply del_trans_alt; trivial.",
            "VernacExtend",
            "141626a0f3972fda18835dea6be64f9f169fe93b"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End ALT_PROP.",
            "VernacEndSegment",
            "808fc82d836f5ef613126a1bd22b840c89f60d1e"
        ],
        [
            "Section POS_PROP.",
            "VernacBeginSection",
            "eb351071a2b0ad014d867f11e2231d6933a5006c"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Hypothesis Hlegal : legal c0.",
            "VernacAssumption",
            "0d4825e17475ea14e032904a74ef5137dbc9dd48"
        ],
        [
            "Lemma le_xi_yi : forall s0 : Site, (xi c0 s0 >= yi c0 s0)%Z.",
            "VernacStartTheoremProof",
            "6642589466ae9009c52ca8106af0dc57e6418843"
        ],
        [
            "intros; unfold xi, yi, ctrl_copy, ctrl_dec, ctrl_inc in |- *.",
            "VernacExtend",
            "f0978b2e34281edd9908a15bac7cebfcba7f7ef2"
        ],
        [
            "generalize (pos_card_mess copy (bm c0 owner s0)); intros.",
            "VernacExtend",
            "1ac759075898a028f02abd06a5df45c19a94569e"
        ],
        [
            "generalize (legal_alternate s0 c0 Hlegal); intros.",
            "VernacExtend",
            "5dd82b27e591a6bc80e15eff944f9b3a31f139e1"
        ],
        [
            "case (eq_bool_dec (rt c0 s0)); intro; rewrite e; unfold Int in |- *.",
            "VernacExtend",
            "4666bda06e0c33ab205f907ee9b786afd39fceb8"
        ],
        [
            "generalize (alt_dec_inc (bm c0 s0 owner) H0); omega.",
            "VernacExtend",
            "6961e2d5af87ddc2cba077424381655750ad7270"
        ],
        [
            "generalize (legal_false_D c0 s0 Hlegal e); intro.",
            "VernacExtend",
            "9d00235016fad2c4830f1ce275fd0910092a1b2f"
        ],
        [
            "generalize (D_dec_inc (bm c0 s0 owner) H0 H1); omega.",
            "VernacExtend",
            "fc1a56b22276ddbffaced786000eb976baf8a6a5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma le_sigma_xi_yi : (sigma_xi c0 >= sigma_yi c0)%Z.",
            "VernacStartTheoremProof",
            "a4f71811137e46547287c4a1d15d615d33051d4b"
        ],
        [
            "unfold sigma_xi, sigma_yi in |- *; apply ge_sigma_sigma.",
            "VernacExtend",
            "0cf4f5bec322551a30f18e96f6a7a328410a4429"
        ],
        [
            "intros; apply le_xi_yi.",
            "VernacExtend",
            "a3ce0bb06733d98e38302b739d5fe56886823e59"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma st_owner_pos : (st c0 owner >= 0)%Z.",
            "VernacStartTheoremProof",
            "ee6e61f63bb272fac7ae331c904726ba336a5724"
        ],
        [
            "generalize (four c0 Hlegal); generalize le_sigma_xi_yi; omega.",
            "VernacExtend",
            "ce4fb1b16d2d9977c4639b154d1f3eca92cad22f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End POS_PROP.",
            "VernacEndSegment",
            "58761d15bf7db6ee88f948719f02abd5378cddd5"
        ],
        [
            "Section ANC_RT.",
            "VernacBeginSection",
            "2b4784522a2130bef8209ef88c783d5dfa1bd2a5"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Hypothesis Hlegal : legal c0.",
            "VernacAssumption",
            "0d4825e17475ea14e032904a74ef5137dbc9dd48"
        ],
        [
            "Lemma st_rt : forall s0 : Site, s0 <> owner -> (st c0 s0 > 0)%Z -> rt c0 s0 = true.",
            "VernacStartTheoremProof",
            "f428139fdbe1b777b24be5f5a10c5f02db8d945f"
        ],
        [
            "elim Hlegal.",
            "VernacExtend",
            "a5fdc3ecfff9a3757c8d7c268d28ba9b4167a9ef"
        ],
        [
            "intros; apply st_rt_init; trivial.",
            "VernacExtend",
            "6a74b07ad4d026359f950ec1a1fb8e2cef9a6da4"
        ],
        [
            "simple induction t; unfold transition in |- *; intros.",
            "VernacExtend",
            "685281e9189b950a81fd9f96efaeda318772ab90"
        ],
        [
            "apply copy_trans_st_rt; auto.",
            "VernacExtend",
            "4325490808069b7de89b8128d10018897ae7c369"
        ],
        [
            "apply rdec_trans_st_rt; auto.",
            "VernacExtend",
            "4deeaa24dbb47a3d31b59c2f5326dde252d33926"
        ],
        [
            "apply rinc_trans_st_rt; auto.",
            "VernacExtend",
            "2aeb41f2b01124743a71f87e9e9379ff7574b14b"
        ],
        [
            "apply rcop1_trans_st_rt; auto.",
            "VernacExtend",
            "deed376ba548c9478b20598b5b91a3b801e69710"
        ],
        [
            "apply rcop2_trans_st_rt; auto.",
            "VernacExtend",
            "b5ecba354dbe3bbe09338698cc37ef9fd5451dbe"
        ],
        [
            "apply rcop3_trans_st_rt; auto.",
            "VernacExtend",
            "1af160d74e58e6e7c5aa416d67c6559e8a3e12de"
        ],
        [
            "apply del_trans_st_rt; auto.",
            "VernacExtend",
            "59a52d4c7ce3f239feb0a446681d19ee4b61920e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma parent_rt : forall s0 s1 : Site, parent c0 s1 s0 -> rt c0 s1 = true.",
            "VernacStartTheoremProof",
            "9af0b77236228e34bfe4d512ae2cbb55485564b7"
        ],
        [
            "intros; elim H; intros; apply st_rt.",
            "VernacExtend",
            "19c559dc09bbc9dcd9e0e55ec39f38ecb7ab0ab4"
        ],
        [
            "apply (not_owner_inc c0 s2 s3 owner); trivial.",
            "VernacExtend",
            "e7d05105f908ad7f48666c79404e0261a0c315cb"
        ],
        [
            "rewrite two.",
            "VernacExtend",
            "7825ba4ebf9b9722175cbbbacb51e79cacf0b0b7"
        ],
        [
            "apply sigma_ctrl_strct_pos with (s1 := s3); trivial.",
            "VernacExtend",
            "fbd7f0d0bbc8c98095088f9033381e6822073005"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply (not_owner_inc c0 s2 s3 owner); auto.",
            "VernacExtend",
            "09a20d4c19e08c6f6af558c40f91f7361c33a1f2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ancestor_rt : forall s1 s2 : Site, ancestor c0 s2 s1 -> rt c0 s2 = true.",
            "VernacStartTheoremProof",
            "997768ece4bd5bb0339ac89ab46fd7f2b392ef8e"
        ],
        [
            "intros; elim H.",
            "VernacExtend",
            "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
        ],
        [
            "intros; apply parent_rt with (s0 := s3); trivial.",
            "VernacExtend",
            "40e4ba4b4ebd8f3f855f3c354853beabcdea2e54"
        ],
        [
            "intros; apply parent_rt with (s0 := s3); trivial.",
            "VernacExtend",
            "40e4ba4b4ebd8f3f855f3c354853beabcdea2e54"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End ANC_RT.",
            "VernacEndSegment",
            "5e20c6f1b30963b29929947a3124572c61773978"
        ],
        [
            "Section PARENT_CRESH.",
            "VernacBeginSection",
            "d11725ec765820b2c02268dfb1916360981d8415"
        ],
        [
            "Lemma in_queue_parent_dec : forall (c1 : Config) (s1 : Site), {s2 : Site | In_queue Message (inc_dec s2) (bm c1 s1 owner)} + {(forall s2 : Site, ~ In_queue Message (inc_dec s2) (bm c1 s1 owner))}.",
            "VernacStartTheoremProof",
            "11f56e3d937ddea03431675e78547318d79dc756"
        ],
        [
            "intros; elim (bm c1 s1 owner).",
            "VernacExtend",
            "f26c3d3559e19d47c4881cc4e71785cd87581e1d"
        ],
        [
            "right; intro; apply not_in_empty.",
            "VernacExtend",
            "45b39d6d99b056fd0a260d6b7069927007845db4"
        ],
        [
            "intros; case d; simpl in |- *.",
            "VernacExtend",
            "47f7500e771f8c7c5573501662a57ee0d743d23e"
        ],
        [
            "elim H; intro y.",
            "VernacExtend",
            "922d636ea2db9476306e221737ff0afe98e3d723"
        ],
        [
            "elim y; intros.",
            "VernacExtend",
            "250726da241163a50d9d8689bcc718a42a970c80"
        ],
        [
            "left; exists x; auto.",
            "VernacExtend",
            "ca4ebf82afe4e4edf79efabea575707495d1cb53"
        ],
        [
            "right; intro; red in |- *; intros; elim H0; intro.",
            "VernacExtend",
            "77f1aff23a9513ffed9cfd5ec6040d09a577e38c"
        ],
        [
            "discriminate H1.",
            "VernacExtend",
            "1a1404b79897a18af2dbe03fbbe51add9f287650"
        ],
        [
            "absurd (In_queue Message (inc_dec s2) q); auto.",
            "VernacExtend",
            "dd630caa2baa472abfd306736118108376af613f"
        ],
        [
            "intros; left; split with s; auto.",
            "VernacExtend",
            "bb7892d9c34e9254a69900e757ec68dbb5df0986"
        ],
        [
            "elim H; intro y.",
            "VernacExtend",
            "922d636ea2db9476306e221737ff0afe98e3d723"
        ],
        [
            "elim y; intros.",
            "VernacExtend",
            "250726da241163a50d9d8689bcc718a42a970c80"
        ],
        [
            "left; split with x; auto.",
            "VernacExtend",
            "ce2d6c4cdfe860106ac5a6aea8df50c6399b8455"
        ],
        [
            "right; intros; red in |- *; intros; elim H0; intro.",
            "VernacExtend",
            "f008145d02b828719bff9a4b0bccccbacfb9bba8"
        ],
        [
            "discriminate H1.",
            "VernacExtend",
            "1a1404b79897a18af2dbe03fbbe51add9f287650"
        ],
        [
            "absurd (In_queue Message (inc_dec s2) q); auto.",
            "VernacExtend",
            "dd630caa2baa472abfd306736118108376af613f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma parent_dec : forall (c1 : Config) (s1 : Site), {s2 : Site | parent c1 s2 s1} + {(forall s2 : Site, ~ parent c1 s2 s1)}.",
            "VernacStartTheoremProof",
            "0eb8ab0d9639c70c98f023bdb27b3a3a69d7df36"
        ],
        [
            "intros; generalize (in_queue_parent_dec c1 s1); intro.",
            "VernacExtend",
            "fb82e9e1864f1cbd96248a34c4d157c07f007b03"
        ],
        [
            "elim H; intros y.",
            "VernacExtend",
            "49bf63a902422faa19ba836befe6a9a6a95bb524"
        ],
        [
            "elim y; intros.",
            "VernacExtend",
            "250726da241163a50d9d8689bcc718a42a970c80"
        ],
        [
            "left; split with x.",
            "VernacExtend",
            "d65e2dfb0ef969c0c418809ca1c538bdbf0fcd59"
        ],
        [
            "apply parent_intro; trivial.",
            "VernacExtend",
            "e5c958cb7b68927e6d41fde8eaf855b60d6a2042"
        ],
        [
            "right; intro.",
            "VernacExtend",
            "0fd4b34386435b5a8272d82b153513f11dc07023"
        ],
        [
            "red in |- *; intro.",
            "VernacExtend",
            "12e00b6ab6f8834b6f81959ca42843abaa311f37"
        ],
        [
            "inversion H0.",
            "VernacExtend",
            "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
        ],
        [
            "absurd (In_queue Message (inc_dec s2) (bm c1 s1 owner)); auto.",
            "VernacExtend",
            "4a7c53c1c710285f7145ea7a916d74af42edf6ce"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma parent_cr : forall (c0 : Config) (s1 s2 : Site), legal c0 -> parent c0 s1 s2 -> dt c0 s1 < dt c0 s2.",
            "VernacStartTheoremProof",
            "e2e34c9aedebf7929ed19de05ca5f75722de6080"
        ],
        [
            "intros c0 s1 s2 H; elim H.",
            "VernacExtend",
            "b773f7333994d56fd67a1d8d04dd35f821811ae0"
        ],
        [
            "intros; apply init_parent_cr; trivial.",
            "VernacExtend",
            "8ce46d4280f8fb0e900a40df01492004cd57448e"
        ],
        [
            "simple induction t; unfold transition in |- *; intros.",
            "VernacExtend",
            "685281e9189b950a81fd9f96efaeda318772ab90"
        ],
        [
            "apply copy_trans_parent_cr; trivial.",
            "VernacExtend",
            "e454555bf9ec3280270d96f6b6096ed1209aea24"
        ],
        [
            "apply rdec_trans_parent_cr; trivial.",
            "VernacExtend",
            "d33f6a19ca2bcb4a919d211c300b045bf864aef8"
        ],
        [
            "apply rinc_trans_parent_cr; trivial.",
            "VernacExtend",
            "3f2d355302ed87d2dc0a7a45da1fbbb906c177df"
        ],
        [
            "apply rcop1_trans_parent_cr; trivial.",
            "VernacExtend",
            "344812e052b85bf83db458cb43eadb1af621212f"
        ],
        [
            "apply rcop2_trans_parent_cr; trivial.",
            "VernacExtend",
            "b45351afc8385ba1448ae90a0a93b10a4f1bddf9"
        ],
        [
            "apply rcop3_trans_parent_cr.",
            "VernacExtend",
            "67860d1911d44a640907182847b4ac85898f1368"
        ],
        [
            "apply (first_copy_diff_site c); trivial.",
            "VernacExtend",
            "664d38e5d5d796c643fffb8d7e9a8454794657f8"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "exact (ancestor_rt c H0).",
            "VernacExtend",
            "414bd9675df1278592b9c74f03a6afd9f41c244a"
        ],
        [
            "intros; apply le_dt_time; trivial.",
            "VernacExtend",
            "df76aa96c90506f686406eb896c658442df6c104"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply del_trans_parent_cr; trivial.",
            "VernacExtend",
            "50a4fdbc49da401ba9356d831a0fa37b17318e8f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma wf_parent : forall c0 : Config, legal c0 -> well_founded (parent c0).",
            "VernacStartTheoremProof",
            "012584a925dd0ab6e35e5cc05e0d9edbb9bb5192"
        ],
        [
            "intros; apply wf_R with (f := dt c0).",
            "VernacExtend",
            "408280aaf0aa7d69f9d5a9a9d0f053925b17dada"
        ],
        [
            "intros; apply parent_cr; trivial.",
            "VernacExtend",
            "5c42d472114f665abeca4c5e7190d672f9821fbf"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End PARENT_CRESH.",
            "VernacEndSegment",
            "49c203f49ccdaebc3a549d3c75bd41bb33f8bf76"
        ],
        [
            "Section SAFETY.",
            "VernacBeginSection",
            "7cf5264f00131ef4924ff99db048310a984b4c82"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Hypothesis Hlegal : legal c0.",
            "VernacAssumption",
            "0d4825e17475ea14e032904a74ef5137dbc9dd48"
        ],
        [
            "Variable s0 : Site.",
            "VernacAssumption",
            "0a02227b4f29783d409fcef0d1a1c1d730e7c8f0"
        ],
        [
            "Hypothesis s0_not_owner : s0 <> owner.",
            "VernacAssumption",
            "6fcace49b45ad25bb5615715613b5d2db2fb1976"
        ],
        [
            "Hypothesis access_so : rt c0 s0 = true.",
            "VernacAssumption",
            "7a5ed7cc38896cec98794e45b325dc2f4d30b932"
        ],
        [
            "Definition root_parent := root Site (dt c0) (parent c0) (parent_dec c0) (fun s1 s2 : Site => parent_cr c0 s1 s2 Hlegal).",
            "VernacDefinition",
            "3a55b3407a99b2bb70aa0d6355c7712790344048"
        ],
        [
            "Lemma root_no_parent : forall y : Site, ~ parent c0 y (root_parent s0).",
            "VernacStartTheoremProof",
            "6dd0a62e38a078806b3868cf9ba6f05e8ef863cf"
        ],
        [
            "intro; unfold root_parent in |- *; apply root_no_R.",
            "VernacExtend",
            "69b53f259277860a6463cde97b6db8659a571d66"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rt_root : rt c0 (root_parent s0) = true.",
            "VernacStartTheoremProof",
            "bfc954e6c8a85f726dd8ae9ff76edfe9264a62b2"
        ],
        [
            "unfold root_parent in |- *; apply prop_root.",
            "VernacExtend",
            "79ba39cbce295513882ffae189bdb7502aca9e75"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "intros; apply parent_rt with (s0 := y); trivial.",
            "VernacExtend",
            "05578ec4998860578b1c4e33f6399f5bfa8234ef"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma pos_root_xi : (xi c0 (root_parent s0) > 0)%Z.",
            "VernacStartTheoremProof",
            "c7e61e19d68d68c1cb6c1f4f483603d4c96cf6f0"
        ],
        [
            "unfold xi in |- *; rewrite rt_root; unfold Int in |- *.",
            "VernacExtend",
            "a9b109322d8ec951cfa5124533cd970d9452ba38"
        ],
        [
            "generalize (ctrl_copy_pos (bm c0) owner (root_parent s0)).",
            "VernacExtend",
            "806bc8bd88e4507d475840fe52c4acb5c09bbb35"
        ],
        [
            "generalize (ctrl_dec_pos (bm c0) owner (root_parent s0)).",
            "VernacExtend",
            "fe9322fe053dd29b816a0b2f89ff6468f9fc2010"
        ],
        [
            "omega.",
            "VernacExtend",
            "32c6c865d255452c7e10c77111456d1981cede39"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma root_no_in_queue_inc : forall y : Site, ~ In_queue Message (inc_dec y) (bm c0 (root_parent s0) owner).",
            "VernacStartTheoremProof",
            "0f4b97ee6907e6347c031e8d4eaa4d6316cd451d"
        ],
        [
            "intro; red in |- *; intro.",
            "VernacExtend",
            "4d6da237a56beac7e23c9076385fe4d8250169c5"
        ],
        [
            "elim (root_no_parent y); apply parent_intro; trivial.",
            "VernacExtend",
            "08d2acb5906276c187f95ea9ccf73e51550fd526"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma null_root_ctrl_inc : (fun s : Site => ctrl_inc s (root_parent s0) (bm c0)) = (fun s : Site => 0%Z).",
            "VernacStartTheoremProof",
            "ba58938d7582744b254e2cfe2c98be328acf690f"
        ],
        [
            "apply funct_eq; intro.",
            "VernacExtend",
            "7f75b60d127a4b52dcaa5fa6719668aecc9e462b"
        ],
        [
            "unfold ctrl_inc, card_mess in |- *; apply card_null.",
            "VernacExtend",
            "11c407a13ecde9c4db8160134998924837c1c061"
        ],
        [
            "apply root_no_in_queue_inc.",
            "VernacExtend",
            "f8f1bda63ddb0be40a2904d53b153f307228c2a1"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma null_root_yi : yi c0 (root_parent s0) = 0%Z.",
            "VernacStartTheoremProof",
            "141577f11196d46bea8d3e1b084557fb36ba2f09"
        ],
        [
            "unfold yi in |- *; rewrite null_root_ctrl_inc; apply sigma_null.",
            "VernacExtend",
            "e4f2bf1e5add5378c0bad17c8d9f27bf2ba70f35"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lt_root_xi_yi : (xi c0 (root_parent s0) > yi c0 (root_parent s0))%Z.",
            "VernacStartTheoremProof",
            "12775f7fd09bf1425d6b534634e1b555e5c32789"
        ],
        [
            "rewrite null_root_yi; exact pos_root_xi.",
            "VernacExtend",
            "868a6f750bd4c8fcc18e2d5e07ca659c2180135c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lt_sigma_xi_yi : (sigma_xi c0 > sigma_yi c0)%Z.",
            "VernacStartTheoremProof",
            "4e54277758a8708ed19532d5a3e5df83e25d3378"
        ],
        [
            "apply Zlt_gt; unfold sigma_xi, sigma_yi in |- *; apply lt_sigma_sigma.",
            "VernacExtend",
            "c496c2b3d4bd2a50f91fca2736ef543a201d9436"
        ],
        [
            "intro; apply Zge_le; apply le_xi_yi; trivial.",
            "VernacExtend",
            "e699dc3bed569ed4e898a5b3ac06953ef05ddfd3"
        ],
        [
            "exists (root_parent s0); split.",
            "VernacExtend",
            "d5bf1d6e1b911fef20017a4ebe5072af5b068c46"
        ],
        [
            "apply Zgt_lt; apply lt_root_xi_yi.",
            "VernacExtend",
            "d352af882378972dde741a6a3fd4bfa8d4551a1b"
        ],
        [
            "apply in_s_LS.",
            "VernacExtend",
            "037250fbe7d20aa3beba84f7ba4b19a8c2a7cc3e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma pos_st_owner : (st c0 owner > 0)%Z.",
            "VernacStartTheoremProof",
            "2359ddaf6df517423704266d463d22c4a2f78e1e"
        ],
        [
            "generalize (four c0 Hlegal); generalize lt_sigma_xi_yi; omega.",
            "VernacExtend",
            "b9b5217b5f178658cb88d32f201c98d7697c3b45"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End SAFETY.",
            "VernacEndSegment",
            "04208e5cd696a821e27bc59e3b2393f37bda3a78"
        ]
    ],
    "proofs": [
        {
            "name": "le_dt_time",
            "line_nb": 14,
            "steps": [
                {
                    "command": [
                        "intros; elim H.",
                        "VernacExtend",
                        "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
                    ]
                },
                {
                    "command": [
                        "apply init_le_dt_time.",
                        "VernacExtend",
                        "dcc9ea1b80bb3873f322c9eb44999c3ea7575b22"
                    ]
                },
                {
                    "command": [
                        "simple induction t; unfold transition in |- *; intros.",
                        "VernacExtend",
                        "685281e9189b950a81fd9f96efaeda318772ab90"
                    ]
                },
                {
                    "command": [
                        "apply copy_trans_le_dt_time; trivial.",
                        "VernacExtend",
                        "c2aa39f421db04d0e72b76202df7b252ddff9e8c"
                    ]
                },
                {
                    "command": [
                        "apply rdec_trans_le_dt_time; trivial.",
                        "VernacExtend",
                        "1bf3be22d33c32f284345bc9b64a3c659379d5d5"
                    ]
                },
                {
                    "command": [
                        "apply rinc_trans_le_dt_time; trivial.",
                        "VernacExtend",
                        "0f751b04638bee2129973e8082fa5e38c336cdec"
                    ]
                },
                {
                    "command": [
                        "apply rcop1_trans_le_dt_time; trivial.",
                        "VernacExtend",
                        "7c79d11462512e7285ef0ac80a82ff79052be31f"
                    ]
                },
                {
                    "command": [
                        "apply rcop2_trans_le_dt_time; trivial.",
                        "VernacExtend",
                        "bb0f4b4545e9440f36a91f324becfbc0cff3d90b"
                    ]
                },
                {
                    "command": [
                        "apply rcop3_trans_le_dt_time; trivial.",
                        "VernacExtend",
                        "3fce94cb92d52e6c031fe2cc245c0ea442e63028"
                    ]
                },
                {
                    "command": [
                        "apply del_trans_le_dt_time; trivial.",
                        "VernacExtend",
                        "6d1baede3a6e54f534b824e68aa78403be44ba59"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "not_owner_inc",
            "line_nb": 26,
            "steps": [
                {
                    "command": [
                        "intros c s0 s1 s2 H; elim H; simpl in |- *.",
                        "VernacExtend",
                        "37fa105d672905e0466c7e38e1fcc8e10e65f34d"
                    ]
                },
                {
                    "command": [
                        "contradiction.",
                        "VernacExtend",
                        "9b6a5c45e1144cbbccd544effb2a97082518704a"
                    ]
                },
                {
                    "command": [
                        "simple induction t; unfold transition in |- *; intros.",
                        "VernacExtend",
                        "685281e9189b950a81fd9f96efaeda318772ab90"
                    ]
                },
                {
                    "command": [
                        "apply H1; apply copy_trans_in_queue with (s1 := s3) (s2 := s4); trivial.",
                        "VernacExtend",
                        "3b8a134d4636a3a9e599768ec7d507e82b2d12de"
                    ]
                },
                {
                    "command": [
                        "apply H1; apply rdec_trans_in_queue with (s1 := s3) (s2 := s4); trivial.",
                        "VernacExtend",
                        "05d8f8efddf15cdc4acafea52eba443e3c9d951e"
                    ]
                },
                {
                    "command": [
                        "apply H1; apply rinc_trans_in_queue with (s1 := s3) (s2 := s4); trivial.",
                        "VernacExtend",
                        "2888230e825a078b8d51ae723369d62be7b98b30"
                    ]
                },
                {
                    "command": [
                        "apply H1; apply rcop1_trans_in_queue with (s1 := s3) (s2 := s4); trivial.",
                        "VernacExtend",
                        "d3bd9958c882dfbf4be4658d6daab999682e4c5e"
                    ]
                },
                {
                    "command": [
                        "apply H1; apply rcop2_trans_in_queue with (s2 := s3); trivial.",
                        "VernacExtend",
                        "41f37226381bcff4e43565c900e189b4302d5c10"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s3); intro.",
                        "VernacExtend",
                        "703264eb076600753d61b91b94703896f5724014"
                    ]
                },
                {
                    "command": [
                        "rewrite e1; trivial.",
                        "VernacExtend",
                        "1396e9f8f7a5842ba093540f5e9548e9ecddc78d"
                    ]
                },
                {
                    "command": [
                        "apply H1; apply rcop3_trans_in_queue with (s1 := s3) (s2 := s4); trivial.",
                        "VernacExtend",
                        "6a5cc3a370bc039e21e0d9ca834ebd20b966f2b8"
                    ]
                },
                {
                    "command": [
                        "apply H1; apply del_trans_in_queue with (s1 := s); trivial.",
                        "VernacExtend",
                        "d644a880939ce93a1ce6e832d85a205bf09c6805"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "not_owner_first_inc",
            "line_nb": 40,
            "steps": [
                {
                    "command": [
                        "intros; apply (not_owner_inc c s0 s1 s2).",
                        "VernacExtend",
                        "6ab37427793f6957bb651a49aae1ac7cfa6c9e29"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply first_in; trivial.",
                        "VernacExtend",
                        "5bad8705add8fb9f6370093186120950eb89e8ce"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "copy_diff_site",
            "line_nb": 45,
            "steps": [
                {
                    "command": [
                        "intros c0 s1 s2 Hlegal; elim Hlegal.",
                        "VernacExtend",
                        "4620a7aff014f7d1d750491dd5ebd2e1ee5f98de"
                    ]
                },
                {
                    "command": [
                        "intros; apply init_copy_diff_site; trivial.",
                        "VernacExtend",
                        "5d31494d30b90145a24648c5589dd0d0735b2d00"
                    ]
                },
                {
                    "command": [
                        "simple induction t; unfold transition in |- *; intros.",
                        "VernacExtend",
                        "685281e9189b950a81fd9f96efaeda318772ab90"
                    ]
                },
                {
                    "command": [
                        "apply copy_trans_diff_site with (c0 := c) (s1 := s0) (s2 := s3); trivial.",
                        "VernacExtend",
                        "6d3de3ad439b7dfec991f809a77624c70de66324"
                    ]
                },
                {
                    "command": [
                        "apply rdec_trans_diff_site with (c0 := c) (s1 := s0) (s2 := s3); trivial.",
                        "VernacExtend",
                        "5c9bc670ce8d4237c005d686df32b275495f6752"
                    ]
                },
                {
                    "command": [
                        "apply rinc_trans_diff_site with (c0 := c) (s1 := s0) (s2 := s3); trivial.",
                        "VernacExtend",
                        "3c2fe76b32ddba4e248a285f6f5ebb35d0310512"
                    ]
                },
                {
                    "command": [
                        "apply rcop1_trans_diff_site with (c0 := c) (s1 := s0) (s2 := s3); trivial.",
                        "VernacExtend",
                        "3ab401d513fec3bb97c18c4cd26be6ed4ac893d4"
                    ]
                },
                {
                    "command": [
                        "apply rcop2_trans_diff_site with (c0 := c) (s2 := s0); trivial.",
                        "VernacExtend",
                        "5a079f98665abce088b0ca852c957c4429f6ae7a"
                    ]
                },
                {
                    "command": [
                        "apply rcop3_trans_diff_site with (c0 := c) (s1 := s0) (s2 := s3); trivial.",
                        "VernacExtend",
                        "040d58f6377ac2c2c389442e9d8c1ca3c7294ad9"
                    ]
                },
                {
                    "command": [
                        "apply del_trans_diff_site with (c0 := c) (s0 := s); trivial.",
                        "VernacExtend",
                        "ae073cd825060f0a421ecb9d3cab68ef135543f8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "first_copy_diff_site",
            "line_nb": 57,
            "steps": [
                {
                    "command": [
                        "intros; apply (copy_diff_site c0 s1 s2).",
                        "VernacExtend",
                        "4b95886ac29e622ae530536da0aa672896f32958"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply first_in; trivial.",
                        "VernacExtend",
                        "5bad8705add8fb9f6370093186120950eb89e8ce"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "two",
            "line_nb": 64,
            "steps": [
                {
                    "command": [
                        "intros; elim H; simpl in |- *.",
                        "VernacExtend",
                        "2ef132a2d18e61b4d3aa135ab5851aa0061f2802"
                    ]
                },
                {
                    "command": [
                        "rewrite sigma_ctrl_init; auto.",
                        "VernacExtend",
                        "5fbc4ff0d6bd6ccd3774e9b8b511f61c82ceed4d"
                    ]
                },
                {
                    "command": [
                        "simple induction t; unfold transition in |- *; intros.",
                        "VernacExtend",
                        "685281e9189b950a81fd9f96efaeda318772ab90"
                    ]
                },
                {
                    "command": [
                        "rewrite copy_trans_sigma_ctrl.",
                        "VernacExtend",
                        "eac0e8e34209633bbe59c03ff3428c886e9781ab"
                    ]
                },
                {
                    "command": [
                        "rewrite copy_trans_st.",
                        "VernacExtend",
                        "2b903f220eff005966661ec1270b28a7112357d8"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s1); intro; omega.",
                        "VernacExtend",
                        "8264472361765ed9829726e58d80bde1a206b72d"
                    ]
                },
                {
                    "command": [
                        "rewrite rdec_trans_sigma_ctrl.",
                        "VernacExtend",
                        "58af86c0aee3ee425a9b6c983333733f631cda84"
                    ]
                },
                {
                    "command": [
                        "rewrite rdec_trans_st.",
                        "VernacExtend",
                        "abaab24156501a256cd19f9d50090f94dc95f217"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s2); intro; omega.",
                        "VernacExtend",
                        "25f7356b02c173e3a194af5cf9c09e2007506eef"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_sigma_ctrl.",
                        "VernacExtend",
                        "d6b26c2e82510dc52c492a3dd8291e11fadbfc3f"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_st.",
                        "VernacExtend",
                        "ecd8e2d0167dbeaea5f8375d3422773a09df60d5"
                    ]
                },
                {
                    "command": [
                        "rewrite case_ineq; auto.",
                        "VernacExtend",
                        "e1873c8b42ed18efbaaa411ab2ff22a49453cc4d"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop1_trans_sigma_ctrl; auto.",
                        "VernacExtend",
                        "a009046b90910f6660e7e01210e4d140b4fbc120"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop2_trans_sigma_ctrl; auto.",
                        "VernacExtend",
                        "57aeb6aea69d0ec836f7d7c2b613945f8fc26805"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop3_trans_sigma_ctrl; auto.",
                        "VernacExtend",
                        "3e4666a0db27b51943b54cc2925e2b739bf234bf"
                    ]
                },
                {
                    "command": [
                        "rewrite del_trans_sigma_ctrl; auto.",
                        "VernacExtend",
                        "8fdb5e0111c84b9c53e0ee158d7793aa42405e5d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "four",
            "line_nb": 85,
            "steps": [
                {
                    "command": [
                        "intros; elim H; simpl in |- *.",
                        "VernacExtend",
                        "2ef132a2d18e61b4d3aa135ab5851aa0061f2802"
                    ]
                },
                {
                    "command": [
                        "rewrite sigma_xi_init; rewrite sigma_yi_init; trivial.",
                        "VernacExtend",
                        "03232ade1320ed43b257320b9888a98e90670f4e"
                    ]
                },
                {
                    "command": [
                        "simple induction t; unfold transition in |- *; intros.",
                        "VernacExtend",
                        "685281e9189b950a81fd9f96efaeda318772ab90"
                    ]
                },
                {
                    "command": [
                        "rewrite copy_trans_st.",
                        "VernacExtend",
                        "2b903f220eff005966661ec1270b28a7112357d8"
                    ]
                },
                {
                    "command": [
                        "rewrite copy_trans_sigma_xi.",
                        "VernacExtend",
                        "04c73e9a44169ae0ff062e91da6c9f7757dd577d"
                    ]
                },
                {
                    "command": [
                        "rewrite copy_trans_sigma_yi.",
                        "VernacExtend",
                        "533e01ce1e6e4cf6a9c93e5827f042a608e5fc83"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec owner s1); intro; omega.",
                        "VernacExtend",
                        "b654f8143a93cf8b21f9e14a89dc2c43102bef40"
                    ]
                },
                {
                    "command": [
                        "rewrite rdec_trans_st.",
                        "VernacExtend",
                        "abaab24156501a256cd19f9d50090f94dc95f217"
                    ]
                },
                {
                    "command": [
                        "rewrite rdec_trans_sigma_xi.",
                        "VernacExtend",
                        "dcbe08f5ce72defb372dbe377e27792e5d85e346"
                    ]
                },
                {
                    "command": [
                        "rewrite rdec_trans_sigma_yi.",
                        "VernacExtend",
                        "9f38dea5d056ffa81dd782e62514316d955f5754"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec owner s2); intro; omega.",
                        "VernacExtend",
                        "47d6c2cf88f62ab5b5c8f32d56c85bb06ccfa784"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_st.",
                        "VernacExtend",
                        "ecd8e2d0167dbeaea5f8375d3422773a09df60d5"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_sigma_xi.",
                        "VernacExtend",
                        "03b84d5ba20203204481b741eadf74781dcabce7"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_sigma_yi.",
                        "VernacExtend",
                        "ecbcccb280bc194dcab3e2adb5758667bf896ac2"
                    ]
                },
                {
                    "command": [
                        "rewrite case_eq; omega.",
                        "VernacExtend",
                        "1af441b9a60f10191b80e52526662e6c24752207"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply (not_owner_inc c0 s3 s1 owner).",
                        "VernacExtend",
                        "6bca4a2de804079d9f93ae05c2aa903aa4713b27"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply first_in; auto.",
                        "VernacExtend",
                        "7b65a930694a5eaf216efd7c7d6cd2ea2703115c"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop1_trans_sigma_xi.",
                        "VernacExtend",
                        "c47dfab67e011a5b3d57fa9632197c6961e204ed"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop1_trans_sigma_yi.",
                        "VernacExtend",
                        "fbf341f08b862894393392021fbd7f73fd21d116"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop2_trans_sigma_xi.",
                        "VernacExtend",
                        "1fabd0e1659753e1c88272a537453490718abaa2"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop2_trans_sigma_yi.",
                        "VernacExtend",
                        "5be8eb149a2feced349a702693791612c368098d"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop3_trans_sigma_xi.",
                        "VernacExtend",
                        "e2589a0c2c2c1550df3322256b194117520e4f00"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop3_trans_sigma_yi.",
                        "VernacExtend",
                        "7d2c683ae650595a84a1aa64c0f46d64daf4ed55"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *; omega.",
                        "VernacExtend",
                        "e39ee197bcf8e665eb70095a296ce867a0e4d7ae"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "rewrite del_trans_sigma_xi.",
                        "VernacExtend",
                        "25342449af1d708872b7b67d7a0ca6391bbea2e9"
                    ]
                },
                {
                    "command": [
                        "rewrite del_trans_sigma_yi.",
                        "VernacExtend",
                        "b760cdad05f06f8f70196b569a39bf8f43deacbe"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "legal_false_D",
            "line_nb": 133,
            "steps": [
                {
                    "command": [
                        "intros c0 s0 H; elim H.",
                        "VernacExtend",
                        "68ebddfd7c54e7bd63a8d4b580ebe5868513103a"
                    ]
                },
                {
                    "command": [
                        "intro; apply D_init.",
                        "VernacExtend",
                        "84a4b4b865185d964c09aea54250aa866c43fa63"
                    ]
                },
                {
                    "command": [
                        "simple induction t; unfold transition in |- *; intros.",
                        "VernacExtend",
                        "685281e9189b950a81fd9f96efaeda318772ab90"
                    ]
                },
                {
                    "command": [
                        "apply copy_trans_D; auto.",
                        "VernacExtend",
                        "867980178d2f6a6731b35aec8b3ecc4fdbbc5112"
                    ]
                },
                {
                    "command": [
                        "apply rdec_trans_D; auto.",
                        "VernacExtend",
                        "0ec792eca756bffce7e2f87bbca8f14e0264e8e3"
                    ]
                },
                {
                    "command": [
                        "apply rinc_trans_D.",
                        "VernacExtend",
                        "8a509a68b62fb31e8118a9954a9beb0f1eb9eec2"
                    ]
                },
                {
                    "command": [
                        "apply (not_owner_first_inc c s3 s1 owner); auto.",
                        "VernacExtend",
                        "d9ea46abe7c4a8eda3b210c50d22c11558ad4825"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "apply rcop1_trans_D; auto.",
                        "VernacExtend",
                        "a32cfdd67240dcb41339a6fb6851a30c260e58cb"
                    ]
                },
                {
                    "command": [
                        "apply rcop2_trans_D; auto.",
                        "VernacExtend",
                        "e6425468cbd6c1538a84190cdea169edfda5410f"
                    ]
                },
                {
                    "command": [
                        "apply rcop3_trans_D; auto.",
                        "VernacExtend",
                        "68aab4ff5d4ec688f2bebdccf916899134abdbad"
                    ]
                },
                {
                    "command": [
                        "apply del_trans_D; auto.",
                        "VernacExtend",
                        "89958063b7541fc2f8152528e112145618b08a14"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "legal_alternate",
            "line_nb": 147,
            "steps": [
                {
                    "command": [
                        "intros; elim H.",
                        "VernacExtend",
                        "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
                    ]
                },
                {
                    "command": [
                        "apply alt_init.",
                        "VernacExtend",
                        "b2428aaafdbeadeb188b124002565c4943ca9c54"
                    ]
                },
                {
                    "command": [
                        "simple induction t; unfold transition in |- *; intros.",
                        "VernacExtend",
                        "685281e9189b950a81fd9f96efaeda318772ab90"
                    ]
                },
                {
                    "command": [
                        "apply copy_trans_alt; trivial.",
                        "VernacExtend",
                        "c4f9c5007934bdf372928eb3b635b282ba3abe7f"
                    ]
                },
                {
                    "command": [
                        "apply rdec_trans_alt; trivial.",
                        "VernacExtend",
                        "9a7272c2c8ac6d1053904cb6f18b058232b3c5a3"
                    ]
                },
                {
                    "command": [
                        "apply rinc_trans_alt.",
                        "VernacExtend",
                        "662c03d11a08e8b5326893868bb46357f519d863"
                    ]
                },
                {
                    "command": [
                        "apply (not_owner_first_inc c s3 s1 owner); auto.",
                        "VernacExtend",
                        "d9ea46abe7c4a8eda3b210c50d22c11558ad4825"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply rcop1_trans_alt; trivial.",
                        "VernacExtend",
                        "0f96d858e91dafca7c4450ff8d2ba90c2edee3aa"
                    ]
                },
                {
                    "command": [
                        "apply rcop2_trans_alt; trivial.",
                        "VernacExtend",
                        "fe57721c959c30d4dbba4f3887cc6b6fa6034e02"
                    ]
                },
                {
                    "command": [
                        "apply rcop3_trans_alt.",
                        "VernacExtend",
                        "f05dbdb28ff461fe582957c53949aeb8f99033e2"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply legal_false_D; trivial.",
                        "VernacExtend",
                        "e62857dc3dd8f16c698f2c0e64e69a528402f082"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply del_trans_alt; trivial.",
                        "VernacExtend",
                        "141626a0f3972fda18835dea6be64f9f169fe93b"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "le_xi_yi",
            "line_nb": 168,
            "steps": [
                {
                    "command": [
                        "intros; unfold xi, yi, ctrl_copy, ctrl_dec, ctrl_inc in |- *.",
                        "VernacExtend",
                        "f0978b2e34281edd9908a15bac7cebfcba7f7ef2"
                    ]
                },
                {
                    "command": [
                        "generalize (pos_card_mess copy (bm c0 owner s0)); intros.",
                        "VernacExtend",
                        "1ac759075898a028f02abd06a5df45c19a94569e"
                    ]
                },
                {
                    "command": [
                        "generalize (legal_alternate s0 c0 Hlegal); intros.",
                        "VernacExtend",
                        "5dd82b27e591a6bc80e15eff944f9b3a31f139e1"
                    ]
                },
                {
                    "command": [
                        "case (eq_bool_dec (rt c0 s0)); intro; rewrite e; unfold Int in |- *.",
                        "VernacExtend",
                        "4666bda06e0c33ab205f907ee9b786afd39fceb8"
                    ]
                },
                {
                    "command": [
                        "generalize (alt_dec_inc (bm c0 s0 owner) H0); omega.",
                        "VernacExtend",
                        "6961e2d5af87ddc2cba077424381655750ad7270"
                    ]
                },
                {
                    "command": [
                        "generalize (legal_false_D c0 s0 Hlegal e); intro.",
                        "VernacExtend",
                        "9d00235016fad2c4830f1ce275fd0910092a1b2f"
                    ]
                },
                {
                    "command": [
                        "generalize (D_dec_inc (bm c0 s0 owner) H0 H1); omega.",
                        "VernacExtend",
                        "fc1a56b22276ddbffaced786000eb976baf8a6a5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "le_sigma_xi_yi",
            "line_nb": 177,
            "steps": [
                {
                    "command": [
                        "unfold sigma_xi, sigma_yi in |- *; apply ge_sigma_sigma.",
                        "VernacExtend",
                        "0cf4f5bec322551a30f18e96f6a7a328410a4429"
                    ]
                },
                {
                    "command": [
                        "intros; apply le_xi_yi.",
                        "VernacExtend",
                        "a3ce0bb06733d98e38302b739d5fe56886823e59"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "st_owner_pos",
            "line_nb": 181,
            "steps": [
                {
                    "command": [
                        "generalize (four c0 Hlegal); generalize le_sigma_xi_yi; omega.",
                        "VernacExtend",
                        "ce4fb1b16d2d9977c4639b154d1f3eca92cad22f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "st_rt",
            "line_nb": 188,
            "steps": [
                {
                    "command": [
                        "elim Hlegal.",
                        "VernacExtend",
                        "a5fdc3ecfff9a3757c8d7c268d28ba9b4167a9ef"
                    ]
                },
                {
                    "command": [
                        "intros; apply st_rt_init; trivial.",
                        "VernacExtend",
                        "6a74b07ad4d026359f950ec1a1fb8e2cef9a6da4"
                    ]
                },
                {
                    "command": [
                        "simple induction t; unfold transition in |- *; intros.",
                        "VernacExtend",
                        "685281e9189b950a81fd9f96efaeda318772ab90"
                    ]
                },
                {
                    "command": [
                        "apply copy_trans_st_rt; auto.",
                        "VernacExtend",
                        "4325490808069b7de89b8128d10018897ae7c369"
                    ]
                },
                {
                    "command": [
                        "apply rdec_trans_st_rt; auto.",
                        "VernacExtend",
                        "4deeaa24dbb47a3d31b59c2f5326dde252d33926"
                    ]
                },
                {
                    "command": [
                        "apply rinc_trans_st_rt; auto.",
                        "VernacExtend",
                        "2aeb41f2b01124743a71f87e9e9379ff7574b14b"
                    ]
                },
                {
                    "command": [
                        "apply rcop1_trans_st_rt; auto.",
                        "VernacExtend",
                        "deed376ba548c9478b20598b5b91a3b801e69710"
                    ]
                },
                {
                    "command": [
                        "apply rcop2_trans_st_rt; auto.",
                        "VernacExtend",
                        "b5ecba354dbe3bbe09338698cc37ef9fd5451dbe"
                    ]
                },
                {
                    "command": [
                        "apply rcop3_trans_st_rt; auto.",
                        "VernacExtend",
                        "1af160d74e58e6e7c5aa416d67c6559e8a3e12de"
                    ]
                },
                {
                    "command": [
                        "apply del_trans_st_rt; auto.",
                        "VernacExtend",
                        "59a52d4c7ce3f239feb0a446681d19ee4b61920e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "parent_rt",
            "line_nb": 200,
            "steps": [
                {
                    "command": [
                        "intros; elim H; intros; apply st_rt.",
                        "VernacExtend",
                        "19c559dc09bbc9dcd9e0e55ec39f38ecb7ab0ab4"
                    ]
                },
                {
                    "command": [
                        "apply (not_owner_inc c0 s2 s3 owner); trivial.",
                        "VernacExtend",
                        "e7d05105f908ad7f48666c79404e0261a0c315cb"
                    ]
                },
                {
                    "command": [
                        "rewrite two.",
                        "VernacExtend",
                        "7825ba4ebf9b9722175cbbbacb51e79cacf0b0b7"
                    ]
                },
                {
                    "command": [
                        "apply sigma_ctrl_strct_pos with (s1 := s3); trivial.",
                        "VernacExtend",
                        "fbd7f0d0bbc8c98095088f9033381e6822073005"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply (not_owner_inc c0 s2 s3 owner); auto.",
                        "VernacExtend",
                        "09a20d4c19e08c6f6af558c40f91f7361c33a1f2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ancestor_rt",
            "line_nb": 208,
            "steps": [
                {
                    "command": [
                        "intros; elim H.",
                        "VernacExtend",
                        "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
                    ]
                },
                {
                    "command": [
                        "intros; apply parent_rt with (s0 := s3); trivial.",
                        "VernacExtend",
                        "40e4ba4b4ebd8f3f855f3c354853beabcdea2e54"
                    ]
                },
                {
                    "command": [
                        "intros; apply parent_rt with (s0 := s3); trivial.",
                        "VernacExtend",
                        "40e4ba4b4ebd8f3f855f3c354853beabcdea2e54"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "in_queue_parent_dec",
            "line_nb": 215,
            "steps": [
                {
                    "command": [
                        "intros; elim (bm c1 s1 owner).",
                        "VernacExtend",
                        "f26c3d3559e19d47c4881cc4e71785cd87581e1d"
                    ]
                },
                {
                    "command": [
                        "right; intro; apply not_in_empty.",
                        "VernacExtend",
                        "45b39d6d99b056fd0a260d6b7069927007845db4"
                    ]
                },
                {
                    "command": [
                        "intros; case d; simpl in |- *.",
                        "VernacExtend",
                        "47f7500e771f8c7c5573501662a57ee0d743d23e"
                    ]
                },
                {
                    "command": [
                        "elim H; intro y.",
                        "VernacExtend",
                        "922d636ea2db9476306e221737ff0afe98e3d723"
                    ]
                },
                {
                    "command": [
                        "elim y; intros.",
                        "VernacExtend",
                        "250726da241163a50d9d8689bcc718a42a970c80"
                    ]
                },
                {
                    "command": [
                        "left; exists x; auto.",
                        "VernacExtend",
                        "ca4ebf82afe4e4edf79efabea575707495d1cb53"
                    ]
                },
                {
                    "command": [
                        "right; intro; red in |- *; intros; elim H0; intro.",
                        "VernacExtend",
                        "77f1aff23a9513ffed9cfd5ec6040d09a577e38c"
                    ]
                },
                {
                    "command": [
                        "discriminate H1.",
                        "VernacExtend",
                        "1a1404b79897a18af2dbe03fbbe51add9f287650"
                    ]
                },
                {
                    "command": [
                        "absurd (In_queue Message (inc_dec s2) q); auto.",
                        "VernacExtend",
                        "dd630caa2baa472abfd306736118108376af613f"
                    ]
                },
                {
                    "command": [
                        "intros; left; split with s; auto.",
                        "VernacExtend",
                        "bb7892d9c34e9254a69900e757ec68dbb5df0986"
                    ]
                },
                {
                    "command": [
                        "elim H; intro y.",
                        "VernacExtend",
                        "922d636ea2db9476306e221737ff0afe98e3d723"
                    ]
                },
                {
                    "command": [
                        "elim y; intros.",
                        "VernacExtend",
                        "250726da241163a50d9d8689bcc718a42a970c80"
                    ]
                },
                {
                    "command": [
                        "left; split with x; auto.",
                        "VernacExtend",
                        "ce2d6c4cdfe860106ac5a6aea8df50c6399b8455"
                    ]
                },
                {
                    "command": [
                        "right; intros; red in |- *; intros; elim H0; intro.",
                        "VernacExtend",
                        "f008145d02b828719bff9a4b0bccccbacfb9bba8"
                    ]
                },
                {
                    "command": [
                        "discriminate H1.",
                        "VernacExtend",
                        "1a1404b79897a18af2dbe03fbbe51add9f287650"
                    ]
                },
                {
                    "command": [
                        "absurd (In_queue Message (inc_dec s2) q); auto.",
                        "VernacExtend",
                        "dd630caa2baa472abfd306736118108376af613f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "parent_dec",
            "line_nb": 233,
            "steps": [
                {
                    "command": [
                        "intros; generalize (in_queue_parent_dec c1 s1); intro.",
                        "VernacExtend",
                        "fb82e9e1864f1cbd96248a34c4d157c07f007b03"
                    ]
                },
                {
                    "command": [
                        "elim H; intros y.",
                        "VernacExtend",
                        "49bf63a902422faa19ba836befe6a9a6a95bb524"
                    ]
                },
                {
                    "command": [
                        "elim y; intros.",
                        "VernacExtend",
                        "250726da241163a50d9d8689bcc718a42a970c80"
                    ]
                },
                {
                    "command": [
                        "left; split with x.",
                        "VernacExtend",
                        "d65e2dfb0ef969c0c418809ca1c538bdbf0fcd59"
                    ]
                },
                {
                    "command": [
                        "apply parent_intro; trivial.",
                        "VernacExtend",
                        "e5c958cb7b68927e6d41fde8eaf855b60d6a2042"
                    ]
                },
                {
                    "command": [
                        "right; intro.",
                        "VernacExtend",
                        "0fd4b34386435b5a8272d82b153513f11dc07023"
                    ]
                },
                {
                    "command": [
                        "red in |- *; intro.",
                        "VernacExtend",
                        "12e00b6ab6f8834b6f81959ca42843abaa311f37"
                    ]
                },
                {
                    "command": [
                        "inversion H0.",
                        "VernacExtend",
                        "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
                    ]
                },
                {
                    "command": [
                        "absurd (In_queue Message (inc_dec s2) (bm c1 s1 owner)); auto.",
                        "VernacExtend",
                        "4a7c53c1c710285f7145ea7a916d74af42edf6ce"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "parent_cr",
            "line_nb": 244,
            "steps": [
                {
                    "command": [
                        "intros c0 s1 s2 H; elim H.",
                        "VernacExtend",
                        "b773f7333994d56fd67a1d8d04dd35f821811ae0"
                    ]
                },
                {
                    "command": [
                        "intros; apply init_parent_cr; trivial.",
                        "VernacExtend",
                        "8ce46d4280f8fb0e900a40df01492004cd57448e"
                    ]
                },
                {
                    "command": [
                        "simple induction t; unfold transition in |- *; intros.",
                        "VernacExtend",
                        "685281e9189b950a81fd9f96efaeda318772ab90"
                    ]
                },
                {
                    "command": [
                        "apply copy_trans_parent_cr; trivial.",
                        "VernacExtend",
                        "e454555bf9ec3280270d96f6b6096ed1209aea24"
                    ]
                },
                {
                    "command": [
                        "apply rdec_trans_parent_cr; trivial.",
                        "VernacExtend",
                        "d33f6a19ca2bcb4a919d211c300b045bf864aef8"
                    ]
                },
                {
                    "command": [
                        "apply rinc_trans_parent_cr; trivial.",
                        "VernacExtend",
                        "3f2d355302ed87d2dc0a7a45da1fbbb906c177df"
                    ]
                },
                {
                    "command": [
                        "apply rcop1_trans_parent_cr; trivial.",
                        "VernacExtend",
                        "344812e052b85bf83db458cb43eadb1af621212f"
                    ]
                },
                {
                    "command": [
                        "apply rcop2_trans_parent_cr; trivial.",
                        "VernacExtend",
                        "b45351afc8385ba1448ae90a0a93b10a4f1bddf9"
                    ]
                },
                {
                    "command": [
                        "apply rcop3_trans_parent_cr.",
                        "VernacExtend",
                        "67860d1911d44a640907182847b4ac85898f1368"
                    ]
                },
                {
                    "command": [
                        "apply (first_copy_diff_site c); trivial.",
                        "VernacExtend",
                        "664d38e5d5d796c643fffb8d7e9a8454794657f8"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "exact (ancestor_rt c H0).",
                        "VernacExtend",
                        "414bd9675df1278592b9c74f03a6afd9f41c244a"
                    ]
                },
                {
                    "command": [
                        "intros; apply le_dt_time; trivial.",
                        "VernacExtend",
                        "df76aa96c90506f686406eb896c658442df6c104"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply del_trans_parent_cr; trivial.",
                        "VernacExtend",
                        "50a4fdbc49da401ba9356d831a0fa37b17318e8f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "wf_parent",
            "line_nb": 262,
            "steps": [
                {
                    "command": [
                        "intros; apply wf_R with (f := dt c0).",
                        "VernacExtend",
                        "408280aaf0aa7d69f9d5a9a9d0f053925b17dada"
                    ]
                },
                {
                    "command": [
                        "intros; apply parent_cr; trivial.",
                        "VernacExtend",
                        "5c42d472114f665abeca4c5e7190d672f9821fbf"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "root_no_parent",
            "line_nb": 274,
            "steps": [
                {
                    "command": [
                        "intro; unfold root_parent in |- *; apply root_no_R.",
                        "VernacExtend",
                        "69b53f259277860a6463cde97b6db8659a571d66"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rt_root",
            "line_nb": 277,
            "steps": [
                {
                    "command": [
                        "unfold root_parent in |- *; apply prop_root.",
                        "VernacExtend",
                        "79ba39cbce295513882ffae189bdb7502aca9e75"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "intros; apply parent_rt with (s0 := y); trivial.",
                        "VernacExtend",
                        "05578ec4998860578b1c4e33f6399f5bfa8234ef"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "pos_root_xi",
            "line_nb": 282,
            "steps": [
                {
                    "command": [
                        "unfold xi in |- *; rewrite rt_root; unfold Int in |- *.",
                        "VernacExtend",
                        "a9b109322d8ec951cfa5124533cd970d9452ba38"
                    ]
                },
                {
                    "command": [
                        "generalize (ctrl_copy_pos (bm c0) owner (root_parent s0)).",
                        "VernacExtend",
                        "806bc8bd88e4507d475840fe52c4acb5c09bbb35"
                    ]
                },
                {
                    "command": [
                        "generalize (ctrl_dec_pos (bm c0) owner (root_parent s0)).",
                        "VernacExtend",
                        "fe9322fe053dd29b816a0b2f89ff6468f9fc2010"
                    ]
                },
                {
                    "command": [
                        "omega.",
                        "VernacExtend",
                        "32c6c865d255452c7e10c77111456d1981cede39"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "root_no_in_queue_inc",
            "line_nb": 288,
            "steps": [
                {
                    "command": [
                        "intro; red in |- *; intro.",
                        "VernacExtend",
                        "4d6da237a56beac7e23c9076385fe4d8250169c5"
                    ]
                },
                {
                    "command": [
                        "elim (root_no_parent y); apply parent_intro; trivial.",
                        "VernacExtend",
                        "08d2acb5906276c187f95ea9ccf73e51550fd526"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "null_root_ctrl_inc",
            "line_nb": 292,
            "steps": [
                {
                    "command": [
                        "apply funct_eq; intro.",
                        "VernacExtend",
                        "7f75b60d127a4b52dcaa5fa6719668aecc9e462b"
                    ]
                },
                {
                    "command": [
                        "unfold ctrl_inc, card_mess in |- *; apply card_null.",
                        "VernacExtend",
                        "11c407a13ecde9c4db8160134998924837c1c061"
                    ]
                },
                {
                    "command": [
                        "apply root_no_in_queue_inc.",
                        "VernacExtend",
                        "f8f1bda63ddb0be40a2904d53b153f307228c2a1"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "null_root_yi",
            "line_nb": 297,
            "steps": [
                {
                    "command": [
                        "unfold yi in |- *; rewrite null_root_ctrl_inc; apply sigma_null.",
                        "VernacExtend",
                        "e4f2bf1e5add5378c0bad17c8d9f27bf2ba70f35"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lt_root_xi_yi",
            "line_nb": 300,
            "steps": [
                {
                    "command": [
                        "rewrite null_root_yi; exact pos_root_xi.",
                        "VernacExtend",
                        "868a6f750bd4c8fcc18e2d5e07ca659c2180135c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lt_sigma_xi_yi",
            "line_nb": 303,
            "steps": [
                {
                    "command": [
                        "apply Zlt_gt; unfold sigma_xi, sigma_yi in |- *; apply lt_sigma_sigma.",
                        "VernacExtend",
                        "c496c2b3d4bd2a50f91fca2736ef543a201d9436"
                    ]
                },
                {
                    "command": [
                        "intro; apply Zge_le; apply le_xi_yi; trivial.",
                        "VernacExtend",
                        "e699dc3bed569ed4e898a5b3ac06953ef05ddfd3"
                    ]
                },
                {
                    "command": [
                        "exists (root_parent s0); split.",
                        "VernacExtend",
                        "d5bf1d6e1b911fef20017a4ebe5072af5b068c46"
                    ]
                },
                {
                    "command": [
                        "apply Zgt_lt; apply lt_root_xi_yi.",
                        "VernacExtend",
                        "d352af882378972dde741a6a3fd4bfa8d4551a1b"
                    ]
                },
                {
                    "command": [
                        "apply in_s_LS.",
                        "VernacExtend",
                        "037250fbe7d20aa3beba84f7ba4b19a8c2a7cc3e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "pos_st_owner",
            "line_nb": 310,
            "steps": [
                {
                    "command": [
                        "generalize (four c0 Hlegal); generalize lt_sigma_xi_yi; omega.",
                        "VernacExtend",
                        "b9b5217b5f178658cb88d32f201c98d7697c3b45"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        }
    ]
}