# Clock Divider
This VHDL code contains a clock divider that generates clock signals slower than the input clock signal. The output signals are obtained by dividing down the clock input signal. 

![Capture](https://github.com/kiba6563/VHDL/assets/127403893/706f6c72-07b2-4ca2-97cb-d19edece59e6)

## CLK_25MHz:
<li> Output Clock: 25MHz </li>
<li> Duty Cycle: 50% </li>
<li> Clock period: 40ns </li>

![Capture1](https://github.com/kiba6563/VHDL/assets/127403893/f630b27f-2edd-49a1-9157-11621865f617)

## CLK_5MHz:
<li> Output Clock: 5MHz </li>
<li> Duty Cycle: 50% </li>
<li> Clock period: 200ns </li>

![Capture2](https://github.com/kiba6563/VHDL/assets/127403893/070cf2bf-5629-4410-90d6-866713f8a80c)

## CLK_1MHz:
<li> Output Clock: 1MHz </li>
<li> Duty Cycle: 50% </li>
<li> Clock period: 1000ns </li>

![Capture3](https://github.com/kiba6563/VHDL/assets/127403893/9020be3c-2d6f-4794-b599-512376bff259)

## CLK_100kHz:
<li> Output Clock: 100kHz </li>
<li> Duty Cycle: 50% </li>
<li> Clock period: 10us </li>

![Capture4](https://github.com/kiba6563/VHDL/assets/127403893/6296c60c-8c4a-419c-96a3-b199cc1b8959)
