{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 09:48:27 2021 " "Info: Processing started: Wed Jul 14 09:48:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shanming -c shanming --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shanming -c shanming --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "shanming.bdf" "" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 312 -88 80 328 "clk" "" } } } } { "d:/quartus/win/Assignment Editor.qase" "" { Assignment "d:/quartus/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register _initial:inst\|cost\[0\] register CountUseLight:inst27\|light\[3\] 113.21 MHz 8.833 ns Internal " "Info: Clock \"clk\" has Internal fmax of 113.21 MHz between source register \"_initial:inst\|cost\[0\]\" and destination register \"CountUseLight:inst27\|light\[3\]\" (period= 8.833 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.773 ns + Longest register register " "Info: + Longest register to register delay is 8.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns _initial:inst\|cost\[0\] 1 REG LC_X33_Y20_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X33_Y20_N4; Fanout = 4; REG Node = '_initial:inst\|cost\[0\]'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "" { _initial:inst|cost[0] } "NODE_NAME" } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.451 ns) 0.853 ns BCDadder:inst34\|Add0~102COUT1_104 2 COMB LC_X33_Y20_N5 2 " "Info: 2: + IC(0.402 ns) + CELL(0.451 ns) = 0.853 ns; Loc. = LC_X33_Y20_N5; Fanout = 2; COMB Node = 'BCDadder:inst34\|Add0~102COUT1_104'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "0.853 ns" { _initial:inst|cost[0] BCDadder:inst34|Add0~102COUT1_104 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.365 ns) 1.218 ns BCDadder:inst34\|Add0~93 3 COMB LC_X33_Y20_N6 5 " "Info: 3: + IC(0.000 ns) + CELL(0.365 ns) = 1.218 ns; Loc. = LC_X33_Y20_N6; Fanout = 5; COMB Node = 'BCDadder:inst34\|Add0~93'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "0.365 ns" { BCDadder:inst34|Add0~102COUT1_104 BCDadder:inst34|Add0~93 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.366 ns) 2.655 ns BCDadder:inst34\|LessThan0~87 4 COMB LC_X34_Y17_N8 4 " "Info: 4: + IC(1.071 ns) + CELL(0.366 ns) = 2.655 ns; Loc. = LC_X34_Y17_N8; Fanout = 4; COMB Node = 'BCDadder:inst34\|LessThan0~87'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "1.437 ns" { BCDadder:inst34|Add0~93 BCDadder:inst34|LessThan0~87 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.451 ns) 3.434 ns BCDadder:inst33\|Add0~119COUT1_121 5 COMB LC_X34_Y17_N1 2 " "Info: 5: + IC(0.328 ns) + CELL(0.451 ns) = 3.434 ns; Loc. = LC_X34_Y17_N1; Fanout = 2; COMB Node = 'BCDadder:inst33\|Add0~119COUT1_121'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "0.779 ns" { BCDadder:inst34|LessThan0~87 BCDadder:inst33|Add0~119COUT1_121 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 3.494 ns BCDadder:inst33\|Add0~117COUT1_122 6 COMB LC_X34_Y17_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.060 ns) = 3.494 ns; Loc. = LC_X34_Y17_N2; Fanout = 2; COMB Node = 'BCDadder:inst33\|Add0~117COUT1_122'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "0.060 ns" { BCDadder:inst33|Add0~119COUT1_121 BCDadder:inst33|Add0~117COUT1_122 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 3.554 ns BCDadder:inst33\|Add0~111COUT1 7 COMB LC_X34_Y17_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.060 ns) = 3.554 ns; Loc. = LC_X34_Y17_N3; Fanout = 2; COMB Node = 'BCDadder:inst33\|Add0~111COUT1'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "0.060 ns" { BCDadder:inst33|Add0~117COUT1_122 BCDadder:inst33|Add0~111COUT1 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.118 ns) 3.672 ns BCDadder:inst33\|Add0~113 8 COMB LC_X34_Y17_N4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.118 ns) = 3.672 ns; Loc. = LC_X34_Y17_N4; Fanout = 2; COMB Node = 'BCDadder:inst33\|Add0~113'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "0.118 ns" { BCDadder:inst33|Add0~111COUT1 BCDadder:inst33|Add0~113 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 4.121 ns BCDadder:inst33\|Add0~108 9 COMB LC_X34_Y17_N5 4 " "Info: 9: + IC(0.000 ns) + CELL(0.449 ns) = 4.121 ns; Loc. = LC_X34_Y17_N5; Fanout = 4; COMB Node = 'BCDadder:inst33\|Add0~108'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "0.449 ns" { BCDadder:inst33|Add0~113 BCDadder:inst33|Add0~108 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.366 ns) 5.032 ns BCDadder:inst33\|LessThan0~85 10 COMB LC_X35_Y17_N7 5 " "Info: 10: + IC(0.545 ns) + CELL(0.366 ns) = 5.032 ns; Loc. = LC_X35_Y17_N7; Fanout = 5; COMB Node = 'BCDadder:inst33\|LessThan0~85'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "0.911 ns" { BCDadder:inst33|Add0~108 BCDadder:inst33|LessThan0~85 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.451 ns) 5.812 ns BCDadder:inst32\|Add0~112COUT1_114 11 COMB LC_X35_Y17_N1 2 " "Info: 11: + IC(0.329 ns) + CELL(0.451 ns) = 5.812 ns; Loc. = LC_X35_Y17_N1; Fanout = 2; COMB Node = 'BCDadder:inst32\|Add0~112COUT1_114'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "0.780 ns" { BCDadder:inst33|LessThan0~85 BCDadder:inst32|Add0~112COUT1_114 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 5.872 ns BCDadder:inst32\|Add0~110COUT1_115 12 COMB LC_X35_Y17_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.060 ns) = 5.872 ns; Loc. = LC_X35_Y17_N2; Fanout = 2; COMB Node = 'BCDadder:inst32\|Add0~110COUT1_115'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "0.060 ns" { BCDadder:inst32|Add0~112COUT1_114 BCDadder:inst32|Add0~110COUT1_115 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 5.932 ns BCDadder:inst32\|Add0~106COUT1 13 COMB LC_X35_Y17_N3 2 " "Info: 13: + IC(0.000 ns) + CELL(0.060 ns) = 5.932 ns; Loc. = LC_X35_Y17_N3; Fanout = 2; COMB Node = 'BCDadder:inst32\|Add0~106COUT1'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "0.060 ns" { BCDadder:inst32|Add0~110COUT1_115 BCDadder:inst32|Add0~106COUT1 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.365 ns) 6.297 ns BCDadder:inst32\|Add0~107 14 COMB LC_X35_Y17_N4 5 " "Info: 14: + IC(0.000 ns) + CELL(0.365 ns) = 6.297 ns; Loc. = LC_X35_Y17_N4; Fanout = 5; COMB Node = 'BCDadder:inst32\|Add0~107'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "0.365 ns" { BCDadder:inst32|Add0~106COUT1 BCDadder:inst32|Add0~107 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.280 ns) 7.112 ns BCDadder:inst32\|cout~31 15 COMB LC_X35_Y17_N0 5 " "Info: 15: + IC(0.535 ns) + CELL(0.280 ns) = 7.112 ns; Loc. = LC_X35_Y17_N0; Fanout = 5; COMB Node = 'BCDadder:inst32\|cout~31'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "0.815 ns" { BCDadder:inst32|Add0~107 BCDadder:inst32|cout~31 } "NODE_NAME" } } { "BCDadder.v" "" { Text "D:/Quartus/projects/shanming/BCDadder.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.705 ns) 8.773 ns CountUseLight:inst27\|light\[3\] 16 REG LC_X36_Y16_N2 2 " "Info: 16: + IC(0.956 ns) + CELL(0.705 ns) = 8.773 ns; Loc. = LC_X36_Y16_N2; Fanout = 2; REG Node = 'CountUseLight:inst27\|light\[3\]'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "1.661 ns" { BCDadder:inst32|cout~31 CountUseLight:inst27|light[3] } "NODE_NAME" } } { "CountUseLight.v" "" { Text "D:/Quartus/projects/shanming/CountUseLight.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.607 ns ( 52.51 % ) " "Info: Total cell delay = 4.607 ns ( 52.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.166 ns ( 47.49 % ) " "Info: Total interconnect delay = 4.166 ns ( 47.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "8.773 ns" { _initial:inst|cost[0] BCDadder:inst34|Add0~102COUT1_104 BCDadder:inst34|Add0~93 BCDadder:inst34|LessThan0~87 BCDadder:inst33|Add0~119COUT1_121 BCDadder:inst33|Add0~117COUT1_122 BCDadder:inst33|Add0~111COUT1 BCDadder:inst33|Add0~113 BCDadder:inst33|Add0~108 BCDadder:inst33|LessThan0~85 BCDadder:inst32|Add0~112COUT1_114 BCDadder:inst32|Add0~110COUT1_115 BCDadder:inst32|Add0~106COUT1 BCDadder:inst32|Add0~107 BCDadder:inst32|cout~31 CountUseLight:inst27|light[3] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "8.773 ns" { _initial:inst|cost[0] BCDadder:inst34|Add0~102COUT1_104 BCDadder:inst34|Add0~93 BCDadder:inst34|LessThan0~87 BCDadder:inst33|Add0~119COUT1_121 BCDadder:inst33|Add0~117COUT1_122 BCDadder:inst33|Add0~111COUT1 BCDadder:inst33|Add0~113 BCDadder:inst33|Add0~108 BCDadder:inst33|LessThan0~85 BCDadder:inst32|Add0~112COUT1_114 BCDadder:inst32|Add0~110COUT1_115 BCDadder:inst32|Add0~106COUT1 BCDadder:inst32|Add0~107 BCDadder:inst32|cout~31 CountUseLight:inst27|light[3] } { 0.000ns 0.402ns 0.000ns 1.071ns 0.328ns 0.000ns 0.000ns 0.000ns 0.000ns 0.545ns 0.329ns 0.000ns 0.000ns 0.000ns 0.535ns 0.956ns } { 0.000ns 0.451ns 0.365ns 0.366ns 0.451ns 0.060ns 0.060ns 0.118ns 0.449ns 0.366ns 0.451ns 0.060ns 0.060ns 0.365ns 0.280ns 0.705ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.106 ns - Smallest " "Info: - Smallest clock skew is 0.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.023 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 91 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 91; CLK Node = 'clk'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shanming.bdf" "" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 312 -88 80 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.542 ns) 3.023 ns CountUseLight:inst27\|light\[3\] 2 REG LC_X36_Y16_N2 2 " "Info: 2: + IC(1.653 ns) + CELL(0.542 ns) = 3.023 ns; Loc. = LC_X36_Y16_N2; Fanout = 2; REG Node = 'CountUseLight:inst27\|light\[3\]'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.195 ns" { clk CountUseLight:inst27|light[3] } "NODE_NAME" } } { "CountUseLight.v" "" { Text "D:/Quartus/projects/shanming/CountUseLight.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.32 % ) " "Info: Total cell delay = 1.370 ns ( 45.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.653 ns ( 54.68 % ) " "Info: Total interconnect delay = 1.653 ns ( 54.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "3.023 ns" { clk CountUseLight:inst27|light[3] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "3.023 ns" { clk clk~out0 CountUseLight:inst27|light[3] } { 0.000ns 0.000ns 1.653ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.917 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 91 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 91; CLK Node = 'clk'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shanming.bdf" "" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 312 -88 80 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.542 ns) 2.917 ns _initial:inst\|cost\[0\] 2 REG LC_X33_Y20_N4 4 " "Info: 2: + IC(1.547 ns) + CELL(0.542 ns) = 2.917 ns; Loc. = LC_X33_Y20_N4; Fanout = 4; REG Node = '_initial:inst\|cost\[0\]'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.089 ns" { clk _initial:inst|cost[0] } "NODE_NAME" } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.97 % ) " "Info: Total cell delay = 1.370 ns ( 46.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.547 ns ( 53.03 % ) " "Info: Total interconnect delay = 1.547 ns ( 53.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.917 ns" { clk _initial:inst|cost[0] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "2.917 ns" { clk clk~out0 _initial:inst|cost[0] } { 0.000ns 0.000ns 1.547ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "3.023 ns" { clk CountUseLight:inst27|light[3] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "3.023 ns" { clk clk~out0 CountUseLight:inst27|light[3] } { 0.000ns 0.000ns 1.653ns } { 0.000ns 0.828ns 0.542ns } } } { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.917 ns" { clk _initial:inst|cost[0] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "2.917 ns" { clk clk~out0 _initial:inst|cost[0] } { 0.000ns 0.000ns 1.547ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "CountUseLight.v" "" { Text "D:/Quartus/projects/shanming/CountUseLight.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "8.773 ns" { _initial:inst|cost[0] BCDadder:inst34|Add0~102COUT1_104 BCDadder:inst34|Add0~93 BCDadder:inst34|LessThan0~87 BCDadder:inst33|Add0~119COUT1_121 BCDadder:inst33|Add0~117COUT1_122 BCDadder:inst33|Add0~111COUT1 BCDadder:inst33|Add0~113 BCDadder:inst33|Add0~108 BCDadder:inst33|LessThan0~85 BCDadder:inst32|Add0~112COUT1_114 BCDadder:inst32|Add0~110COUT1_115 BCDadder:inst32|Add0~106COUT1 BCDadder:inst32|Add0~107 BCDadder:inst32|cout~31 CountUseLight:inst27|light[3] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "8.773 ns" { _initial:inst|cost[0] BCDadder:inst34|Add0~102COUT1_104 BCDadder:inst34|Add0~93 BCDadder:inst34|LessThan0~87 BCDadder:inst33|Add0~119COUT1_121 BCDadder:inst33|Add0~117COUT1_122 BCDadder:inst33|Add0~111COUT1 BCDadder:inst33|Add0~113 BCDadder:inst33|Add0~108 BCDadder:inst33|LessThan0~85 BCDadder:inst32|Add0~112COUT1_114 BCDadder:inst32|Add0~110COUT1_115 BCDadder:inst32|Add0~106COUT1 BCDadder:inst32|Add0~107 BCDadder:inst32|cout~31 CountUseLight:inst27|light[3] } { 0.000ns 0.402ns 0.000ns 1.071ns 0.328ns 0.000ns 0.000ns 0.000ns 0.000ns 0.545ns 0.329ns 0.000ns 0.000ns 0.000ns 0.535ns 0.956ns } { 0.000ns 0.451ns 0.365ns 0.366ns 0.451ns 0.060ns 0.060ns 0.118ns 0.449ns 0.366ns 0.451ns 0.060ns 0.060ns 0.365ns 0.280ns 0.705ns } } } { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "3.023 ns" { clk CountUseLight:inst27|light[3] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "3.023 ns" { clk clk~out0 CountUseLight:inst27|light[3] } { 0.000ns 0.000ns 1.653ns } { 0.000ns 0.828ns 0.542ns } } } { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.917 ns" { clk _initial:inst|cost[0] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "2.917 ns" { clk clk~out0 _initial:inst|cost[0] } { 0.000ns 0.000ns 1.547ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "_initial:inst\|add_len conf clk 6.182 ns register " "Info: tsu for register \"_initial:inst\|add_len\" (data pin = \"conf\", clock pin = \"clk\") is 6.182 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.149 ns + Longest pin register " "Info: + Longest pin to register delay is 9.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns conf 1 PIN PIN_P20 68 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_P20; Fanout = 68; PIN Node = 'conf'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "" { conf } "NODE_NAME" } } { "shanming.bdf" "" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 248 -88 80 264 "conf" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.307 ns) + CELL(0.075 ns) 6.616 ns _initial:inst\|len\[0\]~1134 2 COMB LC_X33_Y19_N2 37 " "Info: 2: + IC(5.307 ns) + CELL(0.075 ns) = 6.616 ns; Loc. = LC_X33_Y19_N2; Fanout = 37; COMB Node = '_initial:inst\|len\[0\]~1134'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "5.382 ns" { conf _initial:inst|len[0]~1134 } "NODE_NAME" } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.705 ns) 9.149 ns _initial:inst\|add_len 3 REG LC_X32_Y6_N9 4 " "Info: 3: + IC(1.828 ns) + CELL(0.705 ns) = 9.149 ns; Loc. = LC_X32_Y6_N9; Fanout = 4; REG Node = '_initial:inst\|add_len'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.533 ns" { _initial:inst|len[0]~1134 _initial:inst|add_len } "NODE_NAME" } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.014 ns ( 22.01 % ) " "Info: Total cell delay = 2.014 ns ( 22.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.135 ns ( 77.99 % ) " "Info: Total interconnect delay = 7.135 ns ( 77.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "9.149 ns" { conf _initial:inst|len[0]~1134 _initial:inst|add_len } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "9.149 ns" { conf conf~out0 _initial:inst|len[0]~1134 _initial:inst|add_len } { 0.000ns 0.000ns 5.307ns 1.828ns } { 0.000ns 1.234ns 0.075ns 0.705ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.977 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 91 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 91; CLK Node = 'clk'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shanming.bdf" "" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 312 -88 80 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.542 ns) 2.977 ns _initial:inst\|add_len 2 REG LC_X32_Y6_N9 4 " "Info: 2: + IC(1.607 ns) + CELL(0.542 ns) = 2.977 ns; Loc. = LC_X32_Y6_N9; Fanout = 4; REG Node = '_initial:inst\|add_len'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.149 ns" { clk _initial:inst|add_len } "NODE_NAME" } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.02 % ) " "Info: Total cell delay = 1.370 ns ( 46.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.607 ns ( 53.98 % ) " "Info: Total interconnect delay = 1.607 ns ( 53.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.977 ns" { clk _initial:inst|add_len } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "2.977 ns" { clk clk~out0 _initial:inst|add_len } { 0.000ns 0.000ns 1.607ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "9.149 ns" { conf _initial:inst|len[0]~1134 _initial:inst|add_len } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "9.149 ns" { conf conf~out0 _initial:inst|len[0]~1134 _initial:inst|add_len } { 0.000ns 0.000ns 5.307ns 1.828ns } { 0.000ns 1.234ns 0.075ns 0.705ns } } } { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.977 ns" { clk _initial:inst|add_len } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "2.977 ns" { clk clk~out0 _initial:inst|add_len } { 0.000ns 0.000ns 1.607ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk display_seg2\[3\] _initial:inst\|len\[3\] 10.439 ns register " "Info: tco from clock \"clk\" to destination pin \"display_seg2\[3\]\" through register \"_initial:inst\|len\[3\]\" is 10.439 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.977 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 91 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 91; CLK Node = 'clk'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shanming.bdf" "" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 312 -88 80 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.542 ns) 2.977 ns _initial:inst\|len\[3\] 2 REG LC_X32_Y6_N5 6 " "Info: 2: + IC(1.607 ns) + CELL(0.542 ns) = 2.977 ns; Loc. = LC_X32_Y6_N5; Fanout = 6; REG Node = '_initial:inst\|len\[3\]'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.149 ns" { clk _initial:inst|len[3] } "NODE_NAME" } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.02 % ) " "Info: Total cell delay = 1.370 ns ( 46.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.607 ns ( 53.98 % ) " "Info: Total interconnect delay = 1.607 ns ( 53.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.977 ns" { clk _initial:inst|len[3] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "2.977 ns" { clk clk~out0 _initial:inst|len[3] } { 0.000ns 0.000ns 1.607ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.306 ns + Longest register pin " "Info: + Longest register to pin delay is 7.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns _initial:inst\|len\[3\] 1 REG LC_X32_Y6_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y6_N5; Fanout = 6; REG Node = '_initial:inst\|len\[3\]'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "" { _initial:inst|len[3] } "NODE_NAME" } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.702 ns) + CELL(0.280 ns) 2.982 ns Display:inst30\|display_seg2\[3\]~128 2 COMB LC_X34_Y20_N3 1 " "Info: 2: + IC(2.702 ns) + CELL(0.280 ns) = 2.982 ns; Loc. = LC_X34_Y20_N3; Fanout = 1; COMB Node = 'Display:inst30\|display_seg2\[3\]~128'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.982 ns" { _initial:inst|len[3] Display:inst30|display_seg2[3]~128 } "NODE_NAME" } } { "Display.v" "" { Text "D:/Quartus/projects/shanming/Display.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(2.404 ns) 7.306 ns display_seg2\[3\] 3 PIN PIN_G8 0 " "Info: 3: + IC(1.920 ns) + CELL(2.404 ns) = 7.306 ns; Loc. = PIN_G8; Fanout = 0; PIN Node = 'display_seg2\[3\]'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "4.324 ns" { Display:inst30|display_seg2[3]~128 display_seg2[3] } "NODE_NAME" } } { "shanming.bdf" "" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 248 1368 1559 264 "display_seg2\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.684 ns ( 36.74 % ) " "Info: Total cell delay = 2.684 ns ( 36.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.622 ns ( 63.26 % ) " "Info: Total interconnect delay = 4.622 ns ( 63.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "7.306 ns" { _initial:inst|len[3] Display:inst30|display_seg2[3]~128 display_seg2[3] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "7.306 ns" { _initial:inst|len[3] Display:inst30|display_seg2[3]~128 display_seg2[3] } { 0.000ns 2.702ns 1.920ns } { 0.000ns 0.280ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.977 ns" { clk _initial:inst|len[3] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "2.977 ns" { clk clk~out0 _initial:inst|len[3] } { 0.000ns 0.000ns 1.607ns } { 0.000ns 0.828ns 0.542ns } } } { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "7.306 ns" { _initial:inst|len[3] Display:inst30|display_seg2[3]~128 display_seg2[3] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "7.306 ns" { _initial:inst|len[3] Display:inst30|display_seg2[3]~128 display_seg2[3] } { 0.000ns 2.702ns 1.920ns } { 0.000ns 0.280ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "conf display_seg2\[2\] 11.717 ns Longest " "Info: Longest tpd from source pin \"conf\" to destination pin \"display_seg2\[2\]\" is 11.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns conf 1 PIN PIN_P20 68 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_P20; Fanout = 68; PIN Node = 'conf'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "" { conf } "NODE_NAME" } } { "shanming.bdf" "" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 248 -88 80 264 "conf" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.434 ns) + CELL(0.183 ns) 6.851 ns Display:inst30\|display_seg2\[2\]~129 2 COMB LC_X32_Y22_N0 1 " "Info: 2: + IC(5.434 ns) + CELL(0.183 ns) = 6.851 ns; Loc. = LC_X32_Y22_N0; Fanout = 1; COMB Node = 'Display:inst30\|display_seg2\[2\]~129'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "5.617 ns" { conf Display:inst30|display_seg2[2]~129 } "NODE_NAME" } } { "Display.v" "" { Text "D:/Quartus/projects/shanming/Display.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.179 ns) + CELL(2.687 ns) 11.717 ns display_seg2\[2\] 3 PIN PIN_B12 0 " "Info: 3: + IC(2.179 ns) + CELL(2.687 ns) = 11.717 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'display_seg2\[2\]'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "4.866 ns" { Display:inst30|display_seg2[2]~129 display_seg2[2] } "NODE_NAME" } } { "shanming.bdf" "" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 248 1368 1559 264 "display_seg2\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.104 ns ( 35.03 % ) " "Info: Total cell delay = 4.104 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.613 ns ( 64.97 % ) " "Info: Total interconnect delay = 7.613 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "11.717 ns" { conf Display:inst30|display_seg2[2]~129 display_seg2[2] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "11.717 ns" { conf conf~out0 Display:inst30|display_seg2[2]~129 display_seg2[2] } { 0.000ns 0.000ns 5.434ns 2.179ns } { 0.000ns 1.234ns 0.183ns 2.687ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "_initial:inst\|tmp\[1\] reset clk -1.891 ns register " "Info: th for register \"_initial:inst\|tmp\[1\]\" (data pin = \"reset\", clock pin = \"clk\") is -1.891 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.913 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 91 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 91; CLK Node = 'clk'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shanming.bdf" "" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 312 -88 80 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.542 ns) 2.913 ns _initial:inst\|tmp\[1\] 2 REG LC_X34_Y21_N2 5 " "Info: 2: + IC(1.543 ns) + CELL(0.542 ns) = 2.913 ns; Loc. = LC_X34_Y21_N2; Fanout = 5; REG Node = '_initial:inst\|tmp\[1\]'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.085 ns" { clk _initial:inst|tmp[1] } "NODE_NAME" } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.03 % ) " "Info: Total cell delay = 1.370 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.543 ns ( 52.97 % ) " "Info: Total interconnect delay = 1.543 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.913 ns" { clk _initial:inst|tmp[1] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "2.913 ns" { clk clk~out0 _initial:inst|tmp[1] } { 0.000ns 0.000ns 1.543ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.904 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns reset 1 PIN PIN_M21 79 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M21; Fanout = 79; PIN Node = 'reset'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "shanming.bdf" "" { Schematic "D:/Quartus/projects/shanming/shanming.bdf" { { 280 -88 80 296 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(0.366 ns) 3.032 ns _initial:inst\|tmp\[3\]~186 2 COMB LC_X34_Y20_N9 4 " "Info: 2: + IC(1.941 ns) + CELL(0.366 ns) = 3.032 ns; Loc. = LC_X34_Y20_N9; Fanout = 4; COMB Node = '_initial:inst\|tmp\[3\]~186'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.307 ns" { reset _initial:inst|tmp[3]~186 } "NODE_NAME" } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.870 ns) 4.904 ns _initial:inst\|tmp\[1\] 3 REG LC_X34_Y21_N2 5 " "Info: 3: + IC(1.002 ns) + CELL(0.870 ns) = 4.904 ns; Loc. = LC_X34_Y21_N2; Fanout = 5; REG Node = '_initial:inst\|tmp\[1\]'" {  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "1.872 ns" { _initial:inst|tmp[3]~186 _initial:inst|tmp[1] } "NODE_NAME" } } { "_initial.v" "" { Text "D:/Quartus/projects/shanming/_initial.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 39.99 % ) " "Info: Total cell delay = 1.961 ns ( 39.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.943 ns ( 60.01 % ) " "Info: Total interconnect delay = 2.943 ns ( 60.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "4.904 ns" { reset _initial:inst|tmp[3]~186 _initial:inst|tmp[1] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "4.904 ns" { reset reset~out0 _initial:inst|tmp[3]~186 _initial:inst|tmp[1] } { 0.000ns 0.000ns 1.941ns 1.002ns } { 0.000ns 0.725ns 0.366ns 0.870ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "2.913 ns" { clk _initial:inst|tmp[1] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "2.913 ns" { clk clk~out0 _initial:inst|tmp[1] } { 0.000ns 0.000ns 1.543ns } { 0.000ns 0.828ns 0.542ns } } } { "d:/quartus/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/win/TimingClosureFloorplan.fld" "" "4.904 ns" { reset _initial:inst|tmp[3]~186 _initial:inst|tmp[1] } "NODE_NAME" } } { "d:/quartus/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/win/Technology_Viewer.qrui" "4.904 ns" { reset reset~out0 _initial:inst|tmp[3]~186 _initial:inst|tmp[1] } { 0.000ns 0.000ns 1.941ns 1.002ns } { 0.000ns 0.725ns 0.366ns 0.870ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 09:48:27 2021 " "Info: Processing ended: Wed Jul 14 09:48:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
