Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : CORDIC_top
Version: J-2014.09-SP2
Date   : Wed Jun 21 11:44:05 2017
****************************************

Operating Conditions: nom_pvt   Library: c35_CORELIB_TYP
Wire Load Model Mode: enclosed

  Startpoint: Y[1] (input port clocked by HCLK)
  Endpoint: pp1/Qout_reg[7]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CORDIC_top         10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    13.00      13.00 f
  Y[1] (in)                                0.00      13.00 f
  U81/Q (NOR21)                            0.33      13.33 r
  U92/Q (INV3)                             0.06      13.39 f
  U91/Q (NOR21)                            0.33      13.72 r
  U96/Q (INV3)                             0.07      13.79 f
  U95/Q (NOR21)                            0.33      14.12 r
  U100/Q (INV3)                            0.07      14.18 f
  U99/Q (NOR21)                            0.33      14.51 r
  U78/Q (INV3)                             0.07      14.58 f
  U77/Q (NOR21)                            0.33      14.90 r
  U51/Q (INV3)                             0.07      14.97 f
  U302/Q (NOR21)                           0.23      15.20 r
  U301/Q (XOR21)                           0.38      15.58 f
  U300/Q (AOI221)                          0.30      15.88 r
  U299/Q (INV3)                            0.06      15.94 f
  pp1/Qout_reg[7]/D (DF3)                  0.00      15.94 f
  data arrival time                                  15.94

  clock HCLK (rise edge)                  20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -1.00      19.00
  pp1/Qout_reg[7]/C (DF3)                  0.00      19.00 r
  library setup time                       0.00      19.00
  data required time                                 19.00
  -----------------------------------------------------------
  data required time                                 19.00
  data arrival time                                 -15.94
  -----------------------------------------------------------
  slack (MET)                                         3.06


  Startpoint: Y[0] (input port clocked by HCLK)
  Endpoint: pp1/Qout_reg[7]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CORDIC_top         10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    13.00      13.00 f
  Y[0] (in)                                0.00      13.00 f
  U81/Q (NOR21)                            0.30      13.30 r
  U92/Q (INV3)                             0.06      13.37 f
  U91/Q (NOR21)                            0.33      13.69 r
  U96/Q (INV3)                             0.07      13.76 f
  U95/Q (NOR21)                            0.33      14.09 r
  U100/Q (INV3)                            0.07      14.15 f
  U99/Q (NOR21)                            0.33      14.48 r
  U78/Q (INV3)                             0.07      14.55 f
  U77/Q (NOR21)                            0.33      14.88 r
  U51/Q (INV3)                             0.07      14.94 f
  U302/Q (NOR21)                           0.23      15.17 r
  U301/Q (XOR21)                           0.38      15.55 f
  U300/Q (AOI221)                          0.30      15.86 r
  U299/Q (INV3)                            0.06      15.91 f
  pp1/Qout_reg[7]/D (DF3)                  0.00      15.91 f
  data arrival time                                  15.91

  clock HCLK (rise edge)                  20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -1.00      19.00
  pp1/Qout_reg[7]/C (DF3)                  0.00      19.00 r
  library setup time                       0.00      19.00
  data required time                                 19.00
  -----------------------------------------------------------
  data required time                                 19.00
  data arrival time                                 -15.91
  -----------------------------------------------------------
  slack (MET)                                         3.09


  Startpoint: Y[1] (input port clocked by HCLK)
  Endpoint: pp1/Qout_reg[7]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CORDIC_top         10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    13.00      13.00 f
  Y[1] (in)                                0.00      13.00 f
  U81/Q (NOR21)                            0.33      13.33 r
  U92/Q (INV3)                             0.06      13.39 f
  U91/Q (NOR21)                            0.33      13.72 r
  U96/Q (INV3)                             0.07      13.79 f
  U95/Q (NOR21)                            0.33      14.12 r
  U100/Q (INV3)                            0.07      14.18 f
  U99/Q (NOR21)                            0.33      14.51 r
  U78/Q (INV3)                             0.07      14.58 f
  U77/Q (NOR21)                            0.33      14.90 r
  U51/Q (INV3)                             0.07      14.97 f
  U302/Q (NOR21)                           0.23      15.20 r
  U301/Q (XOR21)                           0.32      15.52 r
  U300/Q (AOI221)                          0.18      15.70 f
  U299/Q (INV3)                            0.14      15.84 r
  pp1/Qout_reg[7]/D (DF3)                  0.00      15.84 r
  data arrival time                                  15.84

  clock HCLK (rise edge)                  20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -1.00      19.00
  pp1/Qout_reg[7]/C (DF3)                  0.00      19.00 r
  library setup time                      -0.01      18.99
  data required time                                 18.99
  -----------------------------------------------------------
  data required time                                 18.99
  data arrival time                                 -15.84
  -----------------------------------------------------------
  slack (MET)                                         3.15


  Startpoint: X[1] (input port clocked by HCLK)
  Endpoint: pp1/Iout_reg[7]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CORDIC_top         10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    13.00      13.00 f
  X[1] (in)                                0.00      13.00 f
  U82/Q (NOR21)                            0.33      13.33 r
  U94/Q (INV3)                             0.06      13.39 f
  U93/Q (NOR21)                            0.33      13.72 r
  U98/Q (INV3)                             0.07      13.79 f
  U97/Q (NOR21)                            0.33      14.12 r
  U102/Q (INV3)                            0.07      14.18 f
  U101/Q (NOR21)                           0.33      14.51 r
  U80/Q (INV3)                             0.07      14.58 f
  U79/Q (NOR21)                            0.33      14.90 r
  U90/Q (INV3)                             0.07      14.97 f
  U89/Q (NOR21)                            0.23      15.20 r
  U201/Q (XOR21)                           0.39      15.59 f
  U200/Q (NAND22)                          0.19      15.79 r
  U199/Q (INV3)                            0.05      15.84 f
  pp1/Iout_reg[7]/D (DF3)                  0.00      15.84 f
  data arrival time                                  15.84

  clock HCLK (rise edge)                  20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -1.00      19.00
  pp1/Iout_reg[7]/C (DF3)                  0.00      19.00 r
  library setup time                       0.00      19.00
  data required time                                 19.00
  -----------------------------------------------------------
  data required time                                 19.00
  data arrival time                                 -15.84
  -----------------------------------------------------------
  slack (MET)                                         3.16


  Startpoint: Y[0] (input port clocked by HCLK)
  Endpoint: pp1/Qout_reg[7]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CORDIC_top         10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    13.00      13.00 f
  Y[0] (in)                                0.00      13.00 f
  U81/Q (NOR21)                            0.30      13.30 r
  U92/Q (INV3)                             0.06      13.37 f
  U91/Q (NOR21)                            0.33      13.69 r
  U96/Q (INV3)                             0.07      13.76 f
  U95/Q (NOR21)                            0.33      14.09 r
  U100/Q (INV3)                            0.07      14.15 f
  U99/Q (NOR21)                            0.33      14.48 r
  U78/Q (INV3)                             0.07      14.55 f
  U77/Q (NOR21)                            0.33      14.88 r
  U51/Q (INV3)                             0.07      14.94 f
  U302/Q (NOR21)                           0.23      15.17 r
  U301/Q (XOR21)                           0.32      15.49 r
  U300/Q (AOI221)                          0.18      15.67 f
  U299/Q (INV3)                            0.14      15.81 r
  pp1/Qout_reg[7]/D (DF3)                  0.00      15.81 r
  data arrival time                                  15.81

  clock HCLK (rise edge)                  20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -1.00      19.00
  pp1/Qout_reg[7]/C (DF3)                  0.00      19.00 r
  library setup time                      -0.01      18.99
  data required time                                 18.99
  -----------------------------------------------------------
  data required time                                 18.99
  data arrival time                                 -15.81
  -----------------------------------------------------------
  slack (MET)                                         3.18


  Startpoint: X[0] (input port clocked by HCLK)
  Endpoint: pp1/Iout_reg[7]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CORDIC_top         10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    13.00      13.00 f
  X[0] (in)                                0.00      13.00 f
  U82/Q (NOR21)                            0.30      13.30 r
  U94/Q (INV3)                             0.06      13.37 f
  U93/Q (NOR21)                            0.33      13.69 r
  U98/Q (INV3)                             0.07      13.76 f
  U97/Q (NOR21)                            0.33      14.09 r
  U102/Q (INV3)                            0.07      14.15 f
  U101/Q (NOR21)                           0.33      14.48 r
  U80/Q (INV3)                             0.07      14.55 f
  U79/Q (NOR21)                            0.33      14.88 r
  U90/Q (INV3)                             0.07      14.94 f
  U89/Q (NOR21)                            0.23      15.17 r
  U201/Q (XOR21)                           0.39      15.57 f
  U200/Q (NAND22)                          0.19      15.76 r
  U199/Q (INV3)                            0.05      15.81 f
  pp1/Iout_reg[7]/D (DF3)                  0.00      15.81 f
  data arrival time                                  15.81

  clock HCLK (rise edge)                  20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -1.00      19.00
  pp1/Iout_reg[7]/C (DF3)                  0.00      19.00 r
  library setup time                       0.00      19.00
  data required time                                 19.00
  -----------------------------------------------------------
  data required time                                 19.00
  data arrival time                                 -15.81
  -----------------------------------------------------------
  slack (MET)                                         3.19


  Startpoint: Y[1] (input port clocked by HCLK)
  Endpoint: pp1/Qout_reg[7]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CORDIC_top         10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    13.00      13.00 r
  Y[1] (in)                                0.00      13.00 r
  U81/Q (NOR21)                            0.24      13.24 f
  U92/Q (INV3)                             0.13      13.37 r
  U91/Q (NOR21)                            0.24      13.61 f
  U96/Q (INV3)                             0.13      13.74 r
  U95/Q (NOR21)                            0.24      13.98 f
  U100/Q (INV3)                            0.13      14.12 r
  U99/Q (NOR21)                            0.24      14.36 f
  U78/Q (INV3)                             0.13      14.49 r
  U77/Q (NOR21)                            0.24      14.73 f
  U51/Q (INV3)                             0.13      14.86 r
  U302/Q (NOR21)                           0.17      15.03 f
  U301/Q (XOR21)                           0.36      15.39 f
  U300/Q (AOI221)                          0.30      15.69 r
  U299/Q (INV3)                            0.06      15.75 f
  pp1/Qout_reg[7]/D (DF3)                  0.00      15.75 f
  data arrival time                                  15.75

  clock HCLK (rise edge)                  20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -1.00      19.00
  pp1/Qout_reg[7]/C (DF3)                  0.00      19.00 r
  library setup time                       0.00      19.00
  data required time                                 19.00
  -----------------------------------------------------------
  data required time                                 19.00
  data arrival time                                 -15.75
  -----------------------------------------------------------
  slack (MET)                                         3.25


  Startpoint: Y[0] (input port clocked by HCLK)
  Endpoint: pp1/Qout_reg[7]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CORDIC_top         10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    13.00      13.00 r
  Y[0] (in)                                0.00      13.00 r
  U81/Q (NOR21)                            0.21      13.21 f
  U92/Q (INV3)                             0.13      13.34 r
  U91/Q (NOR21)                            0.24      13.58 f
  U96/Q (INV3)                             0.13      13.72 r
  U95/Q (NOR21)                            0.24      13.95 f
  U100/Q (INV3)                            0.13      14.09 r
  U99/Q (NOR21)                            0.24      14.33 f
  U78/Q (INV3)                             0.13      14.46 r
  U77/Q (NOR21)                            0.24      14.70 f
  U51/Q (INV3)                             0.13      14.83 r
  U302/Q (NOR21)                           0.17      15.00 f
  U301/Q (XOR21)                           0.36      15.36 f
  U300/Q (AOI221)                          0.30      15.66 r
  U299/Q (INV3)                            0.06      15.72 f
  pp1/Qout_reg[7]/D (DF3)                  0.00      15.72 f
  data arrival time                                  15.72

  clock HCLK (rise edge)                  20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -1.00      19.00
  pp1/Qout_reg[7]/C (DF3)                  0.00      19.00 r
  library setup time                       0.00      19.00
  data required time                                 19.00
  -----------------------------------------------------------
  data required time                                 19.00
  data arrival time                                 -15.72
  -----------------------------------------------------------
  slack (MET)                                         3.28


  Startpoint: X[1] (input port clocked by HCLK)
  Endpoint: pp1/Iout_reg[7]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CORDIC_top         10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    13.00      13.00 f
  X[1] (in)                                0.00      13.00 f
  U82/Q (NOR21)                            0.33      13.33 r
  U94/Q (INV3)                             0.06      13.39 f
  U93/Q (NOR21)                            0.33      13.72 r
  U98/Q (INV3)                             0.07      13.79 f
  U97/Q (NOR21)                            0.33      14.12 r
  U102/Q (INV3)                            0.07      14.18 f
  U101/Q (NOR21)                           0.33      14.51 r
  U80/Q (INV3)                             0.07      14.58 f
  U79/Q (NOR21)                            0.33      14.90 r
  U90/Q (INV3)                             0.07      14.97 f
  U89/Q (NOR21)                            0.23      15.20 r
  U201/Q (XOR21)                           0.33      15.53 r
  U200/Q (NAND22)                          0.06      15.60 f
  U199/Q (INV3)                            0.11      15.70 r
  pp1/Iout_reg[7]/D (DF3)                  0.00      15.70 r
  data arrival time                                  15.70

  clock HCLK (rise edge)                  20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -1.00      19.00
  pp1/Iout_reg[7]/C (DF3)                  0.00      19.00 r
  library setup time                      -0.01      18.99
  data required time                                 18.99
  -----------------------------------------------------------
  data required time                                 18.99
  data arrival time                                 -15.70
  -----------------------------------------------------------
  slack (MET)                                         3.29


  Startpoint: reset_n (input port clocked by HCLK)
  Endpoint: cell1/z_out_reg[2]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CORDIC_top         10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    13.00      13.00 f
  reset_n (in)                             0.00      13.00 f
  U196/Q (INV3)                            0.60      13.60 r
  U85/Q (NOR21)                            1.05      14.66 f
  U84/Q (INV3)                             0.39      15.05 r
  U57/Q (INV3)                             0.31      15.36 f
  U257/Q (AOI221)                          0.27      15.64 r
  cell1/U5/Q (OAI212)                      0.07      15.71 f
  cell1/z_out_reg[2]/D (DF3)               0.00      15.71 f
  data arrival time                                  15.71

  clock HCLK (rise edge)                  20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -1.00      19.00
  cell1/z_out_reg[2]/C (DF3)               0.00      19.00 r
  library setup time                       0.00      19.00
  data required time                                 19.00
  -----------------------------------------------------------
  data required time                                 19.00
  data arrival time                                 -15.71
  -----------------------------------------------------------
  slack (MET)                                         3.29


1
