{
  "module_name": "dp.h",
  "hash_id": "c626267e5566b48b376b169f8fc38638324136e5a30f6876d8650b53d455c6a4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/disp/dp.h",
  "human_readable_source": " \n#ifndef __NVKM_DISP_DP_H__\n#define __NVKM_DISP_DP_H__\n#include \"outp.h\"\n\nint nvkm_dp_new(struct nvkm_disp *, int index, struct dcb_output *,\n\t\tstruct nvkm_outp **);\nvoid nvkm_dp_disable(struct nvkm_outp *, struct nvkm_ior *);\nvoid nvkm_dp_enable(struct nvkm_outp *, bool auxpwr);\n\n \n#define DPCD_RC00_DPCD_REV                                              0x00000\n#define DPCD_RC01_MAX_LINK_RATE                                         0x00001\n#define DPCD_RC02                                                       0x00002\n#define DPCD_RC02_ENHANCED_FRAME_CAP                                       0x80\n#define DPCD_RC02_TPS3_SUPPORTED                                           0x40\n#define DPCD_RC02_MAX_LANE_COUNT                                           0x1f\n#define DPCD_RC03                                                       0x00003\n#define DPCD_RC03_TPS4_SUPPORTED                                           0x80\n#define DPCD_RC03_MAX_DOWNSPREAD                                           0x01\n#define DPCD_RC0E                                                       0x0000e\n#define DPCD_RC0E_AUX_RD_INTERVAL                                          0x7f\n#define DPCD_RC10_SUPPORTED_LINK_RATES(i)                               0x00010\n#define DPCD_RC10_SUPPORTED_LINK_RATES__SIZE                                 16\n\n \n#define DPCD_LC00_LINK_BW_SET                                           0x00100\n#define DPCD_LC01                                                       0x00101\n#define DPCD_LC01_ENHANCED_FRAME_EN                                        0x80\n#define DPCD_LC01_LANE_COUNT_SET                                           0x1f\n#define DPCD_LC02                                                       0x00102\n#define DPCD_LC02_TRAINING_PATTERN_SET                                     0x0f\n#define DPCD_LC02_SCRAMBLING_DISABLE                                       0x20\n#define DPCD_LC03(l)                                            ((l) +  0x00103)\n#define DPCD_LC03_MAX_PRE_EMPHASIS_REACHED                                 0x20\n#define DPCD_LC03_PRE_EMPHASIS_SET                                         0x18\n#define DPCD_LC03_MAX_SWING_REACHED                                        0x04\n#define DPCD_LC03_VOLTAGE_SWING_SET                                        0x03\n#define DPCD_LC0F                                                       0x0010f\n#define DPCD_LC0F_LANE1_MAX_POST_CURSOR2_REACHED                           0x40\n#define DPCD_LC0F_LANE1_POST_CURSOR2_SET                                   0x30\n#define DPCD_LC0F_LANE0_MAX_POST_CURSOR2_REACHED                           0x04\n#define DPCD_LC0F_LANE0_POST_CURSOR2_SET                                   0x03\n#define DPCD_LC10                                                       0x00110\n#define DPCD_LC10_LANE3_MAX_POST_CURSOR2_REACHED                           0x40\n#define DPCD_LC10_LANE3_POST_CURSOR2_SET                                   0x30\n#define DPCD_LC10_LANE2_MAX_POST_CURSOR2_REACHED                           0x04\n#define DPCD_LC10_LANE2_POST_CURSOR2_SET                                   0x03\n#define DPCD_LC15_LINK_RATE_SET                                         0x00115\n#define DPCD_LC15_LINK_RATE_SET_MASK                                       0x07\n\n \n#define DPCD_LS02                                                       0x00202\n#define DPCD_LS02_LANE1_SYMBOL_LOCKED                                      0x40\n#define DPCD_LS02_LANE1_CHANNEL_EQ_DONE                                    0x20\n#define DPCD_LS02_LANE1_CR_DONE                                            0x10\n#define DPCD_LS02_LANE0_SYMBOL_LOCKED                                      0x04\n#define DPCD_LS02_LANE0_CHANNEL_EQ_DONE                                    0x02\n#define DPCD_LS02_LANE0_CR_DONE                                            0x01\n#define DPCD_LS03                                                       0x00203\n#define DPCD_LS03_LANE3_SYMBOL_LOCKED                                      0x40\n#define DPCD_LS03_LANE3_CHANNEL_EQ_DONE                                    0x20\n#define DPCD_LS03_LANE3_CR_DONE                                            0x10\n#define DPCD_LS03_LANE2_SYMBOL_LOCKED                                      0x04\n#define DPCD_LS03_LANE2_CHANNEL_EQ_DONE                                    0x02\n#define DPCD_LS03_LANE2_CR_DONE                                            0x01\n#define DPCD_LS04                                                       0x00204\n#define DPCD_LS04_LINK_STATUS_UPDATED                                      0x80\n#define DPCD_LS04_DOWNSTREAM_PORT_STATUS_CHANGED                           0x40\n#define DPCD_LS04_INTERLANE_ALIGN_DONE                                     0x01\n#define DPCD_LS06                                                       0x00206\n#define DPCD_LS06_LANE1_PRE_EMPHASIS                                       0xc0\n#define DPCD_LS06_LANE1_VOLTAGE_SWING                                      0x30\n#define DPCD_LS06_LANE0_PRE_EMPHASIS                                       0x0c\n#define DPCD_LS06_LANE0_VOLTAGE_SWING                                      0x03\n#define DPCD_LS07                                                       0x00207\n#define DPCD_LS07_LANE3_PRE_EMPHASIS                                       0xc0\n#define DPCD_LS07_LANE3_VOLTAGE_SWING                                      0x30\n#define DPCD_LS07_LANE2_PRE_EMPHASIS                                       0x0c\n#define DPCD_LS07_LANE2_VOLTAGE_SWING                                      0x03\n#define DPCD_LS0C                                                       0x0020c\n#define DPCD_LS0C_LANE3_POST_CURSOR2                                       0xc0\n#define DPCD_LS0C_LANE2_POST_CURSOR2                                       0x30\n#define DPCD_LS0C_LANE1_POST_CURSOR2                                       0x0c\n#define DPCD_LS0C_LANE0_POST_CURSOR2                                       0x03\n\n \n#define DPCD_SC00                                                       0x00600\n#define DPCD_SC00_SET_POWER                                                0x03\n#define DPCD_SC00_SET_POWER_D0                                             0x01\n#define DPCD_SC00_SET_POWER_D3                                             0x03\n\n#define DPCD_LTTPR_REV                                                  0xf0000\n#define DPCD_LTTPR_MODE                                                 0xf0003\n#define DPCD_LTTPR_MODE_TRANSPARENT                                        0x55\n#define DPCD_LTTPR_MODE_NON_TRANSPARENT                                    0xaa\n#define DPCD_LTTPR_PATTERN_SET(i)                     ((i - 1) * 0x50 + 0xf0010)\n#define DPCD_LTTPR_LANE0_SET(i)                       ((i - 1) * 0x50 + 0xf0011)\n#define DPCD_LTTPR_AUX_RD_INTERVAL(i)                 ((i - 1) * 0x50 + 0xf0020)\n#define DPCD_LTTPR_LANE0_1_STATUS(i)                  ((i - 1) * 0x50 + 0xf0030)\n#define DPCD_LTTPR_LANE0_1_ADJUST(i)                  ((i - 1) * 0x50 + 0xf0033)\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}