// Seed: 1648936719
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wand id_6, id_7;
  wire id_8;
  assign id_3 = id_4;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri  id_2,
    input  tri  id_3,
    input  tri0 id_4
);
  wire id_6;
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.type_10 = 0;
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_4;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_4
  );
  assign modCall_1.type_10 = 0;
  final begin : LABEL_0
    id_1 <= 1;
  end
endmodule
