{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: AggFuncSelectTask"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":168
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: testInputSrcTask"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":287
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"testInputSrcTask.B1"
          , "data":
          ["Yes", ">=1", "4"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":289
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"User-constrained II."
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Average Trip count: 8 (exact)"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"testInputSrcTask.B2"
              , "data":
              ["Yes", ">=1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":290
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 65536 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"testInputSrcTask.B4"
                  , "data":
                  ["Yes", ">=1", "4"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":293
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Stallable instruction: n/a"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Average Trip count: 4 (exact)"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Loops"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"testInputSrcTask.B6"
                      , "data":
                      ["Yes", "~1", "4"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":294
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"II is an approximation due to the following stallable instruction:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Load Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1211"
                                }
                                , {
                                  "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                                  , "line":"298"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Maximum concurrent iterations: Capacity of loop"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Use the %L viewer to estimate capacity"
                              , "links":
                              [
                                {
                                  "view":"Fmax II Report"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Average Trip count: 4 (exact)"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"FPGA Optimization Guide : Loops"
                              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: MakeUniqueTask0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":355
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"MakeUniqueTask0.B1"
          , "data":
          ["Yes", "~1", "1"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":38
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"356"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"40"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"69"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"356"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"56"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"core.h"
                    , "line":56
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"core.h"
                    , "line":56
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"core.h"
                    , "line":56
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"core.h"
                    , "line":56
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"core.h"
                    , "line":56
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"core.h"
                    , "line":56
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"core.h"
                    , "line":56
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"core.h"
                    , "line":56
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"stages.h"
                    , "line":49
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":46
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":53
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: MapKeyTask0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":364
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"MapKeyTask0.B1"
          , "data":
          ["Yes", "~1", "1"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":69
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"365"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"72"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"69"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"365"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"106"
                    }
                    , {
                      "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"stages.h"
                    , "line":81
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":114
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":122
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":128
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":138
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":92
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":99
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: TraiageMappingTask0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":369
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"TraiageMappingTask0.B1"
          , "data":
          ["Yes", ">=1", "1"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":115
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"User-constrained II."
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"TraiageMappingTask0.B2"
              , "data":
              ["Yes", ">=1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":121
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 4 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"TraiageMappingTask0.B5"
                  , "data":
                  ["Yes", "1", "0"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":122
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Stallable instruction: None"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Average Trip count: 4 (exact)"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Loops"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: AggregateTask0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":375
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: AggregateTask0.B6"
        }
        , {
          "type":"text"
          , "text":"Use the %L report to view more details"
          , "links":
          [
            {
              "view":"Fmax II Report"
            }
          ]
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"AggregateTask0.B2"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":226
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Pipelining disabled"
            }
            , {
              "type":"text"
              , "text":"Loop not pipelined due to:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Loop annotated with #pragma disable_loop_pipelining."
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"AggregateTask0.B3"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":226
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Pipelining disabled"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop annotated with #pragma disable_loop_pipelining."
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: None"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 64 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":229
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":231
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "name":"AggregateTask0.B7"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":159
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Pipelining disabled"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop annotated with #pragma disable_loop_pipelining."
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 64 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"AggregateTask0.B9"
                  , "data":
                  ["No", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":207
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Pipelining disabled"
                    }
                    , {
                      "type":"text"
                      , "text":"Loop not pipelined due to:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Loop annotated with #pragma disable_loop_pipelining."
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instruction:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"209"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"85"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                    }
                    , {
                      "type":"text"
                      , "text":"Average Trip count: 4 (exact)"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Loops"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
            , {
              "name":"AggregateTask0.B6"
              , "data":
              ["Yes", "1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":169
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"User-constrained II."
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with a higher fmax due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"__deferred (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"155"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"frwdVal (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                          , "line":"257"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"update (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Most critical loop feedback path during scheduling:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 20 failing nodes are listed."
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle llvm.fpga.case Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle llvm.fpga.case Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle llvm.fpga.case Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"277"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"277"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"277"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle llvm.fpga.case Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"277"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with a higher fmax due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"__deferred (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"155"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"frwdVal (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                          , "line":"257"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"update (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Most critical loop feedback path during scheduling:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 20 failing nodes are listed."
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle llvm.fpga.case Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle llvm.fpga.case Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle llvm.fpga.case Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"277"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"277"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"277"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle llvm.fpga.case Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"277"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with a higher fmax due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"__deferred (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"155"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"frwdVal (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                          , "line":"257"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"update (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Most critical loop feedback path during scheduling:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 20 failing nodes are listed."
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.24 clock cycle 32-bit Integer Add Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle llvm.fpga.case Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle llvm.fpga.case Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle llvm.fpga.case Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle llvm.fpga.case Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"277"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"277"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"269"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"277"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"277"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 64-bit Select Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"276"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"183"
                            }
                            , {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"141"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"147"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"144"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"376"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"192"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"287"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: None"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":187
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":262
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":282
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":292
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":303
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"stages.h"
                            , "line":189
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: MergeAndAggregateTask"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":441
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"MergeAndAggregateTask.B2"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":264
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Pipelining disabled"
            }
            , {
              "type":"text"
              , "text":"Loop not pipelined due to:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Loop annotated with #pragma disable_loop_pipelining."
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"MergeAndAggregateTask.B17"
              , "data":
              ["Yes", "~1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":263
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instruction:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"442"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"374"
                        }
                        , {
                          "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                          , "line":"85"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 128 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"MergeAndAggregateTask.B4"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":264
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Pipelining disabled"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop annotated with #pragma disable_loop_pipelining."
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: None"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 128 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"MergeAndAggregateTask.B6"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":275
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Out-of-order inner loop"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"MergeAndAggregateTask.B11 (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"219"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"MergeAndAggregateTask.B10 (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"312"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"MergeAndAggregateTask.B7 (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"311"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"MergeAndAggregateTask.B7"
                  , "data":
                  ["No", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":311
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Out-of-order inner loop"
                    }
                    , {
                      "type":"text"
                      , "text":"Loop not pipelined due to:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"MergeAndAggregateTask.B11 (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                                  , "line":"219"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"MergeAndAggregateTask.B10 (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                                  , "line":"312"
                                }
                              ]
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Stallable instruction: n/a"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                    }
                    , {
                      "type":"text"
                      , "text":"Average Trip count: 4 (exact)"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Loops"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"MergeAndAggregateTask.B10"
                      , "data":
                      ["No", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":312
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Out-of-order inner loop"
                        }
                        , {
                          "type":"text"
                          , "text":"Loop not pipelined due to:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"MergeAndAggregateTask.B11 (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                                      , "line":"219"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable instruction: n/a"
                        }
                        , {
                          "type":"text"
                          , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                        }
                        , {
                          "type":"text"
                          , "text":"Average Trip count: 4 (exact)"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"FPGA Optimization Guide : Loops"
                              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"MergeAndAggregateTask.B11"
                          , "data":
                          ["No", "n/a", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                                , "line":219
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"Pipelining disabled"
                            }
                            , {
                              "type":"text"
                              , "text":"Loop not pipelined due to:"
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Loop annotated with #pragma disable_loop_pipelining."
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"Stallable instruction: None"
                            }
                            , {
                              "type":"text"
                              , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                            }
                            , {
                              "type":"text"
                              , "text":"See %L for more information"
                              , "links":
                              [
                                {
                                  "guide":"FPGA Optimization Guide : Loops"
                                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "name":"MergeAndAggregateTask.B13"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":330
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Out-of-order inner loop"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"MergeAndAggregateTask.B16 (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"219"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 4 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"MergeAndAggregateTask.B14"
                  , "data":
                  ["No", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":331
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Out-of-order inner loop"
                    }
                    , {
                      "type":"text"
                      , "text":"Loop not pipelined due to:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"MergeAndAggregateTask.B16 (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                                  , "line":"219"
                                }
                              ]
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Stallable instruction: n/a"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                    }
                    , {
                      "type":"text"
                      , "text":"Average Trip count: 64 (exact)"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Loops"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"MergeAndAggregateTask.B16"
                      , "data":
                      ["No", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":219
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Pipelining disabled"
                        }
                        , {
                          "type":"text"
                          , "text":"Loop not pipelined due to:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Loop annotated with #pragma disable_loop_pipelining."
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable instruction: None"
                        }
                        , {
                          "type":"text"
                          , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"FPGA Optimization Guide : Loops"
                              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: ReadoutTask"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":450
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"ReadoutTask.B1"
          , "data":
          ["Yes", ">=1", "4"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":452
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Average Trip count: 8 (exact)"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"ReadoutTask.B3"
              , "data":
              ["Yes", "~1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":455
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Pipe Read Operation (%L > %L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"456"
                        }
                        , {
                          "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                          , "line":"69"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Store Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"464"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 128 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
  ]
}
