Analysis & Synthesis report for top
Wed Jun 09 14:48:34 2021
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 11. State Machine - |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 12. State Machine - |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 13. State Machine - |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state
 14. State Machine - |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state
 15. State Machine - |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr
 16. Registers Protected by Synthesis
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0
 25. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0
 26. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy
 27. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset
 28. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_afi_clk
 29. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk
 30. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk
 31. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_resync_clk
 32. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_seq_clk
 33. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_scc_clk
 34. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_avl_clk
 35. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
 36. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
 37. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk
 38. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk
 39. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 40. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 41. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
 42. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
 43. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
 44. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
 45. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
 46. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
 47. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
 48. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated
 49. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_s5j1:auto_generated
 50. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux
 51. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 52. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 53. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003
 54. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_004
 55. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux
 56. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 57. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 58. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_003
 59. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 60. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_005
 61. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 62. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 63. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 64. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 65. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 66. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 67. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 70. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 71. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 72. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 73. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 74. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0
 75. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_dll_cyclonev:dll0
 76. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_demux:cmd_demux
 77. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_demux_001:cmd_demux_001
 78. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_rsp_demux:rsp_demux
 79. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 80. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 81. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 82. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 83. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 84. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 85. Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 86. Parameter Settings for User Entity Instance: pll:pll_clk|pll_0002:pll_inst|altera_pll:altera_pll_i
 87. Parameter Settings for User Entity Instance: ram_init:ram_init_inst
 88. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0
 89. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0
 90. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy
 91. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset
 92. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_afi_clk
 93. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk
 94. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk
 95. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_resync_clk
 96. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_seq_clk
 97. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_scc_clk
 98. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_avl_clk
 99. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
100. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
101. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk
102. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk
103. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc
104. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads
105. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
106. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc
107. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[1].acv_ac_ldc
108. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[2].acv_ac_ldc
109. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[3].acv_ac_ldc
110. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[4].acv_ac_ldc
111. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[5].acv_ac_ldc
112. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[6].acv_ac_ldc
113. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[7].acv_ac_ldc
114. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[8].acv_ac_ldc
115. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[9].acv_ac_ldc
116. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[10].acv_ac_ldc
117. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[11].acv_ac_ldc
118. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[12].acv_ac_ldc
119. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[13].acv_ac_ldc
120. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[14].acv_ac_ldc
121. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[15].acv_ac_ldc
122. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[16].acv_ac_ldc
123. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[17].acv_ac_ldc
124. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[18].acv_ac_ldc
125. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[19].acv_ac_ldc
126. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:uaddress_pad
127. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:ubank_pad
128. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:ucmd_pad
129. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:ureset_n_pad
130. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
131. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
132. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
133. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
134. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
135. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
136. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
137. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
138. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
139. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
140. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst
141. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a
142. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram
143. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b
144. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram
145. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst
146. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst
147. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component
148. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper
149. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst
150. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst
151. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component
152. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:trk_mm_bridge
153. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge
154. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst
155. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem
156. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram
157. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge
158. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator
159. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator
160. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator
161. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator
162. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:trk_mm_bridge_m0_translator
163. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trk_mm_bridge_s0_translator
164. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator
165. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator
166. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator
167. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator
168. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator
169. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent
170. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent
171. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent
172. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent
173. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:trk_mm_bridge_m0_agent
174. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent
175. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
176. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo
177. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent
178. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
179. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo
180. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent
181. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
182. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo
183. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent
184. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor
185. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo
186. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent
187. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
188. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo
189. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent
190. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
191. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo
192. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router:router|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_001:router_001|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_002:router_002|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_003:router_003|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_004:router_004|LPDDR2_s0_mm_interconnect_0_router_004_default_decode:the_default_decode
197. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_005:router_005|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode
198. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_005:router_006|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode
199. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_007:router_007|LPDDR2_s0_mm_interconnect_0_router_007_default_decode:the_default_decode
200. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_008:router_008|LPDDR2_s0_mm_interconnect_0_router_008_default_decode:the_default_decode
201. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_009:router_009|LPDDR2_s0_mm_interconnect_0_router_009_default_decode:the_default_decode
202. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_010:router_010|LPDDR2_s0_mm_interconnect_0_router_010_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter
204. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter
205. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
206. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
207. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
208. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
209. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
210. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
211. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
212. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
213. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
214. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
215. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
216. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
217. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb
218. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
219. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_004|altera_merlin_arbitrator:arb
220. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
221. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
222. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
223. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
224. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
225. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
226. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
227. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster
228. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
229. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
230. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
231. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
232. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
233. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
234. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
235. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
236. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
237. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
238. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
239. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
240. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
241. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
242. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
243. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
244. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
245. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo
246. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p
247. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b
248. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto
249. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
250. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller
251. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
252. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
253. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
254. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0
255. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_dll_cyclonev:dll0
256. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_simple_avalon_mm_bridge:seq_bridge
257. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator
258. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:seq_bridge_m0_translator
259. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator
260. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dmaster_master_agent
261. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:seq_bridge_m0_agent
262. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent
263. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent|altera_merlin_burst_uncompressor:uncompressor
264. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo
265. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo
266. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_router:router|LPDDR2_mm_interconnect_1_router_default_decode:the_default_decode
267. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_router:router_001|LPDDR2_mm_interconnect_1_router_default_decode:the_default_decode
268. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_router_002:router_002|LPDDR2_mm_interconnect_1_router_002_default_decode:the_default_decode
269. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
270. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
271. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser
272. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
273. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
274. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
275. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001
276. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
277. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
278. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
279. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
280. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller
281. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
282. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
283. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller
284. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_001
285. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_002
286. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_003
287. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_004
288. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_005
289. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_006
290. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_007
291. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_008
292. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_009
293. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_010
294. Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_011
295. Parameter Settings for User Entity Instance: mem_op:mem_op_inst_0
296. Parameter Settings for Inferred Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
297. altsyncram Parameter Settings by Entity Instance
298. Port Connectivity Checks: "mem_op:mem_op_inst_0"
299. Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_011"
300. Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_010"
301. Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_009"
302. Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_008"
303. Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_007"
304. Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_006"
305. Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_005"
306. Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_004"
307. Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_003"
308. Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_002"
309. Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_001"
310. Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller"
311. Port Connectivity Checks: "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst"
312. Port Connectivity Checks: "ram_init:ram_init_inst"
313. Port Connectivity Checks: "pll:pll_clk"
314. Post-Synthesis Netlist Statistics for Top Partition
315. Elapsed Time Per Partition
316. Analysis & Synthesis Messages
317. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 09 14:48:34 2021       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2552                                        ;
; Total pins                      ; 87                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 199,168                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                              ; Library     ;
+-------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; LPDDR2.vhd                                                              ; yes             ; User Wizard-Generated File                   ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd                                                              ; LPDDR2      ;
; LPDDR2/LPDDR2_0002.v                                                    ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v                                                    ; LPDDR2      ;
; LPDDR2/altera_reset_controller.v                                        ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_controller.v                                        ; LPDDR2      ;
; LPDDR2/altera_reset_synchronizer.v                                      ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_synchronizer.v                                      ; LPDDR2      ;
; LPDDR2/LPDDR2_mm_interconnect_1.v                                       ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v                                       ; LPDDR2      ;
; LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v                     ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v                     ; LPDDR2      ;
; LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv    ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv    ; LPDDR2      ;
; LPDDR2/altera_avalon_st_handshake_clock_crosser.v                       ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_handshake_clock_crosser.v                       ; LPDDR2      ;
; LPDDR2/altera_avalon_st_clock_crosser.v                                 ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v                                 ; LPDDR2      ;
; LPDDR2/altera_avalon_st_pipeline_base.v                                 ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_pipeline_base.v                                 ; LPDDR2      ;
; LPDDR2/altera_std_synchronizer_nocut.v                                  ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_std_synchronizer_nocut.v                                  ; LPDDR2      ;
; LPDDR2/LPDDR2_mm_interconnect_1_rsp_mux.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_rsp_mux.sv                              ; LPDDR2      ;
; LPDDR2/altera_merlin_arbitrator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv                                      ; LPDDR2      ;
; LPDDR2/LPDDR2_mm_interconnect_1_rsp_demux.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_rsp_demux.sv                            ; LPDDR2      ;
; LPDDR2/LPDDR2_mm_interconnect_1_cmd_mux.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_mux.sv                              ; LPDDR2      ;
; LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux_001.sv                        ; LPDDR2      ;
; LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux.sv                            ; LPDDR2      ;
; LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv                           ; LPDDR2      ;
; LPDDR2/LPDDR2_mm_interconnect_1_router.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv                               ; LPDDR2      ;
; LPDDR2/altera_avalon_sc_fifo.v                                          ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_sc_fifo.v                                          ; LPDDR2      ;
; LPDDR2/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_agent.sv                                     ; LPDDR2      ;
; LPDDR2/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_burst_uncompressor.sv                              ; LPDDR2      ;
; LPDDR2/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_master_agent.sv                                    ; LPDDR2      ;
; LPDDR2/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_translator.sv                                ; LPDDR2      ;
; LPDDR2/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_master_translator.sv                               ; LPDDR2      ;
; LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv                         ; LPDDR2      ;
; LPDDR2/altera_mem_if_dll_cyclonev.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_dll_cyclonev.sv                                    ; LPDDR2      ;
; LPDDR2/altera_mem_if_oct_cyclonev.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_oct_cyclonev.sv                                    ; LPDDR2      ;
; LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv             ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv             ; LPDDR2      ;
; LPDDR2/LPDDR2_dmaster.v                                                 ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v                                                 ; LPDDR2      ;
; LPDDR2/LPDDR2_dmaster_p2b_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_p2b_adapter.sv                                    ; LPDDR2      ;
; LPDDR2/LPDDR2_dmaster_b2p_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv                                    ; LPDDR2      ;
; LPDDR2/altera_avalon_packets_to_master.v                                ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v                                ; LPDDR2      ;
; LPDDR2/altera_avalon_st_packets_to_bytes.v                              ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_packets_to_bytes.v                              ; LPDDR2      ;
; LPDDR2/altera_avalon_st_bytes_to_packets.v                              ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_bytes_to_packets.v                              ; LPDDR2      ;
; LPDDR2/LPDDR2_dmaster_timing_adt.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_timing_adt.sv                                     ; LPDDR2      ;
; LPDDR2/altera_avalon_st_jtag_interface.v                                ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v                                ; LPDDR2      ;
; LPDDR2/altera_jtag_dc_streaming.v                                       ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v                                       ; LPDDR2      ;
; LPDDR2/altera_jtag_sld_node.v                                           ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v                                           ; LPDDR2      ;
; LPDDR2/altera_jtag_streaming.v                                          ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v                                          ; LPDDR2      ;
; LPDDR2/altera_avalon_st_idle_remover.v                                  ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_idle_remover.v                                  ; LPDDR2      ;
; LPDDR2/altera_avalon_st_idle_inserter.v                                 ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_idle_inserter.v                                 ; LPDDR2      ;
; LPDDR2/LPDDR2_s0.v                                                      ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v                                                      ; LPDDR2      ;
; LPDDR2/altera_avalon_mm_bridge.v                                        ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_mm_bridge.v                                        ; LPDDR2      ;
; LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                  ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                  ; LPDDR2      ;
; LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v       ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v       ; LPDDR2      ;
; LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv                   ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv                   ; LPDDR2      ;
; LPDDR2/altera_mem_if_sequencer_rst.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_rst.sv                                   ; LPDDR2      ;
; LPDDR2/altera_merlin_traffic_limiter.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_traffic_limiter.sv                                 ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_irq_mapper.sv                                          ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v                                    ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v                  ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv                         ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv                     ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv                     ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_003.sv                     ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv                           ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv                       ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv                       ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv                            ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv                        ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv                        ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv                        ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv                        ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv                        ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv                        ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv                        ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv                        ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv                        ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_demux_002.sv                     ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv                           ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv                       ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv                       ; LPDDR2      ;
; LPDDR2/sequencer_reg_file.sv                                            ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv                                            ; LPDDR2      ;
; LPDDR2/sequencer_scc_acv_phase_decode.v                                 ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_phase_decode.v                                 ; LPDDR2      ;
; LPDDR2/sequencer_scc_acv_wrapper.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_wrapper.sv                                     ; LPDDR2      ;
; LPDDR2/sequencer_scc_mgr.sv                                             ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_mgr.sv                                             ; LPDDR2      ;
; LPDDR2/sequencer_scc_reg_file.v                                         ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v                                         ; LPDDR2      ;
; LPDDR2/sequencer_trk_mgr.sv                                             ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv                                             ; LPDDR2      ;
; LPDDR2/LPDDR2_s0_sequencer_mem.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_sequencer_mem.hex                                      ; LPDDR2      ;
; LPDDR2/LPDDR2_p0_clock_pair_generator.v                                 ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_clock_pair_generator.v                                 ; LPDDR2      ;
; LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v                               ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v                               ; LPDDR2      ;
; LPDDR2/LPDDR2_p0_acv_hard_memphy.v                                      ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v                                      ; LPDDR2      ;
; LPDDR2/LPDDR2_p0_acv_ldc.v                                              ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_ldc.v                                              ; LPDDR2      ;
; LPDDR2/LPDDR2_p0_acv_hard_io_pads.v                                     ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v                                     ; LPDDR2      ;
; LPDDR2/LPDDR2_p0_generic_ddio.v                                         ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_generic_ddio.v                                         ; LPDDR2      ;
; LPDDR2/LPDDR2_p0_reset.v                                                ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v                                                ; LPDDR2      ;
; LPDDR2/LPDDR2_p0_reset_sync.v                                           ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset_sync.v                                           ; LPDDR2      ;
; LPDDR2/LPDDR2_p0.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0.sv                                                     ; LPDDR2      ;
; LPDDR2/LPDDR2_p0_altdqdqs.v                                             ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_altdqdqs.v                                             ; LPDDR2      ;
; LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv            ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv            ; LPDDR2      ;
; LPDDR2/LPDDR2_pll0.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv                                                   ; LPDDR2      ;
; pll.vhd                                                                 ; yes             ; User Wizard-Generated File                   ; D:/intelFPGA_lite/Workspace/SDRAM/pll.vhd                                                                 ; pll         ;
; pll/pll_0002.v                                                          ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v                                                          ; pll         ;
; ram_init.vhd                                                            ; yes             ; User VHDL File                               ; D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd                                                            ;             ;
; top.vhd                                                                 ; yes             ; User VHDL File                               ; D:/intelFPGA_lite/Workspace/SDRAM/top.vhd                                                                 ;             ;
; mem_op.vhd                                                              ; yes             ; User VHDL File                               ; D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd                                                              ;             ;
; altera_pll.v                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v                                       ;             ;
; altddio_out.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf                                    ;             ;
; aglobal161.inc                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                     ;             ;
; stratix_ddio.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ddio.inc                                   ;             ;
; cyclone_ddio.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                   ;             ;
; lpm_mux.inc                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;             ;
; stratix_lcell.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_lcell.inc                                  ;             ;
; db/ddio_out_uqe.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/SDRAM/db/ddio_out_uqe.tdf                                                     ;             ;
; altsyncram.tdf                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;             ;
; stratix_ram_block.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;             ;
; lpm_decode.inc                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;             ;
; a_rdenreg.inc                                                           ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;             ;
; altrom.inc                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                         ;             ;
; altram.inc                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                         ;             ;
; altdpram.inc                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                       ;             ;
; db/altsyncram_mri1.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_mri1.tdf                                                  ;             ;
; altdpram.tdf                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                       ;             ;
; memmodes.inc                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                     ;             ;
; a_hdffe.inc                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                        ;             ;
; alt_le_rden_reg.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                ;             ;
; altsyncram.inc                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                     ;             ;
; db/dpram_k3s1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/SDRAM/db/dpram_k3s1.tdf                                                       ;             ;
; db/decode_5la.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/SDRAM/db/decode_5la.tdf                                                       ;             ;
; db/mux_7hb.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/SDRAM/db/mux_7hb.tdf                                                          ;             ;
; db/altsyncram_c9v1.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_c9v1.tdf                                                  ;             ;
; db/altsyncram_s5j1.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_s5j1.tdf                                                  ;             ;
; sld_virtual_jtag_basic.v                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                           ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                  ;             ;
; altera_std_synchronizer.v                                               ; yes             ; Megafunction                                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                          ;             ;
; sld_hub.vhd                                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                        ; altera_sld  ;
; db/ip/sldd6939449/alt_sld_fab.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/alt_sld_fab.v                                         ; alt_sld_fab ;
; db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v                  ; alt_sld_fab ;
; db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv           ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv           ; alt_sld_fab ;
; db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv        ; alt_sld_fab ;
; db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd      ; yes             ; Encrypted Auto-Found VHDL File               ; D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd      ; alt_sld_fab ;
; db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;             ;
; sld_rom_sr.vhd                                                          ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;             ;
; db/altsyncram_g0n1.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_g0n1.tdf                                                  ;             ;
+-------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2290                                                                                           ;
;                                             ;                                                                                                ;
; Combinational ALUT usage for logic          ; 3192                                                                                           ;
;     -- 7 input functions                    ; 21                                                                                             ;
;     -- 6 input functions                    ; 675                                                                                            ;
;     -- 5 input functions                    ; 653                                                                                            ;
;     -- 4 input functions                    ; 694                                                                                            ;
;     -- <=3 input functions                  ; 1149                                                                                           ;
; Memory ALUT usage                           ; 70                                                                                             ;
;     -- 64-address deep                      ; 0                                                                                              ;
;     -- 32-address deep                      ; 70                                                                                             ;
;                                             ;                                                                                                ;
; Dedicated logic registers                   ; 2392                                                                                           ;
;                                             ;                                                                                                ;
; I/O pins                                    ; 87                                                                                             ;
; I/O registers                               ; 160                                                                                            ;
; Total MLAB memory bits                      ; 1728                                                                                           ;
; Total block memory bits                     ; 199168                                                                                         ;
;                                             ;                                                                                                ;
; Total DSP Blocks                            ; 0                                                                                              ;
;                                             ;                                                                                                ;
; Total PLLs                                  ; 7                                                                                              ;
;     -- PLLs                                 ; 7                                                                                              ;
;                                             ;                                                                                                ;
; Total DLLs                                  ; 1                                                                                              ;
; Maximum fan-out node                        ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_avl_clk ;
; Maximum fan-out                             ; 1982                                                                                           ;
; Total fan-out                               ; 27600                                                                                          ;
; Average fan-out                             ; 4.21                                                                                           ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                                                          ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
; |top                                                                                                                                                   ; 3192 (1)            ; 2392 (0)                  ; 199168            ; 0          ; 87   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                                                                  ; work         ;
;    |mem_op:mem_op_inst_0|                                                                                                                              ; 36 (36)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mem_op:mem_op_inst_0                                                                                                                                                                                                                                                                                                                       ; mem_op                                                               ; work         ;
;    |pll:pll_clk|                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pll:pll_clk                                                                                                                                                                                                                                                                                                                                ; pll                                                                  ; pll          ;
;       |pll_0002:pll_inst|                                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pll:pll_clk|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                              ; pll_0002                                                             ; pll          ;
;          |altera_pll:altera_pll_i|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pll:pll_clk|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                      ; altera_pll                                                           ; work         ;
;    |ram_init:ram_init_inst|                                                                                                                            ; 3060 (4)            ; 2292 (6)                  ; 199168            ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst                                                                                                                                                                                                                                                                                                                     ; ram_init                                                             ; work         ;
;       |LPDDR2:LPDDR2_inst|                                                                                                                             ; 3055 (0)            ; 2286 (0)                  ; 199168            ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst                                                                                                                                                                                                                                                                                                  ; LPDDR2                                                               ; lpddr2       ;
;          |LPDDR2_0002:lpddr2_inst|                                                                                                                     ; 3055 (0)            ; 2286 (0)                  ; 199168            ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst                                                                                                                                                                                                                                                                          ; LPDDR2_0002                                                          ; LPDDR2       ;
;             |LPDDR2_dmaster:dmaster|                                                                                                                   ; 524 (0)             ; 457 (0)                   ; 512               ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster                                                                                                                                                                                                                                                   ; LPDDR2_dmaster                                                       ; LPDDR2       ;
;                |altera_avalon_packets_to_master:transacto|                                                                                             ; 183 (0)             ; 139 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                         ; altera_avalon_packets_to_master                                      ; LPDDR2       ;
;                   |packets_to_master:p2m|                                                                                                              ; 183 (183)           ; 139 (139)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                   ; packets_to_master                                                    ; LPDDR2       ;
;                |altera_avalon_sc_fifo:fifo|                                                                                                            ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                   |altsyncram:mem_rtl_0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                   ; altsyncram                                                           ; work         ;
;                      |altsyncram_g0n1:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                    ; altsyncram_g0n1                                                      ; work         ;
;                |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                             ; altera_avalon_st_bytes_to_packets                                    ; LPDDR2       ;
;                |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 279 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                  ; altera_avalon_st_jtag_interface                                      ; LPDDR2       ;
;                   |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 276 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                ; altera_jtag_dc_streaming                                             ; LPDDR2       ;
;                      |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                    ; altera_avalon_st_clock_crosser                                       ; LPDDR2       ;
;                         |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                        ; altera_avalon_st_pipeline_base                                       ; LPDDR2       ;
;                         |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                               ; altera_std_synchronizer_nocut                                        ; LPDDR2       ;
;                         |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                               ; altera_std_synchronizer_nocut                                        ; LPDDR2       ;
;                      |altera_jtag_src_crosser:source_crosser|                                                                                          ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                         ; altera_jtag_src_crosser                                              ; LPDDR2       ;
;                         |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                              ; altera_jtag_control_signal_crosser                                   ; LPDDR2       ;
;                            |altera_std_synchronizer:synchronizer|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer         ; altera_std_synchronizer                                              ; work         ;
;                      |altera_jtag_streaming:jtag_streaming|                                                                                            ; 266 (260)           ; 187 (168)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                           ; altera_jtag_streaming                                                ; LPDDR2       ;
;                         |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                              ; altera_avalon_st_idle_inserter                                       ; LPDDR2       ;
;                         |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                ; altera_avalon_st_idle_remover                                        ; LPDDR2       ;
;                         |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                  ; altera_std_synchronizer                                              ; work         ;
;                         |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                         ; altera_std_synchronizer                                              ; work         ;
;                         |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                 ; altera_std_synchronizer                                              ; work         ;
;                         |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                      ; altera_std_synchronizer                                              ; work         ;
;                      |altera_std_synchronizer:synchronizer|                                                                                            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                           ; altera_std_synchronizer                                              ; work         ;
;                   |altera_jtag_sld_node:node|                                                                                                          ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                        ; altera_jtag_sld_node                                                 ; LPDDR2       ;
;                      |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                      ; sld_virtual_jtag_basic                                               ; work         ;
;                |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 24 (24)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                             ; altera_avalon_st_packets_to_bytes                                    ; LPDDR2       ;
;                |altera_reset_controller:rst_controller|                                                                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                            ; altera_reset_controller                                              ; LPDDR2       ;
;                   |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                 ; altera_reset_synchronizer                                            ; LPDDR2       ;
;             |LPDDR2_mm_interconnect_1:mm_interconnect_1|                                                                                               ; 69 (0)              ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                               ; LPDDR2_mm_interconnect_1                                             ; LPDDR2       ;
;                |LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                              ; 60 (55)             ; 3 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                      ; LPDDR2_mm_interconnect_1_cmd_mux                                     ; LPDDR2       ;
;                   |altera_merlin_arbitrator:arb|                                                                                                       ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                         ; altera_merlin_arbitrator                                             ; LPDDR2       ;
;                |altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|                                                                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo                                                                                                                                                                           ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                |altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo                                                                                                                                                                             ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                      ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                             ; LPDDR2       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                                                                           ; 3 (2)               ; 3 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                     ; altera_avalon_st_clock_crosser                                       ; LPDDR2       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                ; altera_std_synchronizer_nocut                                        ; LPDDR2       ;
;                |altera_merlin_master_agent:dmaster_master_agent|                                                                                       ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dmaster_master_agent                                                                                                                                                                               ; altera_merlin_master_agent                                           ; LPDDR2       ;
;                |altera_merlin_slave_agent:s0_seq_debug_agent|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent                                                                                                                                                                                  ; altera_merlin_slave_agent                                            ; LPDDR2       ;
;             |LPDDR2_p0:p0|                                                                                                                             ; 14 (1)              ; 69 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0                                                                                                                                                                                                                                                             ; LPDDR2_p0                                                            ; LPDDR2       ;
;                |LPDDR2_p0_acv_hard_memphy:umemphy|                                                                                                     ; 13 (12)             ; 69 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                           ; LPDDR2_p0_acv_hard_memphy                                            ; LPDDR2       ;
;                   |LPDDR2_p0_acv_hard_io_pads:uio_pads|                                                                                                ; 0 (0)               ; 40 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                       ; LPDDR2_p0_acv_hard_io_pads                                           ; LPDDR2       ;
;                      |LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                       ; LPDDR2_p0_acv_hard_addr_cmd_pads                                     ; LPDDR2       ;
;                         |LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                           ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                         |LPDDR2_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[13].acv_ac_ldc                                                                                          ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                         |LPDDR2_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                                                          ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                         |LPDDR2_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[1].acv_ac_ldc                                                                                           ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                         |LPDDR2_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[2].acv_ac_ldc                                                                                           ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                         |LPDDR2_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[3].acv_ac_ldc                                                                                           ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                         |LPDDR2_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[4].acv_ac_ldc                                                                                           ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                         |LPDDR2_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[5].acv_ac_ldc                                                                                           ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                         |LPDDR2_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[6].acv_ac_ldc                                                                                           ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                         |LPDDR2_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[7].acv_ac_ldc                                                                                           ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                         |LPDDR2_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                           ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                         |LPDDR2_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[9].acv_ac_ldc                                                                                           ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                         |LPDDR2_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                            ; LPDDR2_p0_clock_pair_generator                                       ; LPDDR2       ;
;                         |LPDDR2_p0_generic_ddio:uaddress_pad|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:uaddress_pad                                                                                                   ; LPDDR2_p0_generic_ddio                                               ; LPDDR2       ;
;                         |LPDDR2_p0_generic_ddio:ucmd_pad|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:ucmd_pad                                                                                                       ; LPDDR2_p0_generic_ddio                                               ; LPDDR2       ;
;                         |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                  ; altddio_out                                                          ; work         ;
;                            |ddio_out_uqe:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                      ; ddio_out_uqe                                                         ; work         ;
;                      |LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                                     ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                           ; LPDDR2_p0_altdqdqs                                                   ; LPDDR2       ;
;                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; LPDDR2       ;
;                      |LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                                     ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                           ; LPDDR2_p0_altdqdqs                                                   ; LPDDR2       ;
;                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; LPDDR2       ;
;                      |LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                                                     ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                           ; LPDDR2_p0_altdqdqs                                                   ; LPDDR2       ;
;                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; LPDDR2       ;
;                      |LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                                                     ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                           ; LPDDR2_p0_altdqdqs                                                   ; LPDDR2       ;
;                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; LPDDR2       ;
;                   |LPDDR2_p0_acv_ldc:memphy_ldc|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc                                                                                                                                                                                              ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                   |LPDDR2_p0_reset:ureset|                                                                                                             ; 1 (1)               ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset                                                                                                                                                                                                    ; LPDDR2_p0_reset                                                      ; LPDDR2       ;
;                      |LPDDR2_p0_reset_sync:ureset_avl_clk|                                                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_avl_clk                                                                                                                                                                ; LPDDR2_p0_reset_sync                                                 ; LPDDR2       ;
;                      |LPDDR2_p0_reset_sync:ureset_scc_clk|                                                                                             ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_scc_clk                                                                                                                                                                ; LPDDR2_p0_reset_sync                                                 ; LPDDR2       ;
;             |LPDDR2_pll0:pll0|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0                                                                                                                                                                                                                                                         ; LPDDR2_pll0                                                          ; LPDDR2       ;
;             |LPDDR2_s0:s0|                                                                                                                             ; 2448 (0)            ; 1719 (0)                  ; 198656            ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0                                                                                                                                                                                                                                                             ; LPDDR2_s0                                                            ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 498 (0)             ; 171 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                               ; LPDDR2_s0_mm_interconnect_0                                          ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                               ; LPDDR2_s0_mm_interconnect_0_cmd_demux                                ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                       ; LPDDR2_s0_mm_interconnect_0_cmd_demux_001                            ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                       ; LPDDR2_s0_mm_interconnect_0_cmd_demux_001                            ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                       ; LPDDR2_s0_mm_interconnect_0_cmd_demux_001                            ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                           ; LPDDR2_s0_mm_interconnect_0_cmd_demux_001                            ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                       ; LPDDR2_s0_mm_interconnect_0_cmd_demux_003                            ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_004|                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_004                                                                                                                                                       ; LPDDR2_s0_mm_interconnect_0_cmd_demux_003                            ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                    ; 54 (50)             ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                               ; LPDDR2_s0_mm_interconnect_0_cmd_mux                                  ; LPDDR2       ;
;                      |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                  ; altera_merlin_arbitrator                                             ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                                    ; 54 (49)             ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                               ; LPDDR2_s0_mm_interconnect_0_cmd_mux                                  ; LPDDR2       ;
;                      |altera_merlin_arbitrator:arb|                                                                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                  ; altera_merlin_arbitrator                                             ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                        ; 65 (61)             ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                   ; LPDDR2_s0_mm_interconnect_0_cmd_mux                                  ; LPDDR2       ;
;                      |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                      ; altera_merlin_arbitrator                                             ; LPDDR2       ;
;                         |altera_merlin_arb_adder:adder|                                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                        ; altera_merlin_arb_adder                                              ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                ; 66 (56)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                           ; LPDDR2_s0_mm_interconnect_0_cmd_mux_002                              ; LPDDR2       ;
;                      |altera_merlin_arbitrator:arb|                                                                                                    ; 10 (8)              ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                              ; altera_merlin_arbitrator                                             ; LPDDR2       ;
;                         |altera_merlin_arb_adder:adder|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                ; altera_merlin_arb_adder                                              ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_router:router|                                                                                          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router:router                                                                                                                                                                     ; LPDDR2_s0_mm_interconnect_0_router                                   ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_router_003:router_003|                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_003:router_003                                                                                                                                                             ; LPDDR2_s0_mm_interconnect_0_router_003                               ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_router_004:router_004|                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_004:router_004                                                                                                                                                             ; LPDDR2_s0_mm_interconnect_0_router_004                               ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                       ; LPDDR2_s0_mm_interconnect_0_rsp_demux_002                            ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                   ; LPDDR2_s0_mm_interconnect_0_rsp_mux                                  ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                           ; LPDDR2_s0_mm_interconnect_0_rsp_mux_001                              ; LPDDR2       ;
;                   |LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_003|                                                                                ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_003                                                                                                                                                           ; LPDDR2_s0_mm_interconnect_0_rsp_mux_001                              ; LPDDR2       ;
;                   |altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|                                                                                ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                                                                                           ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                   |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                         ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                   |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                              ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                   |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                   |altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|                                                                   ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo                                                                                                                                              ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                   |altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|                                                                              ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo                                                                                                                                                         ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                   |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                         ; altera_merlin_master_agent                                           ; LPDDR2       ;
;                   |altera_merlin_master_agent:cpu_inst_instruction_master_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent                                                                                                                                                  ; altera_merlin_master_agent                                           ; LPDDR2       ;
;                   |altera_merlin_master_agent:seq_bridge_m0_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                                                                                ; altera_merlin_master_agent                                           ; LPDDR2       ;
;                   |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                               ; altera_merlin_master_translator                                      ; LPDDR2       ;
;                   |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                        ; altera_merlin_master_translator                                      ; LPDDR2       ;
;                   |altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|                                                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator                                                                                                                                        ; altera_merlin_master_translator                                      ; LPDDR2       ;
;                   |altera_merlin_slave_agent:hphy_bridge_s0_agent|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                                                                                                ; altera_merlin_slave_agent                                            ; LPDDR2       ;
;                   |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                                   ; altera_merlin_slave_agent                                            ; LPDDR2       ;
;                   |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                                    ; altera_merlin_slave_agent                                            ; LPDDR2       ;
;                   |altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent                                                                                                                                                   ; altera_merlin_slave_agent                                            ; LPDDR2       ;
;                   |altera_merlin_slave_translator:hphy_bridge_s0_translator|                                                                           ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                                                                                      ; altera_merlin_slave_translator                                       ; LPDDR2       ;
;                   |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                                    ; altera_merlin_slave_translator                                       ; LPDDR2       ;
;                   |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                         ; altera_merlin_slave_translator                                       ; LPDDR2       ;
;                   |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 8 (8)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                          ; altera_merlin_slave_translator                                       ; LPDDR2       ;
;                   |altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|                                                              ; 3 (3)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator                                                                                                                                         ; altera_merlin_slave_translator                                       ; LPDDR2       ;
;                   |altera_merlin_traffic_limiter:seq_bridge_m0_limiter|                                                                                ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                                                                                                                                                           ; altera_merlin_traffic_limiter                                        ; LPDDR2       ;
;                   |altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|                                                                             ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter                                                                                                                                                        ; altera_merlin_traffic_limiter                                        ; LPDDR2       ;
;                |altera_avalon_mm_bridge:seq_bridge|                                                                                                    ; 8 (8)               ; 145 (145)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                          ; altera_avalon_mm_bridge                                              ; LPDDR2       ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 425 (425)           ; 299 (298)                 ; 2048              ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                      ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst                        ; LPDDR2       ;
;                   |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                   ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ; LPDDR2       ;
;                      |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                         ; altsyncram                                                           ; work         ;
;                         |altsyncram_mri1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated          ; altsyncram_mri1                                                      ; work         ;
;                   |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                   ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ; LPDDR2       ;
;                      |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                         ; altsyncram                                                           ; work         ;
;                         |altsyncram_mri1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated          ; altsyncram_mri1                                                      ; work         ;
;                   |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                                ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench             ; LPDDR2       ;
;                |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 1 (1)               ; 0 (0)                     ; 196608            ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                   ; altera_mem_if_sequencer_mem_no_ifdef_params                          ; LPDDR2       ;
;                   |altsyncram:the_altsyncram|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 196608            ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                         ; altsyncram                                                           ; work         ;
;                      |altsyncram_s5j1:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 196608            ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_s5j1:auto_generated                                                                                                                                          ; altsyncram_s5j1                                                      ; work         ;
;                |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 9 (9)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                   ; altera_mem_if_sequencer_rst                                          ; LPDDR2       ;
;                |altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|                                                                                     ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                                                                                           ; altera_mem_if_simple_avalon_mm_bridge                                ; LPDDR2       ;
;                |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 7 (7)               ; 8 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                  ; sequencer_reg_file                                                   ; LPDDR2       ;
;                   |altsyncram:altsyncram_component|                                                                                                    ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                  ; altsyncram                                                           ; work         ;
;                      |altsyncram_c9v1:auto_generated|                                                                                                  ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                   ; altsyncram_c9v1                                                      ; work         ;
;                |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 469 (443)           ; 305 (281)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                    ; sequencer_scc_mgr                                                    ; LPDDR2       ;
;                   |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 5 (3)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                             ; sequencer_scc_acv_wrapper                                            ; LPDDR2       ;
;                      |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                          ; sequencer_scc_acv_phase_decode                                       ; LPDDR2       ;
;                   |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                 ; sequencer_scc_reg_file                                               ; LPDDR2       ;
;                      |altdpram:altdpram_component|                                                                                                     ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                     ; altdpram                                                             ; work         ;
;                         |dpram_k3s1:auto_generated|                                                                                                    ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                           ; dpram_k3s1                                                           ; work         ;
;                            |decode_5la:wr_decode|                                                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                      ; decode_5la                                                           ; work         ;
;                            |mux_7hb:rd_mux|                                                                                                            ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                            ; mux_7hb                                                              ; work         ;
;                |sequencer_trk_mgr:sequencer_trk_mgr_inst|                                                                                              ; 1028 (1028)         ; 774 (774)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst                                                                                                                                                                                                                    ; sequencer_trk_mgr                                                    ; LPDDR2       ;
;             |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                          ; altera_mem_if_dll_cyclonev                                           ; LPDDR2       ;
;             |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                     ; altera_mem_if_hard_memory_controller_top_cyclonev                    ; LPDDR2       ;
;             |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                          ; altera_mem_if_oct_cyclonev                                           ; LPDDR2       ;
;       |altera_reset_controller:rst_controller_010|                                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram_init:ram_init_inst|altera_reset_controller:rst_controller_010                                                                                                                                                                                                                                                                          ; altera_reset_controller                                              ; LPDDR2       ;
;    |sld_hub:auto_hub|                                                                                                                                  ; 95 (1)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                ; 94 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                          ; 94 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                      ; 94 (1)              ; 78 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                           ; 93 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                       ; 93 (59)             ; 73 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                         ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                       ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                                       ; altera_sld   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_s5j1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; 6144         ; 32           ; --           ; --           ; 196608 ; LPDDR2_s0_sequencer_mem.hex ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216   ; None                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                                ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+---------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll                                  ; 16.1    ; N/A          ; N/A          ; |top|pll:pll_clk                                                                                                                                                                                                                                                         ; pll.vhd         ;
; Altera ; altera_mem_if_lpddr2_emif                   ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst                                                                                                                                                                                                                           ; LPDDR2.vhd      ;
; Altera ; altera_mem_if_lpddr2_hard_memory_controller ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                              ; LPDDR2.vhd      ;
; Altera ; altera_mem_if_dll                           ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_jtag_avalon_master                   ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster                                                                                                                                                                            ; LPDDR2.vhd      ;
; Altera ; altera_avalon_st_bytes_to_packets           ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                      ; LPDDR2.vhd      ;
; Altera ; channel_adapter                             ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_b2p_adapter:b2p_adapter                                                                                                                                     ; LPDDR2.vhd      ;
; Altera ; altera_avalon_sc_fifo                       ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                 ; LPDDR2.vhd      ;
; Altera ; altera_jtag_dc_streaming                    ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                           ; LPDDR2.vhd      ;
; Altera ; altera_avalon_st_packets_to_bytes           ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                      ; LPDDR2.vhd      ;
; Altera ; channel_adapter                             ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_p2b_adapter:p2b_adapter                                                                                                                                     ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                     ; LPDDR2.vhd      ;
; Altera ; timing_adapter                              ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_timing_adt:timing_adt                                                                                                                                       ; LPDDR2.vhd      ;
; Altera ; altera_avalon_packets_to_master             ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                  ; LPDDR2.vhd      ;
; Altera ; altera_mm_interconnect                      ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1                                                                                                                                                        ; LPDDR2.vhd      ;
; Altera ; altera_avalon_st_adapter                    ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                           ; LPDDR2.vhd      ;
; Altera ; error_adapter                               ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                ; LPDDR2.vhd      ;
; Altera ; altera_merlin_demultiplexer                 ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                           ; LPDDR2.vhd      ;
; Altera ; altera_merlin_demultiplexer                 ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_merlin_multiplexer                   ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                               ; LPDDR2.vhd      ;
; Altera ; altera_avalon_st_handshake_clock_crosser    ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                       ; LPDDR2.vhd      ;
; Altera ; altera_avalon_st_handshake_clock_crosser    ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_agent                  ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dmaster_master_agent                                                                                                        ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_translator             ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator                                                                                              ; LPDDR2.vhd      ;
; Altera ; altera_merlin_router                        ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_router:router                                                                                                                 ; LPDDR2.vhd      ;
; Altera ; altera_merlin_router                        ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_router:router_001                                                                                                             ; LPDDR2.vhd      ;
; Altera ; altera_merlin_router                        ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_router_002:router_002                                                                                                         ; LPDDR2.vhd      ;
; Altera ; altera_merlin_demultiplexer                 ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                           ; LPDDR2.vhd      ;
; Altera ; altera_merlin_multiplexer                   ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                               ; LPDDR2.vhd      ;
; Altera ; altera_merlin_multiplexer                   ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                           ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_agent                   ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent                                                                                                           ; LPDDR2.vhd      ;
; Altera ; altera_avalon_sc_fifo                       ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo                                                                                                    ; LPDDR2.vhd      ;
; Altera ; altera_avalon_sc_fifo                       ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo                                                                                                      ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_translator              ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator                                                                                                 ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_agent                  ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                         ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_translator             ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:seq_bridge_m0_translator                                                                                               ; LPDDR2.vhd      ;
; Altera ; altera_mem_if_oct                           ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_mem_if_lpddr2_hard_phy_core          ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0                                                                                                                                                                                      ; LPDDR2.vhd      ;
; Altera ; altera_mem_if_lpddr2_pll                    ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0                                                                                                                                                                                  ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller                                                                                                                                                            ; LPDDR2.vhd      ;
; Altera ; altera_mem_if_lpddr2_qseq                   ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0                                                                                                                                                                                      ; LPDDR2.vhd      ;
; Altera ; altera_mem_if_simple_avalon_mm_bridge       ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                    ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_agent                  ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                  ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_translator             ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                        ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_agent                  ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent                                                                           ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_translator             ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                 ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_agent                   ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                         ; LPDDR2.vhd      ;
; Altera ; altera_avalon_sc_fifo                       ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                    ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_translator              ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                               ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_agent                  ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                         ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_translator             ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator                                                                               ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_agent                   ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent                                                                                       ; LPDDR2.vhd      ;
; Altera ; altera_avalon_sc_fifo                       ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                  ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_translator              ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                             ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_agent                   ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                            ; LPDDR2.vhd      ;
; Altera ; altera_avalon_sc_fifo                       ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                       ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_translator              ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                  ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_agent                   ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                             ; LPDDR2.vhd      ;
; Altera ; altera_avalon_sc_fifo                       ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                        ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_translator              ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_agent                  ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent                                                                           ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_translator             ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator                                                                 ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_agent                   ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent                                                                            ; LPDDR2.vhd      ;
; Altera ; altera_avalon_sc_fifo                       ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo                                                                       ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_translator              ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator                                                                  ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_agent                  ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:trk_mm_bridge_m0_agent                                                                                      ; LPDDR2.vhd      ;
; Altera ; altera_merlin_master_translator             ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:trk_mm_bridge_m0_translator                                                                            ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_agent                   ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent                                                                                       ; LPDDR2.vhd      ;
; Altera ; altera_avalon_sc_fifo                       ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo                                                                                  ; LPDDR2.vhd      ;
; Altera ; altera_merlin_slave_translator              ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trk_mm_bridge_s0_translator                                                                             ; LPDDR2.vhd      ;
; Altera ; altera_mem_if_simple_avalon_mm_bridge       ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_simple_avalon_mm_bridge:seq_bridge                                                                                                                                                  ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                       ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|altera_reset_controller:rst_controller_003                                                                                                                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|altera_reset_controller:rst_controller_004                                                                                                                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|altera_reset_controller:rst_controller_005                                                                                                                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|altera_reset_controller:rst_controller_006                                                                                                                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|altera_reset_controller:rst_controller_007                                                                                                                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|altera_reset_controller:rst_controller_008                                                                                                                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|altera_reset_controller:rst_controller_009                                                                                                                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|altera_reset_controller:rst_controller_010                                                                                                                                                                                                   ; LPDDR2.vhd      ;
; Altera ; altera_reset_controller                     ; 16.1    ; N/A          ; N/A          ; |top|ram_init:ram_init_inst|altera_reset_controller:rst_controller_011                                                                                                                                                                                                   ; LPDDR2.vhd      ;
+--------+---------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                              ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                                  ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                                     ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                                     ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                                     ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                                 ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                                     ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                                     ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                                     ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                                     ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------+------------------------------+---------------------------------+--------------------------------+------------------------------------+------------------------------------+----------------------------------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+----------------------------------+---------------------------------+------------------------------+---------------------------------+----------------------------------+------------------------------+
; Name                                 ; avl_state.TRK_MGR_STATE_DONE ; avl_state.TRK_MGR_STATE_RELEASE ; avl_state.TRK_MGR_STATE_UPDATE ; avl_state.TRK_MGR_STATE_PAR_SCAN_2 ; avl_state.TRK_MGR_STATE_PAR_SCAN_1 ; avl_state.TRK_MGR_STATE_SER_SCAN ; avl_state.TRK_MGR_STATE_DECR_VFIFO ; avl_state.TRK_MGR_STATE_INCR_VFIFO ; avl_state.TRK_MGR_STATE_WR_PHASE ; avl_state.TRK_MGR_STATE_WR_DELAY ; avl_state.TRK_MGR_STATE_RD_PHASE ; avl_state.TRK_MGR_STATE_RD_DELAY ; avl_state.TRK_MGR_STATE_CLR_SAMPLE ; avl_state.TRK_MGR_STATE_CLR_ALL_SMPL ; avl_state.TRK_MGR_STATE_RD_SAMPLE ; avl_state.TRK_MGR_STATE_DO_SAMPLE ; avl_state.TRK_MGR_STATE_PRECHARGE ; avl_state.TRK_MGR_STATE_READ ; avl_state.TRK_MGR_STATE_ACTIVATE ; avl_state.TRK_MGR_STATE_REFRESH ; avl_state.TRK_MGR_STATE_INIT ; avl_state.TRK_MGR_STATE_JMPADDR ; avl_state.TRK_MGR_STATE_JMPCOUNT ; avl_state.TRK_MGR_STATE_IDLE ;
+--------------------------------------+------------------------------+---------------------------------+--------------------------------+------------------------------------+------------------------------------+----------------------------------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+----------------------------------+---------------------------------+------------------------------+---------------------------------+----------------------------------+------------------------------+
; avl_state.TRK_MGR_STATE_IDLE         ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 0                            ;
; avl_state.TRK_MGR_STATE_JMPCOUNT     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 1                                ; 1                            ;
; avl_state.TRK_MGR_STATE_JMPADDR      ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 1                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_INIT         ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 1                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_REFRESH      ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 1                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_ACTIVATE     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_READ         ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 1                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_PRECHARGE    ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 1                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_DO_SAMPLE    ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 1                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_RD_SAMPLE    ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 1                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_CLR_ALL_SMPL ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 1                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_CLR_SAMPLE   ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 1                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_RD_DELAY     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 1                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_RD_PHASE     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 1                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_WR_DELAY     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 1                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_WR_PHASE     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 1                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_INCR_VFIFO   ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 1                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_DECR_VFIFO   ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 1                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_SER_SCAN     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 1                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_PAR_SCAN_1   ; 0                            ; 0                               ; 0                              ; 0                                  ; 1                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_PAR_SCAN_2   ; 0                            ; 0                               ; 0                              ; 1                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_UPDATE       ; 0                            ; 0                               ; 1                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_RELEASE      ; 0                            ; 1                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_DONE         ; 1                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
+--------------------------------------+------------------------------+---------------------------------+--------------------------------+------------------------------------+------------------------------------+----------------------------------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+----------------------------------+---------------------------------+------------------------------+---------------------------------+----------------------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state ;
+--------------+-------------+-------------+-------------+--------------+------------+-----------------------------------------------------------------+
; Name         ; state.READ4 ; state.READ3 ; state.READ2 ; state.WRITE2 ; state.IDLE ; state.INIT                                                      ;
+--------------+-------------+-------------+-------------+--------------+------------+-----------------------------------------------------------------+
; state.INIT   ; 0           ; 0           ; 0           ; 0            ; 0          ; 0                                                               ;
; state.IDLE   ; 0           ; 0           ; 0           ; 0            ; 1          ; 1                                                               ;
; state.WRITE2 ; 0           ; 0           ; 0           ; 1            ; 0          ; 1                                                               ;
; state.READ2  ; 0           ; 0           ; 1           ; 0            ; 0          ; 1                                                               ;
; state.READ3  ; 0           ; 1           ; 0           ; 0            ; 0          ; 1                                                               ;
; state.READ4  ; 1           ; 0           ; 0           ; 0            ; 0          ; 1                                                               ;
+--------------+-------------+-------------+-------------+--------------+------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------+
; Name                          ; scc_state_curr.STATE_SCC_IDLE ; scc_state_curr.STATE_SCC_DONE ; scc_state_curr.STATE_SCC_LOAD                               ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------+
; scc_state_curr.STATE_SCC_IDLE ; 0                             ; 0                             ; 0                                                           ;
; scc_state_curr.STATE_SCC_LOAD ; 1                             ; 0                             ; 1                                                           ;
; scc_state_curr.STATE_SCC_DONE ; 1                             ; 1                             ; 0                                                           ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|afi_clk_reg                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|afi_half_clk_reg                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|avl_clk_reg                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|config_clk_reg                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                        ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                         ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[1]                                                                                                                                     ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[2]                                                                                                                                     ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[3]                                                                                                                                     ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 62                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal               ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; mem_op:mem_op_inst_0|av1_addr[0]                    ; mem_op:mem_op_inst_0|av1_addr[26] ; yes                    ;
; mem_op:mem_op_inst_0|av1_addr[1]                    ; mem_op:mem_op_inst_0|av1_addr[26] ; yes                    ;
; mem_op:mem_op_inst_0|av1_addr[2]                    ; mem_op:mem_op_inst_0|av1_addr[26] ; yes                    ;
; mem_op:mem_op_inst_0|av1_addr[3]                    ; mem_op:mem_op_inst_0|av1_addr[26] ; yes                    ;
; mem_op:mem_op_inst_0|av1_addr[4]                    ; mem_op:mem_op_inst_0|av1_addr[26] ; yes                    ;
; mem_op:mem_op_inst_0|av1_addr[5]                    ; mem_op:mem_op_inst_0|av1_addr[26] ; yes                    ;
; mem_op:mem_op_inst_0|av1_addr[6]                    ; mem_op:mem_op_inst_0|av1_addr[26] ; yes                    ;
; mem_op:mem_op_inst_0|av1_addr[7]                    ; mem_op:mem_op_inst_0|av1_addr[26] ; yes                    ;
; mem_op:mem_op_inst_0|av1_addr[8]                    ; mem_op:mem_op_inst_0|av1_addr[26] ; yes                    ;
; mem_op:mem_op_inst_0|av1_addr[9]                    ; mem_op:mem_op_inst_0|av1_addr[26] ; yes                    ;
; mem_op:mem_op_inst_0|wr_data[0]                     ; KEY[0]                            ; yes                    ;
; mem_op:mem_op_inst_0|wr_data[1]                     ; KEY[0]                            ; yes                    ;
; mem_op:mem_op_inst_0|wr_data[2]                     ; KEY[0]                            ; yes                    ;
; mem_op:mem_op_inst_0|wr_data[3]                     ; KEY[0]                            ; yes                    ;
; mem_op:mem_op_inst_0|wr_data[4]                     ; KEY[0]                            ; yes                    ;
; mem_op:mem_op_inst_0|wr_data[5]                     ; KEY[0]                            ; yes                    ;
; mem_op:mem_op_inst_0|wr_data[6]                     ; KEY[0]                            ; yes                    ;
; mem_op:mem_op_inst_0|wr_data[7]                     ; KEY[0]                            ; yes                    ;
; mem_op:mem_op_inst_0|wr_data[8]                     ; KEY[0]                            ; yes                    ;
; mem_op:mem_op_inst_0|wr_data[9]                     ; KEY[0]                            ; yes                    ;
; mem_op:mem_op_inst_0|data[0]                        ; KEY[3]                            ; yes                    ;
; mem_op:mem_op_inst_0|data[1]                        ; KEY[3]                            ; yes                    ;
; mem_op:mem_op_inst_0|data[2]                        ; KEY[3]                            ; yes                    ;
; mem_op:mem_op_inst_0|data[3]                        ; KEY[3]                            ; yes                    ;
; mem_op:mem_op_inst_0|data[4]                        ; KEY[3]                            ; yes                    ;
; mem_op:mem_op_inst_0|data[5]                        ; KEY[3]                            ; yes                    ;
; mem_op:mem_op_inst_0|data[6]                        ; KEY[3]                            ; yes                    ;
; mem_op:mem_op_inst_0|data[7]                        ; KEY[3]                            ; yes                    ;
; mem_op:mem_op_inst_0|data[8]                        ; KEY[3]                            ; yes                    ;
; mem_op:mem_op_inst_0|data[9]                        ; KEY[3]                            ; yes                    ;
; Number of user-specified and inferred latches = 30  ;                                   ;                        ;
+-----------------------------------------------------+-----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_op:mem_op_inst_0|mem_rdy                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|av1_size_3[0]                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|av1_size_3[1,2]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|av1_size_2[0]                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|av1_size_2[1,2]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|av1_size_1[0]                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|av1_size_1[1,2]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|av1_size_0[0]                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|av1_size_0[1,2]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,72,74,75]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,72,74,75]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|av_chipselect_pre                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[13,17,18]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r2                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r3                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[21..24]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[25..29]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[0..31]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ipending_reg[0..31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_custom                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0..2]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_dest_id[2]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[2]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][91]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][90]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][89]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][91]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][90]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][89]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[1..31]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][91]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][90]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][89]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][91]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][90]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][89]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                           ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                           ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                           ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                           ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                           ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                           ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                           ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[1][68]                                                                                                  ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[1][75]                                                                                               ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[1][74]                                                                                                  ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[1][75]                                                                                               ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_channel[1]                                                                        ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_dest_id[0]                                                                     ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_channel[1]                                                                           ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[1]                                                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_channel[0]                                                                           ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[0]                                                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][68]                                                                    ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                 ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][74]                                                                    ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                 ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][75]                                                                   ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][75]                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][75]                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][91]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][68]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][91]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][74]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][91]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                                ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][91]                                                                             ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                                ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][91]                                                                             ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][74]                                                                                ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][91]                                                                             ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][89]                                                                                ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][90]                                                                             ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][91]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][91]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][74]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][91]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][89]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][90]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[5]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[0]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[9]                                                                               ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[14]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[21]                                                                             ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[14]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[8]                                                                               ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[13]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[20]                                                                             ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[13]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[7]                                                                               ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[12]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[19]                                                                             ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[12]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[6]                                                                               ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[18]                                                                             ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[5]                                                                               ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[10]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[17]                                                                             ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[10]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[4]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[9]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[3]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[8]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[2]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[7]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[1]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[6]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent|hold_waitrequest                                                                 ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent|hold_waitrequest                                                                               ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent|hold_waitrequest                                                                 ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:trk_mm_bridge_m0_agent|hold_waitrequest                                                                            ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator|waitrequest_reset_override                                                           ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|waitrequest_reset_override                                                         ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|waitrequest_reset_override                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|waitrequest_reset_override                                               ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|waitrequest_reset_override                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][89]                                                                   ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][90]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][89]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][74]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][75]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][91]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][90]                                                                                ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][89]                                                                             ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][74]                                                                                ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                             ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][75]                                                                                ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                             ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][91]                                                                                ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                             ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[0][74]                                                                                                  ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[0][68]                                                                                               ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[0][75]                                                                                                  ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[0][68]                                                                                               ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][74]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][75]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][91]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][74]                                                                    ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                 ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][75]                                                                    ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                 ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[14..31]                                                  ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[13]                                                   ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][68]                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][68]                                                                ;
; mem_op:mem_op_inst_0|rd_addr[11..26]                                                                                                                                                                                                                                       ; Merged with mem_op:mem_op_inst_0|rd_addr[10]                                                                                                                                                                                                                                        ;
; mem_op:mem_op_inst_0|wr_addr[11..26]                                                                                                                                                                                                                                       ; Merged with mem_op:mem_op_inst_0|wr_addr[10]                                                                                                                                                                                                                                        ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[0]                                                                               ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[23]                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                   ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]     ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]  ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ;
; mem_op:mem_op_inst_0|wr_curr_state                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; mem_op:mem_op_inst_0|rd_addr[10]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; mem_op:mem_op_inst_0|wr_addr[10]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux|prev_request[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[1][75]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|prev_request[0,1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|prev_request[0..2]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[0,1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[0,1]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][75]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][91]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][91]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][91]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[0][68]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[0][76]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][76]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][76]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][76]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][76]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][76]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][76]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[1][76]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][76]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][76]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_burstcount[0]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_burstcount[0]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[0..5]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; mem_op:mem_op_inst_0|rd_curr_state                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][108]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][108]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][108]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][108]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][108]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][108]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][108]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][108]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][108]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][108]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][108]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][108]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[102]                                                 ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42..54,69..71,87]                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                               ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:seq_bridge_m0_agent|hold_waitrequest                                                                                               ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                               ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]        ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1     ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..35,38..41]                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..35,38..54,69..71,87,102]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[1][87]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[0][87]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1     ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[7]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[20]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[11]                                                                             ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[17]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[9]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[16]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[8]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[15]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[6]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[4]                                                                            ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[0]                                                                              ; Merged with ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[3]                                                                            ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.INIT                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.READ4                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~22                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~23                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~24                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~25                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~26                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~27                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~28                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~29                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~30                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~31                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~32                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~33                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~34                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~35                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~36                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~37                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~38                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~39                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~40                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~41                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~42                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~43                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~44                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~45                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~46                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~47                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~48                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~49                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~50                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~51                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~52                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~53                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~6                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~7                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~8                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~9                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~10                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~11                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~12                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~13                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~14                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~15                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~16                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~17                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~18                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~19                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~20                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~21                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~22                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~23                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~24                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~25                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~26                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~27                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~28                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~29                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~30                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~31                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~32                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~33                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~34                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~35                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~36                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~37                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~6                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~7                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~8                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~9                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~10                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~11                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~12                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~13                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~14                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~15                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~16                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~17                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~18                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~19                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~20                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~21                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~22                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~23                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~24                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~25                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~26                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~27                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~28                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~29                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~30                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~31                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~32                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~33                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~34                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~35                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_PAR_SCAN_1                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; mem_op:mem_op_inst_0|wr_addr[0]                                                                                                                                                                                                                                            ; Merged with mem_op:mem_op_inst_0|rd_addr[0]                                                                                                                                                                                                                                         ;
; mem_op:mem_op_inst_0|wr_addr[1]                                                                                                                                                                                                                                            ; Merged with mem_op:mem_op_inst_0|rd_addr[1]                                                                                                                                                                                                                                         ;
; mem_op:mem_op_inst_0|wr_addr[2]                                                                                                                                                                                                                                            ; Merged with mem_op:mem_op_inst_0|rd_addr[2]                                                                                                                                                                                                                                         ;
; mem_op:mem_op_inst_0|wr_addr[3]                                                                                                                                                                                                                                            ; Merged with mem_op:mem_op_inst_0|rd_addr[3]                                                                                                                                                                                                                                         ;
; mem_op:mem_op_inst_0|wr_addr[4]                                                                                                                                                                                                                                            ; Merged with mem_op:mem_op_inst_0|rd_addr[4]                                                                                                                                                                                                                                         ;
; mem_op:mem_op_inst_0|wr_addr[5]                                                                                                                                                                                                                                            ; Merged with mem_op:mem_op_inst_0|rd_addr[5]                                                                                                                                                                                                                                         ;
; mem_op:mem_op_inst_0|wr_addr[6]                                                                                                                                                                                                                                            ; Merged with mem_op:mem_op_inst_0|rd_addr[6]                                                                                                                                                                                                                                         ;
; mem_op:mem_op_inst_0|wr_addr[7]                                                                                                                                                                                                                                            ; Merged with mem_op:mem_op_inst_0|rd_addr[7]                                                                                                                                                                                                                                         ;
; mem_op:mem_op_inst_0|wr_addr[8]                                                                                                                                                                                                                                            ; Merged with mem_op:mem_op_inst_0|rd_addr[8]                                                                                                                                                                                                                                         ;
; mem_op:mem_op_inst_0|wr_addr[9]                                                                                                                                                                                                                                            ; Merged with mem_op:mem_op_inst_0|rd_addr[9]                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_PAR_SCAN_2                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[12]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19..31]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[1][102]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[0][102]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem_used[1]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][7]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][6]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][5]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][4]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][3]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][2]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][1]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][0]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][15]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][23]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][31]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][14]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][22]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][30]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][13]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][21]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][29]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][12]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][20]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][28]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][11]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][19]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][27]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][10]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][18]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][26]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][9]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][17]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][25]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][8]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][16]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem[1][24]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem_used[0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 690                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                  ; Stuck at VCC              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port preset  ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:seq_bridge_m0_agent|hold_waitrequest,                                                                                            ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,                                      ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0], ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,  ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],                                                ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                               ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                     ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux|locked[1],                                                                                                         ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[1][87],                                                                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[0][87],                                                                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[1][102],                                                                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[0][102],                                                                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo|mem_used[0]                                                                                             ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[0][68],                                                                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[0][76],                                                                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                           ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                              ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[1][76],                                                                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_burstcount[0]                                                                                                                                   ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo|mem[1][75],                                                                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],     ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[1]                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|prev_request[1],                                                                            ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_burstcount[0],                                                                                                                                     ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][108],                                                               ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][108]                                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                     ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][76],                                                                ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,            ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][76]                                                                 ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][91]                                                                ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68],                                                                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][76],                                                                           ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                       ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][76]                                                                            ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][91]                                                                  ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68],                                                                             ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][76],                                                                             ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                         ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][91]                                                                ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][68],                                                                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][76],                                                                           ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                       ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                            ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[2]                                                                   ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|prev_request[2],                                                                        ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][108],                                                                          ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][108]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                     ; Lost Fanouts              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0], ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,  ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[18]                                                                                                                     ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[1],                                                                            ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[1]                                                                                 ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r                                                                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r2,                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r3                                                                                                                                  ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1]                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][108],                                                                            ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][108]                                                                             ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                           ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][108],                                                                          ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][108]                                                                           ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][91]                                                      ; Lost Fanouts              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][91],                                                                 ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][91]                                                     ; Lost Fanouts              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][91],                                                                ;
;                                                                                                                                                                                                                                                              ;                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy             ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_PAR_SCAN_1                                                                                                   ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_PAR_SCAN_2,                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[12]                                                                                                                                 ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[21]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[21]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[20]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[20]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[19]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[19]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[18]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[18]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[17]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[17]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[16]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[16]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[15]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[15]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[14]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[14]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[13]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[13]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[12]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[12]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[11]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[11]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[10]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[10]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[9]                                                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[9]                                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[8]                                                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[8]                                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[7]                                                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[7]                                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[6]                                                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[6]                                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[5]                                                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[5]                                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[3]                                                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[3]                                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[2]                                                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[2]                                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[1]                                                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[1]                                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux|locked[0]                                                                                              ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux|prev_request[0]                                                                                                    ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0]                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|prev_request[0]                                                                             ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[1]                                                                   ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|prev_request[1]                                                                         ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0]                                                                   ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|prev_request[0]                                                                         ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[4]                                                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[4]                                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0]                                                                       ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[0]                                                                             ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                           ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[0]                                                                                 ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[31]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[31]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][90]                                                      ; Lost Fanouts              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][90]                                                                  ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][89]                                                      ; Lost Fanouts              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][89]                                                                  ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[30]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[30]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][90]                                                     ; Lost Fanouts              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][90]                                                                 ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][89]                                                     ; Lost Fanouts              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][89]                                                                 ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                  ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[29]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[29]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][75]                                                     ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][68]                                                                 ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[28]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[28]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[27]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[27]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[26]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[26]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[25]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[25]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][76]                                                      ; Lost Fanouts              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][76]                                                                  ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][76]                                                     ; Lost Fanouts              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][76]                                                                 ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][108]                                                     ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][108]                                                                 ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][108]                                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][108]                                                                ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[24]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[24]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[102]                                   ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[102]                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[23]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[23]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[22]                                                                                                      ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[22]                                                                                                              ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                    ; Stuck at GND              ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2392  ;
; Number of registers using Synchronous Clear  ; 461   ;
; Number of registers using Synchronous Load   ; 818   ;
; Number of registers using Asynchronous Clear ; 2019  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1404  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                   ; 4       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                                                                             ; 32      ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                             ; 1488    ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                       ; 37      ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                   ; 49      ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                              ; 229     ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                               ; 7       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read                                                                                                                                                                                    ; 4       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_dly                                                                                                                                                                                         ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]                                                                                                                                                                                    ; 2       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 5       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dmaster_master_agent|hold_waitrequest                                                                                                                                                   ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                       ; 56      ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                               ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]                                                                                                                                                                                    ; 2       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[2]                                                                                                                                                                                    ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                 ; 9       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_waitrequest                                                                                                                                                                                            ; 6       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                ; 2       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                               ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[14]                                                                                                                                                                                  ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                            ; 32      ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[0]                                                                                                                                                                                             ; 2       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[3]                                                                                                                                                                                    ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                 ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[1]                                                                                                                                                                                             ; 2       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[2]                                                                                                                                                                                             ; 2       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[3]                                                                                                                                                                                             ; 2       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[0]                                                                                                                                                                                          ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[4]                                                                                                                                                                                    ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                 ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                       ; 2       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[1]                                                                                                                                                                                          ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[2]                                                                                                                                                                                          ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[3]                                                                                                                                                                                          ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[5]                                                                                                                                                                                    ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                            ; 8       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[6]                                                                                                                                                                                    ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[7]                                                                                                                                                                                    ; 1       ;
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[8]                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 42                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                  ; Megafunction                                                                                                                  ; Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------+
; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_ena[3]                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_curr[24]                                                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[13]                                                                                                                                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[29]                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[8]                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[31]                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|mem_op:mem_op_inst_0|av1_write_req                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[0]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[4]                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[4]                                                                                                                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[15]                                                                                                                                             ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[2]                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |top|mem_op:mem_op_inst_0|rd_addr[9]                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|mem_op:mem_op_inst_0|rd_addr[1]                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trfc[0]                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[3]                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[1]                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][29]                                                                                                                                        ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][1]                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[3]                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[0]                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dm_ena[0]                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[6]                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay_result[10]                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[26]                                                                                                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[11]                                                                                                                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][0]                                                                                                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][13]                                                                                                                                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][8]                                                                                                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][3]                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[7]                                                                                                                                                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[16]                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8] ;
; 16:1               ; 32 bits   ; 320 LEs       ; 256 LEs              ; 64 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|av_readdata_pre[3]                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[0]                                                                                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[13]                                                                    ;
; 5:1                ; 28 bits   ; 84 LEs        ; 0 LEs                ; 84 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[17]                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_byteenable[2]                                                                                                                                    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[5]                                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[3]                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_long_ack                                                                                                                                                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[19]                                                                                                                                          ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[12]                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[5]                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[2]                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                   ;
; 9:1                ; 32 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[22]                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[7]                                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                 ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[1]                                                                                                                                                      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[2]                                                                                                                                                ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                     ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_next                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[5]                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftRight0                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft1                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router:router|src_channel[2]                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_logic_result[27]                                                                                                                                 ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wr_data[22]                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_dst_regnum[1]                                                                                                                                    ;
; 16:1               ; 32 bits   ; 320 LEs       ; 256 LEs              ; 64 LEs                 ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Mux56                                                                                                                                                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr_decode[3]                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                              ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Selector0                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top|ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0 ;
+---------------------------------------+--------+------+---------------------------------------------------+
; Assignment                            ; Value  ; From ; To                                                ;
+---------------------------------------+--------+------+---------------------------------------------------+
; IP_TOOL_NAME                          ; common ; -    ; -                                                 ;
; IP_TOOL_VERSION                       ; 16.1   ; -    ; -                                                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100    ; -    ; -                                                 ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF    ; -    ; -                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF    ; -    ; -                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF    ; -    ; -                                                 ;
; IGNORE_LCELL_BUFFERS                  ; off    ; -    ; pll_afi_clk                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS          ; off    ; -    ; pll_afi_clk                                       ;
+---------------------------------------+--------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0 ;
+---------------------------------------+------------------------------------+------+-------------------+
; Assignment                            ; Value                              ; From ; To                ;
+---------------------------------------+------------------------------------+------+-------------------+
; IP_TOOL_NAME                          ; altera_mem_if_lpddr2_hard_phy_core ; -    ; -                 ;
; IP_TOOL_VERSION                       ; 16.1                               ; -    ; -                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                                ; -    ; -                 ;
+---------------------------------------+------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                           ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[0]                                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[0]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[0]                                                                        ;
; DONT_MERGE_REGISTER       ; on    ; -    ; afi_clk_reg                                                                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_clk_reg                                                                                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; afi_clk_reg                                                                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_clk_reg                                                                                  ;
; DONT_MERGE_REGISTER       ; on    ; -    ; afi_half_clk_reg                                                                             ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_half_clk_reg                                                                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; afi_half_clk_reg                                                                             ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_half_clk_reg                                                                             ;
; DONT_MERGE_REGISTER       ; on    ; -    ; avl_clk_reg                                                                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; avl_clk_reg                                                                                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; avl_clk_reg                                                                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; avl_clk_reg                                                                                  ;
; DONT_MERGE_REGISTER       ; on    ; -    ; config_clk_reg                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; config_clk_reg                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; config_clk_reg                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; config_clk_reg                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[1]                                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[1]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[1]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[2]                                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[2]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[2]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[3]                                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[3]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[3]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[4]                                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[4]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[4]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[5]                                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[5]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[5]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[6]                                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[6]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[6]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[7]                                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[7]                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[7]                                                                        ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                               ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL                ; OFF   ; -    ; -                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phy_reset_mem_stable_n                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phy_reset_mem_stable_n                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phy_reset_n                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phy_reset_n                                                                                                      ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_afi_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[17]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[17]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[17]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[15]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[15]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[15]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[16]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[16]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[16]                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[15]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[15]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[15]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_resync_clk ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                           ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                           ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                           ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                           ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                           ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_seq_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_scc_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_avl_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                               ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                             ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_s5j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                                       ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                                                      ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                      ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0 ;
+---------------------------------------+-------------------+------+-------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                    ;
+---------------------------------------+-------------------+------+-------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                     ;
; IP_TOOL_VERSION                       ; 16.1              ; -    ; -                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                     ;
+---------------------------------------+-------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_dll_cyclonev:dll0 ;
+---------------------------------------+-------------------+------+-------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                    ;
+---------------------------------------+-------------------+------+-------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                     ;
; IP_TOOL_VERSION                       ; 16.1              ; -    ; -                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                     ;
+---------------------------------------+-------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_clk|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst ;
+----------------+-----------------------------+----------------------+
; Parameter Name ; Value                       ; Type                 ;
+----------------+-----------------------------+----------------------+
; data_width     ; 32                          ; Signed Integer       ;
; addr_width     ; 27                          ; Signed Integer       ;
; mem_depth      ; 100000000000000000000000000 ; Unsigned Binary      ;
; be             ; 0111                        ; Unsigned Binary      ;
+----------------+-----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0 ;
+--------------------------------------+-----------+------------------------------------------------------------------------------+
; Parameter Name                       ; Value     ; Type                                                                         ;
+--------------------------------------+-----------+------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V ; String                                                                       ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0         ; Signed Integer                                                               ;
; REF_CLK_FREQ                         ; 50.0 MHz  ; String                                                                       ;
; REF_CLK_PERIOD_PS                    ; 20000     ; Signed Integer                                                               ;
; PLL_AFI_CLK_FREQ_STR                 ; 330.0 MHz ; String                                                                       ;
; PLL_MEM_CLK_FREQ_STR                 ; 330.0 MHz ; String                                                                       ;
; PLL_WRITE_CLK_FREQ_STR               ; 330.0 MHz ; String                                                                       ;
; PLL_ADDR_CMD_CLK_FREQ_STR            ; 330.0 MHz ; String                                                                       ;
; PLL_AFI_HALF_CLK_FREQ_STR            ; 165.0 MHz ; String                                                                       ;
; PLL_NIOS_CLK_FREQ_STR                ; 66.0 MHz  ; String                                                                       ;
; PLL_CONFIG_CLK_FREQ_STR              ; 22.0 MHz  ; String                                                                       ;
; PLL_P2C_READ_CLK_FREQ_STR            ;           ; String                                                                       ;
; PLL_C2P_WRITE_CLK_FREQ_STR           ;           ; String                                                                       ;
; PLL_HR_CLK_FREQ_STR                  ;           ; String                                                                       ;
; PLL_DR_CLK_FREQ_STR                  ;           ; String                                                                       ;
; PLL_AFI_CLK_FREQ_SIM_STR             ; 3030 ps   ; String                                                                       ;
; PLL_MEM_CLK_FREQ_SIM_STR             ; 3030 ps   ; String                                                                       ;
; PLL_WRITE_CLK_FREQ_SIM_STR           ; 3030 ps   ; String                                                                       ;
; PLL_ADDR_CMD_CLK_FREQ_SIM_STR        ; 3030 ps   ; String                                                                       ;
; PLL_AFI_HALF_CLK_FREQ_SIM_STR        ; 6060 ps   ; String                                                                       ;
; PLL_NIOS_CLK_FREQ_SIM_STR            ; 15150 ps  ; String                                                                       ;
; PLL_CONFIG_CLK_FREQ_SIM_STR          ; 45450 ps  ; String                                                                       ;
; PLL_P2C_READ_CLK_FREQ_SIM_STR        ; 0 ps      ; String                                                                       ;
; PLL_C2P_WRITE_CLK_FREQ_SIM_STR       ; 0 ps      ; String                                                                       ;
; PLL_HR_CLK_FREQ_SIM_STR              ; 0 ps      ; String                                                                       ;
; PLL_DR_CLK_FREQ_SIM_STR              ; 0 ps      ; String                                                                       ;
; AFI_CLK_PHASE                        ; 0 ps      ; String                                                                       ;
; AFI_PHY_CLK_PHASE                    ; 0 ps      ; String                                                                       ;
; MEM_CLK_PHASE                        ; 0 ps      ; String                                                                       ;
; WRITE_CLK_PHASE                      ; 2272 ps   ; String                                                                       ;
; ADDR_CMD_CLK_PHASE                   ; 2272 ps   ; String                                                                       ;
; AFI_HALF_CLK_PHASE                   ; 0 ps      ; String                                                                       ;
; AVL_CLK_PHASE                        ; 14962 ps  ; String                                                                       ;
; CONFIG_CLK_PHASE                     ; 0 ps      ; String                                                                       ;
; MEM_CLK_PHASE_SIM                    ; 0 ps      ; String                                                                       ;
; WRITE_CLK_PHASE_SIM                  ; 2273 ps   ; String                                                                       ;
; ADDR_CMD_CLK_PHASE_SIM               ; 2273 ps   ; String                                                                       ;
; ABSTRACT_REAL_COMPARE_TEST           ; false     ; String                                                                       ;
+--------------------------------------+-----------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0 ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                        ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V              ; String                                                      ;
; IS_HHP_HPS                           ; false                  ; String                                                      ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                      ; Signed Integer                                              ;
; OCT_TERM_CONTROL_WIDTH               ; 16                     ; Signed Integer                                              ;
; MEM_IF_ADDR_WIDTH                    ; 10                     ; Signed Integer                                              ;
; MEM_IF_BANKADDR_WIDTH                ; 3                      ; Signed Integer                                              ;
; MEM_IF_CK_WIDTH                      ; 1                      ; Signed Integer                                              ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                      ; Signed Integer                                              ;
; MEM_IF_CS_WIDTH                      ; 1                      ; Signed Integer                                              ;
; MEM_IF_DM_WIDTH                      ; 4                      ; Signed Integer                                              ;
; MEM_IF_CONTROL_WIDTH                 ; 1                      ; Signed Integer                                              ;
; MEM_IF_DQ_WIDTH                      ; 32                     ; Signed Integer                                              ;
; MEM_IF_DQS_WIDTH                     ; 4                      ; Signed Integer                                              ;
; MEM_IF_READ_DQS_WIDTH                ; 4                      ; Signed Integer                                              ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                      ; Signed Integer                                              ;
; MEM_IF_ODT_WIDTH                     ; 1                      ; Signed Integer                                              ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                      ; Signed Integer                                              ;
; SCC_DATA_WIDTH                       ; 1                      ; Signed Integer                                              ;
; READ_VALID_FIFO_SIZE                 ; 16                     ; Signed Integer                                              ;
; READ_FIFO_SIZE                       ; 8                      ; Signed Integer                                              ;
; MR3_DS                               ; 2                      ; Signed Integer                                              ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                      ; Signed Integer                                              ;
; CALIB_REG_WIDTH                      ; 8                      ; Signed Integer                                              ;
; TB_PROTOCOL                          ; LPDDR2                 ; String                                                      ;
; TB_MEM_CLK_FREQ                      ; 330.0                  ; String                                                      ;
; TB_RATE                              ; FULL                   ; String                                                      ;
; TB_MEM_DQ_WIDTH                      ; 32                     ; String                                                      ;
; TB_MEM_DQS_WIDTH                     ; 4                      ; String                                                      ;
; TB_PLL_DLL_MASTER                    ; true                   ; String                                                      ;
; FAST_SIM_CALIBRATION                 ; false                  ; String                                                      ;
; AC_ROM_INIT_FILE_NAME                ; LPDDR2_s0_AC_ROM.hex   ; String                                                      ;
; INST_ROM_INIT_FILE_NAME              ; LPDDR2_s0_inst_ROM.hex ; String                                                      ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value                  ; Type                                                                                               ;
+---------------------------------+------------------------+----------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V              ; String                                                                                             ;
; IS_HHP_HPS                      ; false                  ; String                                                                                             ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16                     ; Signed Integer                                                                                     ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16                     ; Signed Integer                                                                                     ;
; MEM_ADDRESS_WIDTH               ; 10                     ; Signed Integer                                                                                     ;
; MEM_BANK_WIDTH                  ; 3                      ; Signed Integer                                                                                     ;
; MEM_IF_CS_WIDTH                 ; 1                      ; Signed Integer                                                                                     ;
; MEM_CLK_EN_WIDTH                ; 1                      ; Signed Integer                                                                                     ;
; MEM_CK_WIDTH                    ; 1                      ; Signed Integer                                                                                     ;
; MEM_ODT_WIDTH                   ; 1                      ; Signed Integer                                                                                     ;
; MEM_DQS_WIDTH                   ; 4                      ; Signed Integer                                                                                     ;
; MEM_DM_WIDTH                    ; 4                      ; Signed Integer                                                                                     ;
; MEM_CONTROL_WIDTH               ; 1                      ; Signed Integer                                                                                     ;
; MEM_DQ_WIDTH                    ; 32                     ; Signed Integer                                                                                     ;
; MEM_READ_DQS_WIDTH              ; 4                      ; Signed Integer                                                                                     ;
; MEM_WRITE_DQS_WIDTH             ; 4                      ; Signed Integer                                                                                     ;
; DLL_DELAY_CTRL_WIDTH            ; 7                      ; Signed Integer                                                                                     ;
; MR3_DS                          ; 2                      ; Signed Integer                                                                                     ;
; TB_PROTOCOL                     ; LPDDR2                 ; String                                                                                             ;
; TB_MEM_CLK_FREQ                 ; 330.0                  ; String                                                                                             ;
; TB_RATE                         ; FULL                   ; String                                                                                             ;
; TB_MEM_DQ_WIDTH                 ; 32                     ; String                                                                                             ;
; TB_MEM_DQS_WIDTH                ; 4                      ; String                                                                                             ;
; TB_PLL_DLL_MASTER               ; true                   ; String                                                                                             ;
; FAST_SIM_MODEL                  ; 0                      ; Signed Integer                                                                                     ;
; FAST_SIM_CALIBRATION            ; false                  ; String                                                                                             ;
; CALIB_REG_WIDTH                 ; 8                      ; Signed Integer                                                                                     ;
; AC_ROM_INIT_FILE_NAME           ; LPDDR2_s0_AC_ROM.hex   ; String                                                                                             ;
; INST_ROM_INIT_FILE_NAME         ; LPDDR2_s0_inst_ROM.hex ; String                                                                                             ;
+---------------------------------+------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_READ_DQS_WIDTH ; 4     ; Signed Integer                                                                                                                                          ;
; NUM_AFI_RESET      ; 4     ; Signed Integer                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_afi_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                               ;
; NUM_RESET_OUTPUT  ; 4     ; Signed Integer                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                     ;
; NUM_RESET_OUTPUT  ; 2     ; Signed Integer                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                    ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_resync_clk ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                  ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_seq_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                               ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_scc_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                               ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_avl_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 2     ; Signed Integer                                                                                                                                                                               ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                              ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                              ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                              ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                              ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                              ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                      ;
; MEM_ADDRESS_WIDTH               ; 10        ; Signed Integer                                                                                                                                      ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                      ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                      ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                      ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                      ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                      ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                      ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                      ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                      ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                      ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                      ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                      ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                      ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                      ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                              ;
; IS_HHP_HPS                      ; false     ; String                                                                                                                                              ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                          ;
+-----------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                        ;
; MEM_ADDRESS_WIDTH     ; 10        ; Signed Integer                                                                                                                                                                                                ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                ;
; AFI_ADDRESS_WIDTH     ; 40        ; Signed Integer                                                                                                                                                                                                ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                        ;
; IS_HHP_HPS            ; false     ; String                                                                                                                                                                                                        ;
+-----------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:uaddress_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:ubank_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:ucmd_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                        ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                        ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                               ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                             ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                      ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                              ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                              ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                              ;
; INPUT_FREQ                       ; 330.0   ; Signed Float                                                                                                                                                                                                                                                        ;
; INPUT_FREQ_PS                    ; 3030 ps ; String                                                                                                                                                                                                                                                              ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                      ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                              ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                              ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                              ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                              ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                              ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                              ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                      ;
; PREAMBLE_TYPE                    ; low     ; String                                                                                                                                                                                                                                                              ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                      ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                              ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                              ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                              ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                      ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                      ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                              ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                      ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                              ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                              ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                              ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                              ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                               ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                             ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                      ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                              ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                              ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                              ;
; INPUT_FREQ                       ; 330.0   ; Signed Float                                                                                                                                                                                                                                                        ;
; INPUT_FREQ_PS                    ; 3030 ps ; String                                                                                                                                                                                                                                                              ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                      ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                              ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                              ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                              ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                              ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                              ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                              ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                      ;
; PREAMBLE_TYPE                    ; low     ; String                                                                                                                                                                                                                                                              ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                      ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                              ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                              ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                              ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                      ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                      ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                              ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                      ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                              ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                              ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                              ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                              ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                               ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                             ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                      ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                              ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                              ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                              ;
; INPUT_FREQ                       ; 330.0   ; Signed Float                                                                                                                                                                                                                                                        ;
; INPUT_FREQ_PS                    ; 3030 ps ; String                                                                                                                                                                                                                                                              ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                      ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                              ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                              ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                              ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                              ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                              ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                              ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                      ;
; PREAMBLE_TYPE                    ; low     ; String                                                                                                                                                                                                                                                              ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                      ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                              ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                              ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                              ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                      ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                      ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                              ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                      ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                              ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                              ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                              ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                              ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                               ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                             ;
+----------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                      ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                              ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                              ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                              ;
; INPUT_FREQ                       ; 330.0   ; Signed Float                                                                                                                                                                                                                                                        ;
; INPUT_FREQ_PS                    ; 3030 ps ; String                                                                                                                                                                                                                                                              ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                      ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                              ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                              ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                              ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                              ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                              ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                              ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                      ;
; PREAMBLE_TYPE                    ; low     ; String                                                                                                                                                                                                                                                              ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                      ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                              ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                              ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                              ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                      ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                      ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                              ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                      ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                              ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                              ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                              ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                              ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                              ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH            ; 10    ; Signed Integer                                                                                                                             ;
; CLKEN_LAGS_RESET ; 0     ; Signed Integer                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY  ; CYCLONEV ; String                                                                                                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a ;
+------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                                      ; Type                                                                                                                                                                                                                            ;
+------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file               ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_rf_ram_a.mif ; String                                                                                                                                                                                                                          ;
; intended_device_family ; CYCLONEV                                                   ; String                                                                                                                                                                                                                          ;
+------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; CYCLONEV             ; Untyped                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_mri1      ; Untyped                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b ;
+------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                                      ; Type                                                                                                                                                                                                                            ;
+------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file               ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_rf_ram_b.mif ; String                                                                                                                                                                                                                          ;
; intended_device_family ; CYCLONEV                                                   ; String                                                                                                                                                                                                                          ;
+------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; CYCLONEV             ; Untyped                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_mri1      ; Untyped                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst ;
+------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                                                             ;
+------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH         ; 32       ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH         ; 13       ; Signed Integer                                                                                                                   ;
; MEM_IF_READ_DQS_WIDTH  ; 4        ; Signed Integer                                                                                                                   ;
; MEM_IF_WRITE_DQS_WIDTH ; 4        ; Signed Integer                                                                                                                   ;
; MEM_IF_DQ_WIDTH        ; 32       ; Signed Integer                                                                                                                   ;
; MEM_IF_DM_WIDTH        ; 4        ; Signed Integer                                                                                                                   ;
; MEM_NUMBER_OF_RANKS    ; 1        ; Signed Integer                                                                                                                   ;
; DLL_DELAY_CHAIN_LENGTH ; 8        ; Signed Integer                                                                                                                   ;
; FAMILY                 ; CYCLONEV ; String                                                                                                                           ;
; USE_2X_DLL             ; false    ; String                                                                                                                           ;
; USE_DQS_TRACKING       ; 1        ; Signed Integer                                                                                                                   ;
; USE_SHADOW_REGS        ; 0        ; Signed Integer                                                                                                                   ;
; DUAL_WRITE_CLOCK       ; 0        ; Signed Integer                                                                                                                   ;
; TRK_PARALLEL_SCC_LOAD  ; 0        ; Signed Integer                                                                                                                   ;
; SCC_DATA_WIDTH         ; 1        ; Signed Integer                                                                                                                   ;
+------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                                                                                                                                                                 ;
; DEPTH          ; 6     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component ;
+-------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                           ;
+-------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                        ;
; WIDTH                               ; 19           ; Signed Integer                                                                                                                                                                                 ;
; WIDTHAD                             ; 6            ; Signed Integer                                                                                                                                                                                 ;
; NUMWORDS                            ; 64           ; Untyped                                                                                                                                                                                        ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                        ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                        ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                        ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                        ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                        ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                        ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                        ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                        ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                        ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                        ;
; OUTDATA_REG                         ; UNREGISTERED ; Untyped                                                                                                                                                                                        ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                        ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                                                                                                                        ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                        ;
; DEVICE_FAMILY                       ; Cyclone V    ; Untyped                                                                                                                                                                                        ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY              ; Stratix IV   ; Untyped                                                                                                                                                                                        ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                        ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                        ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                 ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                        ;
; CBXI_PARAMETER                      ; dpram_k3s1   ; Untyped                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                 ;
+-------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                       ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATAWIDTH              ; 19    ; Signed Integer                                                                                                                                                                             ;
; IO_SDATA_BITS          ; 25    ; Signed Integer                                                                                                                                                                             ;
; DQS_SDATA_BITS         ; 30    ; Signed Integer                                                                                                                                                                             ;
; AVL_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                                                                             ;
; DLL_DELAY_CHAIN_LENGTH ; 8     ; Signed Integer                                                                                                                                                                             ;
; USE_2X_DLL             ; false ; String                                                                                                                                                                                     ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                                                          ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH         ; 19    ; Signed Integer                                                                                                                                                                                                                                                ;
; DLL_DELAY_CHAIN_LENGTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                ;
; USE_2X_DLL             ; false ; String                                                                                                                                                                                                                                                        ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH      ; 32    ; Signed Integer                                                                                                                           ;
; AVL_ADDR_WIDTH      ; 4     ; Signed Integer                                                                                                                           ;
; AVL_NUM_SYMBOLS     ; 4     ; Signed Integer                                                                                                                           ;
; AVL_SYMBOL_WIDTH    ; 8     ; Signed Integer                                                                                                                           ;
; REGISTER_RDATA      ; 0     ; Signed Integer                                                                                                                           ;
; NUM_REGFILE_WORDS   ; 16    ; Signed Integer                                                                                                                           ;
; DEBUG_REG_FILE_WORD ; 2     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                             ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                             ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                             ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                             ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; MLAB                 ; Untyped                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_c9v1      ; Untyped                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:trk_mm_bridge ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                                                        ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                                                                                        ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                                                                                        ;
; HDL_ADDR_WIDTH    ; 16    ; Signed Integer                                                                                                                        ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                                                                                        ;
; PIPELINE_COMMAND  ; 0     ; Signed Integer                                                                                                                        ;
; PIPELINE_RESPONSE ; 0     ; Signed Integer                                                                                                                        ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 32    ; Signed Integer                                                                                                                            ;
; MASTER_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                            ;
; SLAVE_DATA_WIDTH          ; 32    ; Signed Integer                                                                                                                            ;
; SYMBOL_WIDTH              ; 8     ; Signed Integer                                                                                                                            ;
; ADDRESS_WIDTH             ; 16    ; Signed Integer                                                                                                                            ;
; BURSTCOUNT_WIDTH          ; 3     ; Signed Integer                                                                                                                            ;
; MASTER_ADDRESS_WIDTH      ; 10    ; Signed Integer                                                                                                                            ;
; SLAVE_ADDRESS_WIDTH       ; 10    ; Signed Integer                                                                                                                            ;
; WORKAROUND_HARD_PHY_ISSUE ; 1     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst ;
+------------------------+--------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                                                                               ;
+------------------------+--------+------------------------------------------------------------------------------------------------------------------------------------+
; MEM_CHIP_SELECT_WIDTH  ; 1      ; Signed Integer                                                                                                                     ;
; MEM_NUMBER_OF_RANKS    ; 1      ; Signed Integer                                                                                                                     ;
; MEM_READ_DQS_WIDTH     ; 4      ; Signed Integer                                                                                                                     ;
; AVL_DATA_WIDTH         ; 32     ; Signed Integer                                                                                                                     ;
; AVL_MTR_ADDR_WIDTH     ; 20     ; Signed Integer                                                                                                                     ;
; AVL_ADDR_WIDTH         ; 6      ; Signed Integer                                                                                                                     ;
; RATE                   ; Full   ; String                                                                                                                             ;
; PHASE_WIDTH            ; 3      ; Signed Integer                                                                                                                     ;
; READ_VALID_FIFO_SIZE   ; 16     ; Signed Integer                                                                                                                     ;
; MUX_SEL_SEQUENCER_VAL  ; 3      ; Signed Integer                                                                                                                     ;
; MUX_SEL_CONTROLLER_VAL ; 2      ; Signed Integer                                                                                                                     ;
; PHY_MGR_BASE           ; 557056 ; Signed Integer                                                                                                                     ;
; RW_MGR_BASE            ; 589824 ; Signed Integer                                                                                                                     ;
; SCC_MGR_BASE           ; 98304  ; Signed Integer                                                                                                                     ;
; HARD_PHY               ; 1      ; Signed Integer                                                                                                                     ;
; HARD_VFIFO             ; 1      ; Signed Integer                                                                                                                     ;
; IO_DQS_EN_DELAY_OFFSET ; 0      ; Signed Integer                                                                                                                     ;
; LONGIDLE_COUNTER_WIDTH ; 24     ; Signed Integer                                                                                                                     ;
; TRK_PARALLEL_SCC_LOAD  ; 0      ; Signed Integer                                                                                                                     ;
+------------------------+--------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem ;
+------------------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value                       ; Type                                                                                                                                 ;
+------------------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AVL_ADDR_WIDTH   ; 13                          ; Signed Integer                                                                                                                       ;
; AVL_DATA_WIDTH   ; 32                          ; Signed Integer                                                                                                                       ;
; AVL_SYMBOL_WIDTH ; 8                           ; Signed Integer                                                                                                                       ;
; AVL_NUM_SYMBOLS  ; 4                           ; Signed Integer                                                                                                                       ;
; MEM_SIZE         ; 24576                       ; Signed Integer                                                                                                                       ;
; INIT_FILE        ; LPDDR2_s0_sequencer_mem.hex ; String                                                                                                                               ;
; RAM_BLOCK_TYPE   ; AUTO                        ; String                                                                                                                               ;
+------------------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                                                                                         ;
+------------------------------------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                                                                                                      ;
; WIDTH_A                            ; 32                          ; Signed Integer                                                                                                                               ;
; WIDTHAD_A                          ; 13                          ; Signed Integer                                                                                                                               ;
; NUMWORDS_A                         ; 6144                        ; Signed Integer                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                                                                                      ;
; WIDTH_B                            ; 1                           ; Untyped                                                                                                                                      ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                                                                                                      ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                                                                                                      ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                                                                      ;
; INIT_FILE                          ; LPDDR2_s0_sequencer_mem.hex ; Untyped                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 6144                        ; Signed Integer                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_s5j1             ; Untyped                                                                                                                                      ;
+------------------------------------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                                                     ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                                                                                     ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                                                                                     ;
; HDL_ADDR_WIDTH    ; 32    ; Signed Integer                                                                                                                     ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                                                                                     ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                                                                                     ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                                                                                     ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                               ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:trk_mm_bridge_m0_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                  ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                  ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trk_mm_bridge_s0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 6     ; Signed Integer                                                                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                              ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                              ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                                                                              ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                                                                              ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                                                                              ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                                                                              ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                              ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                                                              ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                              ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                                                              ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                                     ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                                     ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                                                                                     ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                                                                                     ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                                                                                     ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                     ;
; ID                        ; 3     ; Signed Integer                                                                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                                     ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                                     ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                                                                                     ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                                                                                     ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                                                                                     ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                       ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                       ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                                                                       ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                       ;
; ID                        ; 2     ; Signed Integer                                                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:trk_mm_bridge_m0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                          ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                          ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                                                                          ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                                                                          ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                                                                          ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                                                                          ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                          ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                                                          ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                          ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                                          ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                          ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                                                          ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                                          ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                          ;
; ID                        ; 4     ; Signed Integer                                                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                         ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                                         ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                         ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                                                         ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                         ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                                                         ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                                         ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                         ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                         ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                                         ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                         ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                                                         ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                         ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                                                         ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                                         ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                         ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                   ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router:router|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_001:router_001|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_002:router_002|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_003:router_003|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_004:router_004|LPDDR2_s0_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_005:router_005|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_005:router_006|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_007:router_007|LPDDR2_s0_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_008:router_008|LPDDR2_s0_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_009:router_009|LPDDR2_s0_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_010:router_010|LPDDR2_s0_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                                            ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                               ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                                                               ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                                               ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                                               ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                                               ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                              ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                  ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                      ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                  ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_004|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                                               ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                                               ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                          ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                          ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                          ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                          ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                                          ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                            ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                                  ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                                  ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                                  ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                  ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                          ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                                  ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                  ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                          ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                  ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                          ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                          ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                            ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                                                 ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                         ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                     ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                     ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                                  ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                                  ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                  ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                                        ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                  ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                        ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+--------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                   ;
+-----------------------------------------+------------------------------------------------------------------+--------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                         ;
; AVL_ADDR_WIDTH                          ; 26                                                               ; Signed Integer                                         ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                         ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                         ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                         ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                         ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                         ;
; AFI_ADDR_WIDTH                          ; 20                                                               ; Signed Integer                                         ;
; AFI_BANKADDR_WIDTH                      ; 0                                                                ; Signed Integer                                         ;
; AFI_CONTROL_WIDTH                       ; 2                                                                ; Signed Integer                                         ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                         ;
; AFI_ODT_WIDTH                           ; 0                                                                ; Signed Integer                                         ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                         ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                         ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                         ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                         ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                         ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                         ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                         ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                         ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                         ;
; AVL_DATA_WIDTH_PORT_0                   ; 32                                                               ; Signed Integer                                         ;
; AVL_DATA_WIDTH_PORT_1                   ; 32                                                               ; Signed Integer                                         ;
; AVL_DATA_WIDTH_PORT_2                   ; 32                                                               ; Signed Integer                                         ;
; AVL_DATA_WIDTH_PORT_3                   ; 32                                                               ; Signed Integer                                         ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                         ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                         ;
; AVL_ADDR_WIDTH_PORT_0                   ; 27                                                               ; Signed Integer                                         ;
; AVL_ADDR_WIDTH_PORT_1                   ; 27                                                               ; Signed Integer                                         ;
; AVL_ADDR_WIDTH_PORT_2                   ; 27                                                               ; Signed Integer                                         ;
; AVL_ADDR_WIDTH_PORT_3                   ; 27                                                               ; Signed Integer                                         ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                         ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                         ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 4                                                                ; Signed Integer                                         ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 4                                                                ; Signed Integer                                         ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 4                                                                ; Signed Integer                                         ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 4                                                                ; Signed Integer                                         ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                         ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                         ;
; LSB_WFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                         ;
; MSB_WFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                         ;
; LSB_RFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                         ;
; MSB_RFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                         ;
; LSB_WFIFO_PORT_1                        ; 1                                                                ; Signed Integer                                         ;
; MSB_WFIFO_PORT_1                        ; 1                                                                ; Signed Integer                                         ;
; LSB_RFIFO_PORT_1                        ; 1                                                                ; Signed Integer                                         ;
; MSB_RFIFO_PORT_1                        ; 1                                                                ; Signed Integer                                         ;
; LSB_WFIFO_PORT_2                        ; 2                                                                ; Signed Integer                                         ;
; MSB_WFIFO_PORT_2                        ; 2                                                                ; Signed Integer                                         ;
; LSB_RFIFO_PORT_2                        ; 2                                                                ; Signed Integer                                         ;
; MSB_RFIFO_PORT_2                        ; 2                                                                ; Signed Integer                                         ;
; LSB_WFIFO_PORT_3                        ; 3                                                                ; Signed Integer                                         ;
; MSB_WFIFO_PORT_3                        ; 3                                                                ; Signed Integer                                         ;
; LSB_RFIFO_PORT_3                        ; 3                                                                ; Signed Integer                                         ;
; MSB_RFIFO_PORT_3                        ; 3                                                                ; Signed Integer                                         ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                         ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                         ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                         ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                         ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                         ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                         ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                         ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                         ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                         ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                 ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                 ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                 ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                 ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                 ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                 ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                 ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                 ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                 ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                 ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                 ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                 ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                 ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                 ;
; ENUM_CFG_TYPE                           ; LPDDR2                                                           ; String                                                 ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                 ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                 ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                 ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                 ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                 ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                 ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                 ;
; ENUM_CMD_PORT_IN_USE_0                  ; TRUE                                                             ; String                                                 ;
; ENUM_CMD_PORT_IN_USE_1                  ; TRUE                                                             ; String                                                 ;
; ENUM_CMD_PORT_IN_USE_2                  ; TRUE                                                             ; String                                                 ;
; ENUM_CMD_PORT_IN_USE_3                  ; TRUE                                                             ; String                                                 ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                 ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                 ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                 ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                 ;
; ENUM_CPORT0_TYPE                        ; BI_DIRECTION                                                     ; String                                                 ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                 ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                 ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_1                                                           ; String                                                 ;
; ENUM_CPORT1_TYPE                        ; BI_DIRECTION                                                     ; String                                                 ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_1                                                           ; String                                                 ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                 ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_2                                                           ; String                                                 ;
; ENUM_CPORT2_TYPE                        ; BI_DIRECTION                                                     ; String                                                 ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_2                                                           ; String                                                 ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                 ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_3                                                           ; String                                                 ;
; ENUM_CPORT3_TYPE                        ; BI_DIRECTION                                                     ; String                                                 ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_3                                                           ; String                                                 ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                 ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                 ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                 ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                 ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                 ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                 ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                 ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                 ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                 ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                 ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                 ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                 ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                 ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                 ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                 ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                 ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                 ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                 ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                 ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                 ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                 ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                 ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                 ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                 ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                 ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                 ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                 ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                 ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                 ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                 ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                 ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                 ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                 ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                 ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                 ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                 ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                 ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                 ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                 ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                 ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                 ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                 ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                 ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                 ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                 ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                 ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                 ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                 ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                 ;
; ENUM_MEM_IF_MEMTYPE                     ; LPDDR2_SDRAM                                                     ; String                                                 ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_14                                                    ; String                                                 ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1066_6_6_6                                                  ; String                                                 ;
; ENUM_MEM_IF_TCCD                        ; TCCD_2                                                           ; String                                                 ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                 ;
; ENUM_MEM_IF_TCWL                        ; TCWL_4                                                           ; String                                                 ;
; ENUM_MEM_IF_TFAW                        ; TFAW_17                                                          ; String                                                 ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                 ;
; ENUM_MEM_IF_TRAS                        ; TRAS_24                                                          ; String                                                 ;
; ENUM_MEM_IF_TRC                         ; TRC_30                                                           ; String                                                 ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                 ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                 ;
; ENUM_MEM_IF_TRRD                        ; TRRD_4                                                           ; String                                                 ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                 ;
; ENUM_MEM_IF_TWR                         ; TWR_5                                                            ; String                                                 ;
; ENUM_MEM_IF_TWTR                        ; TWTR_2                                                           ; String                                                 ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                 ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                 ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                 ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                 ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                 ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                 ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                 ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                 ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                 ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                 ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                 ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                 ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                 ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                 ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                 ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_32                                                        ; String                                                 ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_32                                                        ; String                                                 ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_32                                                        ; String                                                 ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_32                                                        ; String                                                 ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                 ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                 ;
; ENUM_RD_FIFO_IN_USE_0                   ; TRUE                                                             ; String                                                 ;
; ENUM_RD_FIFO_IN_USE_1                   ; TRUE                                                             ; String                                                 ;
; ENUM_RD_FIFO_IN_USE_2                   ; TRUE                                                             ; String                                                 ;
; ENUM_RD_FIFO_IN_USE_3                   ; TRUE                                                             ; String                                                 ;
; ENUM_RD_PORT_INFO_0                     ; USE_0                                                            ; String                                                 ;
; ENUM_RD_PORT_INFO_1                     ; USE_1                                                            ; String                                                 ;
; ENUM_RD_PORT_INFO_2                     ; USE_2                                                            ; String                                                 ;
; ENUM_RD_PORT_INFO_3                     ; USE_3                                                            ; String                                                 ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                 ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                 ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                 ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                 ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                 ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_1                                                       ; String                                                 ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_2                                                       ; String                                                 ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_3                                                       ; String                                                 ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                 ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                 ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                 ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                 ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                 ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                 ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                 ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                 ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                 ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                 ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                 ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                 ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                 ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                 ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                 ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                 ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                 ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                 ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                 ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                 ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                 ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                 ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                 ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                 ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                 ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                 ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                 ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                 ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                 ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                 ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                 ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                 ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                 ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                 ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                 ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                 ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                 ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_1                                                       ; String                                                 ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                 ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_2                                                       ; String                                                 ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                 ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_3                                                       ; String                                                 ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                 ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_32                                                        ; String                                                 ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_32                                                        ; String                                                 ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_32                                                        ; String                                                 ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_32                                                        ; String                                                 ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                 ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                 ;
; ENUM_WR_FIFO_IN_USE_0                   ; TRUE                                                             ; String                                                 ;
; ENUM_WR_FIFO_IN_USE_1                   ; TRUE                                                             ; String                                                 ;
; ENUM_WR_FIFO_IN_USE_2                   ; TRUE                                                             ; String                                                 ;
; ENUM_WR_FIFO_IN_USE_3                   ; TRUE                                                             ; String                                                 ;
; ENUM_WR_PORT_INFO_0                     ; USE_0                                                            ; String                                                 ;
; ENUM_WR_PORT_INFO_1                     ; USE_1                                                            ; String                                                 ;
; ENUM_WR_PORT_INFO_2                     ; USE_2                                                            ; String                                                 ;
; ENUM_WR_PORT_INFO_3                     ; USE_3                                                            ; String                                                 ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                 ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                 ;
; ENUM_WRITE_ODT_CHIP                     ; ODT_DISABLED                                                     ; String                                                 ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                 ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                 ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                         ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                         ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                         ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                         ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                         ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                         ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                         ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                         ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                         ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 4                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 4                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 4                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                         ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                         ;
; INTG_MEM_IF_TREFI                       ; 1288                                                             ; Signed Integer                                         ;
; INTG_MEM_IF_TRFC                        ; 20                                                               ; Signed Integer                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                         ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                         ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                         ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                         ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                         ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                         ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                         ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                         ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                         ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                         ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                        ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                        ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                        ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                        ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                        ;
+-----------------------------------------+------------------------------------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0 ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                          ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_dll_cyclonev:dll0 ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                    ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                          ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                  ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                          ;
; DLL_INPUT_FREQUENCY_PS_STR ; 3030 ps ; String                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                          ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_simple_avalon_mm_bridge:seq_bridge ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 32    ; Signed Integer                                                                                                              ;
; MASTER_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                              ;
; SLAVE_DATA_WIDTH          ; 32    ; Signed Integer                                                                                                              ;
; SYMBOL_WIDTH              ; 8     ; Signed Integer                                                                                                              ;
; ADDRESS_WIDTH             ; 10    ; Signed Integer                                                                                                              ;
; BURSTCOUNT_WIDTH          ; 3     ; Signed Integer                                                                                                              ;
; MASTER_ADDRESS_WIDTH      ; 32    ; Signed Integer                                                                                                              ;
; SLAVE_ADDRESS_WIDTH       ; 20    ; Signed Integer                                                                                                              ;
; WORKAROUND_HARD_PHY_ISSUE ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:seq_bridge_m0_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 32    ; Signed Integer                                                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dmaster_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                                        ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                                        ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                                        ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                                        ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                                        ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                        ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:seq_bridge_m0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                                       ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                                       ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                                       ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                       ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                       ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                       ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                     ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                     ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_router:router|LPDDR2_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_router:router_001|LPDDR2_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_router_002:router_002|LPDDR2_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                           ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 2     ; Signed Integer                                                                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                           ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller ;
+---------------------------+-------+------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                 ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                         ;
+---------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_002 ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_003 ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_004 ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_005 ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_006 ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_007 ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_008 ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_009 ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_010 ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_init:ram_init_inst|altera_reset_controller:rst_controller_011 ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_op:mem_op_inst_0 ;
+----------------+-----------------------------+--------------------+
; Parameter Name ; Value                       ; Type               ;
+----------------+-----------------------------+--------------------+
; data_width     ; 32                          ; Signed Integer     ;
; addr_width     ; 27                          ; Signed Integer     ;
; mem_depth      ; 100000000000000000000000000 ; Unsigned Binary    ;
; base_addr      ; 000000000000000000000000010 ; Unsigned Binary    ;
+----------------+-----------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 6144                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_op:mem_op_inst_0"                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; full    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_011"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_010"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_009"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_008"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_007"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_006"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_005"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_004"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_003"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_002"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller_001"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst|altera_reset_controller:rst_controller"                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst"                                                               ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; afi_clk                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; afi_half_clk              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; afi_reset_n               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; afi_reset_export_n        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; avl_be_0[2..0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; avl_be_0[3]               ; Input  ; Info     ; Stuck at GND                                                                        ;
; avl_be_1[2..0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; avl_be_1[3]               ; Input  ; Info     ; Stuck at GND                                                                        ;
; avl_be_2[2..0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; avl_be_2[3]               ; Input  ; Info     ; Stuck at GND                                                                        ;
; avl_be_3[2..0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; avl_be_3[3]               ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_init_done           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; local_cal_fail            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pll_mem_clk               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pll_write_clk             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pll_write_clk_pre_phy_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pll_addr_cmd_clk          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pll_avl_clk               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pll_config_clk            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pll_mem_phy_clk           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; afi_phy_clk               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pll_avl_phy_clk           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seq_debug_rdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seq_debug_waitrequest     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seq_debug_rdata_valid     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_init:ram_init_inst"                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_data_valid_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data_valid_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data_valid_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av1_ready_1_fl  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av1_ready_2_fl  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av1_ready_3_fl  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data_1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data_2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data_3       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_clk"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------------------+----------------+
; Type                               ; Count          ;
+------------------------------------+----------------+
; arriav_clk_phase_select            ; 33             ;
; arriav_ddio_in                     ; 32             ;
; arriav_ddio_out                    ; 209            ;
; arriav_delay_chain                 ; 120            ;
; arriav_dll                         ; 1              ;
; arriav_dqs_config                  ; 4              ;
; arriav_dqs_delay_chain             ; 4              ;
; arriav_dqs_enable_ctrl             ; 4              ;
; arriav_ff                          ; 2314           ;
;     CLR                            ; 596            ;
;     CLR SCLR                       ; 102            ;
;     CLR SCLR SLD                   ; 16             ;
;     CLR SLD                        ; 98             ;
;     ENA                            ; 121            ;
;     ENA CLR                        ; 324            ;
;     ENA CLR SCLR                   ; 208            ;
;     ENA CLR SCLR SLD               ; 69             ;
;     ENA CLR SLD                    ; 581            ;
;     ENA SCLR                       ; 23             ;
;     ENA SLD                        ; 26             ;
;     SCLR                           ; 8              ;
;     SCLR SLD                       ; 28             ;
;     plain                          ; 114            ;
; arriav_io_config                   ; 40             ;
; arriav_io_ibuf                     ; 36             ;
; arriav_io_obuf                     ; 46             ;
; arriav_ir_fifo_userdes             ; 32             ;
; arriav_lcell_comb                  ; 3097           ;
;     arith                          ; 563            ;
;         0 data inputs              ; 3              ;
;         1 data inputs              ; 455            ;
;         2 data inputs              ; 68             ;
;         3 data inputs              ; 31             ;
;         4 data inputs              ; 4              ;
;         5 data inputs              ; 2              ;
;     extend                         ; 21             ;
;         7 data inputs              ; 21             ;
;     normal                         ; 2513           ;
;         0 data inputs              ; 10             ;
;         1 data inputs              ; 11             ;
;         2 data inputs              ; 255            ;
;         3 data inputs              ; 275            ;
;         4 data inputs              ; 669            ;
;         5 data inputs              ; 632            ;
;         6 data inputs              ; 661            ;
; arriav_leveling_delay_chain        ; 27             ;
; arriav_lfifo                       ; 4              ;
; arriav_mem_phy                     ; 1              ;
; arriav_mlab_cell                   ; 70             ;
; arriav_phy_clkbuf                  ; 18             ;
; arriav_read_fifo_read_clock_select ; 32             ;
; arriav_vfifo                       ; 4              ;
; boundary_port                      ; 116            ;
; cyclonev_hmc                       ; 1              ;
; cyclonev_termination               ; 1              ;
; cyclonev_termination_logic         ; 1              ;
; generic_pll                        ; 7              ;
; stratixv_pseudo_diff_out           ; 5              ;
; stratixv_ram_block                 ; 104            ;
;                                    ;                ;
; Max LUT depth                      ; 13.00          ;
; Average LUT depth                  ; 2.83           ;
+------------------------------------+----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Wed Jun 09 14:46:15 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file lpddr2.vhd
    Info (12022): Found design unit 1: LPDDR2-rtl File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd Line: 120
    Info (12023): Found entity 1: LPDDR2 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_0002.v
    Info (12023): Found entity 1: LPDDR2_0002 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1.v
    Info (12023): Found entity 1: LPDDR2_mm_interconnect_1 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: LPDDR2_mm_interconnect_1_avalon_st_adapter File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: LPDDR2_mm_interconnect_1_rsp_mux File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: LPDDR2_mm_interconnect_1_rsp_demux File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: LPDDR2_mm_interconnect_1_cmd_mux File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_cmd_demux_001.sv
    Info (12023): Found entity 1: LPDDR2_mm_interconnect_1_cmd_demux_001 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: LPDDR2_mm_interconnect_1_cmd_demux File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: LPDDR2_mm_interconnect_1_router_002_default_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: LPDDR2_mm_interconnect_1_router_002 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: LPDDR2_mm_interconnect_1_router_default_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: LPDDR2_mm_interconnect_1_router File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv
    Info (12023): Found entity 1: altera_mem_if_simple_avalon_mm_bridge File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster.v
    Info (12023): Found entity 1: LPDDR2_dmaster File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster_p2b_adapter.sv
    Info (12023): Found entity 1: LPDDR2_dmaster_p2b_adapter File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster_b2p_adapter.sv
    Info (12023): Found entity 1: LPDDR2_dmaster_b2p_adapter File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file lpddr2/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_dmaster_timing_adt.sv
    Info (12023): Found entity 1: LPDDR2_dmaster_timing_adt File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file lpddr2/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 0 entities, in source file lpddr2/lpddr2_s0_software/core_debug.sv
    Info (12022): Found design unit 1: LPDDR2_s0_seq_core_debug_pkg (SystemVerilog) (LPDDR2) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_software/core_debug.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0.v
    Info (12023): Found entity 1: LPDDR2_s0 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 3 design units, including 3 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 34
    Info (12023): Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 97
    Info (12023): Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_rst.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_rst File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_rst.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_irq_mapper.sv
    Info (12023): Found entity 1: LPDDR2_s0_irq_mapper File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0.v
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_001 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_002 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_003.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_003 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux_002 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux_003 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_router_default_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: LPDDR2_s0_mm_interconnect_0_router File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_router_001_default_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: LPDDR2_s0_mm_interconnect_0_router_001 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_router_002_default_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: LPDDR2_s0_mm_interconnect_0_router_002 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_router_003_default_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: LPDDR2_s0_mm_interconnect_0_router_003 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_router_004_default_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: LPDDR2_s0_mm_interconnect_0_router_004 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_router_005_default_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: LPDDR2_s0_mm_interconnect_0_router_005 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_router_007_default_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: LPDDR2_s0_mm_interconnect_0_router_007 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_router_008_default_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: LPDDR2_s0_mm_interconnect_0_router_008 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_router_009_default_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: LPDDR2_s0_mm_interconnect_0_router_009 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_router_010_default_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: LPDDR2_s0_mm_interconnect_0_router_010 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_demux_002 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_001 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_002 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/sequencer_reg_file.sv
    Info (12023): Found entity 1: sequencer_reg_file File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_acv_phase_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_acv_wrapper File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_wrapper.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_mgr.sv
    Info (12023): Found entity 1: sequencer_scc_mgr File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_mgr.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_reg_file.v
    Info (12023): Found entity 1: sequencer_scc_reg_file File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_siii_phase_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_siii_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_siii_wrapper File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_siii_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_sv_phase_decode File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_sv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_sv_wrapper File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_sv_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/sequencer_trk_mgr.sv
    Info (12023): Found entity 1: sequencer_trk_mgr File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_clock_pair_generator.v
    Info (12023): Found entity 1: LPDDR2_p0_clock_pair_generator File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: LPDDR2_p0_acv_hard_addr_cmd_pads File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: LPDDR2_p0_acv_hard_memphy File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_ldc.v
    Info (12023): Found entity 1: LPDDR2_p0_acv_ldc File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: LPDDR2_p0_acv_hard_io_pads File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_generic_ddio.v
    Info (12023): Found entity 1: LPDDR2_p0_generic_ddio File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset.v
    Info (12023): Found entity 1: LPDDR2_p0_reset File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset_sync.v
    Info (12023): Found entity 1: LPDDR2_p0_reset_sync File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_phy_csr.sv
    Info (12023): Found entity 1: LPDDR2_p0_phy_csr File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_iss_probe.v
    Info (12023): Found entity 1: LPDDR2_p0_iss_probe File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0.sv
    Info (12023): Found entity 1: LPDDR2_p0 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_altdqdqs.v
    Info (12023): Found entity 1: LPDDR2_p0_altdqdqs File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_pll0.sv
    Info (12023): Found entity 1: LPDDR2_pll0 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: D:/intelFPGA_lite/Workspace/SDRAM/pll.vhd Line: 20
    Info (12023): Found entity 1: pll File: D:/intelFPGA_lite/Workspace/SDRAM/pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file ram_init.vhd
    Info (12022): Found design unit 1: ram_init-logic File: D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd Line: 69
    Info (12023): Found entity 1: ram_init File: D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-logic File: D:/intelFPGA_lite/Workspace/SDRAM/top.vhd Line: 35
    Info (12023): Found entity 1: top File: D:/intelFPGA_lite/Workspace/SDRAM/top.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mem_op.vhd
    Info (12022): Found design unit 1: mem_op-logic File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 47
    Info (12023): Found entity 1: mem_op File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 7
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(80): object "full_0" assigned a value but never read File: D:/intelFPGA_lite/Workspace/SDRAM/top.vhd Line: 80
Warning (10036): Verilog HDL or VHDL warning at top.vhd(82): object "rd_done_0" assigned a value but never read File: D:/intelFPGA_lite/Workspace/SDRAM/top.vhd Line: 82
Warning (10036): Verilog HDL or VHDL warning at top.vhd(91): object "pll_locked" assigned a value but never read File: D:/intelFPGA_lite/Workspace/SDRAM/top.vhd Line: 91
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_clk" File: D:/intelFPGA_lite/Workspace/SDRAM/top.vhd Line: 210
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:pll_clk|pll_0002:pll_inst" File: D:/intelFPGA_lite/Workspace/SDRAM/pll.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:pll_clk|pll_0002:pll_inst|altera_pll:altera_pll_i" File: D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:pll_clk|pll_0002:pll_inst|altera_pll:altera_pll_i" File: D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:pll_clk|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/intelFPGA_lite/Workspace/SDRAM/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "ram_init" for hierarchy "ram_init:ram_init_inst" File: D:/intelFPGA_lite/Workspace/SDRAM/top.vhd Line: 218
Warning (10036): Verilog HDL or VHDL warning at ram_init.vhd(118): object "local_cal_fail" assigned a value but never read File: D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd Line: 118
Warning (10036): Verilog HDL or VHDL warning at ram_init.vhd(120): object "local_init_done" assigned a value but never read File: D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd Line: 120
Info (12128): Elaborating entity "LPDDR2" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst" File: D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd Line: 373
Info (12128): Elaborating entity "LPDDR2_0002" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2.vhd Line: 232
Info (12128): Elaborating entity "LPDDR2_pll0" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v Line: 226
Info (10648): Verilog HDL Display System Task info at LPDDR2_pll0.sv(157): Using Regular pll emif simulation models File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv Line: 157
Info (12128): Elaborating entity "LPDDR2_p0" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v Line: 345
Info (10648): Verilog HDL Display System Task info at LPDDR2_p0.sv(391): Using Regular core emif simulation models File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0.sv Line: 391
Info (12128): Elaborating entity "LPDDR2_p0_acv_hard_memphy" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0.sv Line: 557
Warning (10036): Verilog HDL or VHDL warning at LPDDR2_p0_acv_hard_memphy.v(434): object "seq_calib_init_reg" assigned a value but never read File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v Line: 434
Warning (10230): Verilog HDL assignment warning at LPDDR2_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v Line: 555
Info (12128): Elaborating entity "LPDDR2_p0_reset" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v Line: 485
Info (12128): Elaborating entity "LPDDR2_p0_reset_sync" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_afi_clk" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v Line: 87
Info (12128): Elaborating entity "LPDDR2_p0_reset_sync" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v Line: 95
Info (12128): Elaborating entity "LPDDR2_p0_reset_sync" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v Line: 103
Info (12128): Elaborating entity "LPDDR2_p0_reset_sync" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_avl_clk" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_reset.v Line: 137
Info (12128): Elaborating entity "LPDDR2_p0_acv_ldc" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v Line: 552
Info (12128): Elaborating entity "LPDDR2_p0_acv_hard_io_pads" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v Line: 778
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "LPDDR2_p0_acv_hard_addr_cmd_pads" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "LPDDR2_p0_acv_ldc" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v Line: 147
Info (12128): Elaborating entity "LPDDR2_p0_generic_ddio" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:uaddress_pad" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "LPDDR2_p0_generic_ddio" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:ubank_pad" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "LPDDR2_p0_generic_ddio" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:ucmd_pad" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "LPDDR2_p0_generic_ddio" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:ureset_n_pad" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: D:/intelFPGA_lite/Workspace/SDRAM/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "LPDDR2_p0_clock_pair_generator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "LPDDR2_p0_altdqdqs" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "LPDDR2_s0" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v Line: 380
Info (12128): Elaborating entity "altera_mem_if_sequencer_rst" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v Line: 134
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v Line: 154
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 803
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 1266
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 68
Info (12130): Elaborated megafunction instantiation "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 68
Info (12133): Instantiated megafunction "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 68
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf
    Info (12023): Found entity 1: altsyncram_mri1 File: D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_mri1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mri1" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 1288
Info (12128): Elaborating entity "sequencer_scc_mgr" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v Line: 195
Info (12128): Elaborating entity "sequencer_scc_reg_file" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_mgr.sv Line: 581
Info (12128): Elaborating entity "altdpram" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v Line: 59
Info (12130): Elaborated megafunction instantiation "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v Line: 59
Info (12133): Instantiated megafunction "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" with the following parameter: File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_reg_file.v Line: 59
    Info (12134): Parameter "indata_aclr" = "OFF"
    Info (12134): Parameter "indata_reg" = "INCLOCK"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_type" = "altdpram"
    Info (12134): Parameter "outdata_aclr" = "OFF"
    Info (12134): Parameter "outdata_reg" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdaddress_aclr" = "OFF"
    Info (12134): Parameter "rdaddress_reg" = "UNREGISTERED"
    Info (12134): Parameter "rdcontrol_aclr" = "OFF"
    Info (12134): Parameter "rdcontrol_reg" = "UNREGISTERED"
    Info (12134): Parameter "width" = "19"
    Info (12134): Parameter "widthad" = "6"
    Info (12134): Parameter "width_byteena" = "1"
    Info (12134): Parameter "wraddress_aclr" = "OFF"
    Info (12134): Parameter "wraddress_reg" = "INCLOCK"
    Info (12134): Parameter "wrcontrol_aclr" = "OFF"
    Info (12134): Parameter "wrcontrol_reg" = "INCLOCK"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf
    Info (12023): Found entity 1: dpram_k3s1 File: D:/intelFPGA_lite/Workspace/SDRAM/db/dpram_k3s1.tdf Line: 30
Info (12128): Elaborating entity "dpram_k3s1" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf Line: 203
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: D:/intelFPGA_lite/Workspace/SDRAM/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode" File: D:/intelFPGA_lite/Workspace/SDRAM/db/dpram_k3s1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: D:/intelFPGA_lite/Workspace/SDRAM/db/mux_7hb.tdf Line: 23
Info (12128): Elaborating entity "mux_7hb" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux" File: D:/intelFPGA_lite/Workspace/SDRAM/db/dpram_k3s1.tdf Line: 41
Info (12128): Elaborating entity "sequencer_scc_acv_wrapper" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_mgr.sv Line: 680
Info (12128): Elaborating entity "sequencer_scc_acv_phase_decode" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_scc_acv_wrapper.sv Line: 79
Info (12128): Elaborating entity "sequencer_reg_file" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v Line: 214
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv Line: 134
Info (12130): Elaborated megafunction instantiation "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv Line: 134
Info (12133): Instantiated megafunction "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_reg_file.sv Line: 134
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf
    Info (12023): Found entity 1: altsyncram_c9v1 File: D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_c9v1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c9v1" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:trk_mm_bridge" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v Line: 248
Info (12128): Elaborating entity "altera_mem_if_simple_avalon_mm_bridge" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v Line: 284
Info (12128): Elaborating entity "sequencer_trk_mgr" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v Line: 323
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 373
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 374
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 375
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 442
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 456
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 480
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 524
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 556
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 587
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 621
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 651
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 682
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 696
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 719
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 747
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 761
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 775
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 789
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 799
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 981
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 859
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 902
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 916
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/sequencer_trk_mgr.sv Line: 938
Info (12128): Elaborating entity "altera_mem_if_sequencer_mem_no_ifdef_params" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v Line: 343
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
Info (12130): Elaborated megafunction instantiation "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
Info (12133): Instantiated megafunction "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" with the following parameter: File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "6144"
    Info (12134): Parameter "numwords_a" = "6144"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "init_file" = "LPDDR2_s0_sequencer_mem.hex"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s5j1.tdf
    Info (12023): Found entity 1: altsyncram_s5j1 File: D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_s5j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s5j1" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_s5j1:auto_generated" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_avalon_mm_bridge:seq_bridge" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v Line: 377
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v Line: 461
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 718
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 778
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 838
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 898
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:trk_mm_bridge_m0_translator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 958
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trk_mm_bridge_s0_translator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 1022
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 1086
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 1150
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 1214
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 1278
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 1342
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 1423
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 1504
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 1585
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 1666
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:trk_mm_bridge_m0_agent" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 1747
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 1831
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 1872
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router:router" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2513
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_default_decode" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router:router|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_001" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_001:router_001" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2529
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_001_default_decode" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_001:router_001|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_002" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_002:router_002" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2545
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_002_default_decode" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_002:router_002|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv Line: 174
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_003" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_003:router_003" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2561
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_003_default_decode" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_003:router_003|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv Line: 180
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_004" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_004:router_004" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2577
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_004_default_decode" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_004:router_004|LPDDR2_s0_mm_interconnect_0_router_004_default_decode:the_default_decode" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv Line: 180
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_005" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_005:router_005" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2593
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_005_default_decode" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_005:router_005|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_007" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_007:router_007" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2625
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_007_default_decode" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_007:router_007|LPDDR2_s0_mm_interconnect_0_router_007_default_decode:the_default_decode" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_008" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_008:router_008" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2641
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_008_default_decode" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_008:router_008|LPDDR2_s0_mm_interconnect_0_router_008_default_decode:the_default_decode" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv Line: 173
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_009" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_009:router_009" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2657
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_009_default_decode" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_009:router_009|LPDDR2_s0_mm_interconnect_0_router_009_default_decode:the_default_decode" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv Line: 173
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_010" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_010:router_010" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2673
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_router_010_default_decode" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router_010:router_010|LPDDR2_s0_mm_interconnect_0_router_010_default_decode:the_default_decode" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2723
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_cmd_demux" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2808
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_cmd_demux_001" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2831
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_cmd_demux_002" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2848
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_cmd_demux_003" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2871
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_cmd_mux" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2917
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_cmd_mux_002" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2969
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv Line: 348
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_cmd_mux_003" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 2986
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_rsp_demux_002" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 3101
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_rsp_mux" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 3193
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_rsp_mux_001" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 3216
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_rsp_mux_002" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 3233
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0.v Line: 3308
Info (12128): Elaborating entity "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "LPDDR2_s0_irq_mapper" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_irq_mapper:irq_mapper" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_s0.v Line: 467
Info (12128): Elaborating entity "LPDDR2_dmaster" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v Line: 398
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "LPDDR2_dmaster_timing_adt" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_timing_adt:timing_adt" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at LPDDR2_dmaster_timing_adt.sv(82): object "in_ready" assigned a value but never read File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "LPDDR2_dmaster_b2p_adapter" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_b2p_adapter:b2p_adapter" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at LPDDR2_dmaster_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at LPDDR2_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "LPDDR2_dmaster_p2b_adapter" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|LPDDR2_dmaster_p2b_adapter:p2b_adapter" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_dmaster.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v Line: 952
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (32) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (32) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (32) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v Line: 960
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_dll_cyclonev:dll0" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v Line: 972
Info (12128): Elaborating entity "altera_mem_if_simple_avalon_mm_bridge" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_simple_avalon_mm_bridge:seq_bridge" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v Line: 1008
Info (12128): Elaborating entity "LPDDR2_mm_interconnect_1" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_0002.v Line: 1041
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 241
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 365
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dmaster_master_agent" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 446
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:seq_bridge_m0_agent" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 527
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 611
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:s0_seq_debug_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rsp_fifo" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 652
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:s0_seq_debug_agent_rdata_fifo" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 693
Info (12128): Elaborating entity "LPDDR2_mm_interconnect_1_router" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_router:router" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 709
Info (12128): Elaborating entity "LPDDR2_mm_interconnect_1_router_default_decode" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_router:router|LPDDR2_mm_interconnect_1_router_default_decode:the_default_decode" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "LPDDR2_mm_interconnect_1_router_002" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_router_002:router_002" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 741
Info (12128): Elaborating entity "LPDDR2_mm_interconnect_1_router_002_default_decode" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_router_002:router_002|LPDDR2_mm_interconnect_1_router_002_default_decode:the_default_decode" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv Line: 173
Info (12128): Elaborating entity "LPDDR2_mm_interconnect_1_cmd_demux" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_demux:cmd_demux" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 758
Info (12128): Elaborating entity "LPDDR2_mm_interconnect_1_cmd_demux_001" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_demux_001:cmd_demux_001" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 775
Info (12128): Elaborating entity "LPDDR2_mm_interconnect_1_cmd_mux" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_cmd_mux:cmd_mux" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 798
Info (12128): Elaborating entity "LPDDR2_mm_interconnect_1_rsp_demux" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_rsp_demux:rsp_demux" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 821
Info (12128): Elaborating entity "LPDDR2_mm_interconnect_1_rsp_mux" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_rsp_mux:rsp_mux" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 838
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 889
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "LPDDR2_mm_interconnect_1_avalon_st_adapter" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1.v Line: 952
Info (12128): Elaborating entity "LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_mm_interconnect_1:mm_interconnect_1|LPDDR2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ram_init:ram_init_inst|altera_reset_controller:rst_controller" File: D:/intelFPGA_lite/Workspace/SDRAM/ram_init.vhd Line: 481
Info (12128): Elaborating entity "mem_op" for hierarchy "mem_op:mem_op_inst_0" File: D:/intelFPGA_lite/Workspace/SDRAM/top.vhd Line: 279
Warning (10492): VHDL Process Statement warning at mem_op.vhd(69): signal "data_lat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 69
Warning (10492): VHDL Process Statement warning at mem_op.vhd(71): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 71
Warning (10492): VHDL Process Statement warning at mem_op.vhd(74): signal "wr_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 74
Warning (10492): VHDL Process Statement warning at mem_op.vhd(75): signal "wr_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 75
Warning (10492): VHDL Process Statement warning at mem_op.vhd(76): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 76
Warning (10492): VHDL Process Statement warning at mem_op.vhd(79): signal "rd_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 79
Warning (10492): VHDL Process Statement warning at mem_op.vhd(80): signal "rd_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 80
Warning (10631): VHDL Process Statement warning at mem_op.vhd(67): inferring latch(es) for signal or variable "data", which holds its previous value in one or more paths through the process File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Warning (10631): VHDL Process Statement warning at mem_op.vhd(67): inferring latch(es) for signal or variable "av1_addr", which holds its previous value in one or more paths through the process File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Warning (10631): VHDL Process Statement warning at mem_op.vhd(67): inferring latch(es) for signal or variable "wr_data", which holds its previous value in one or more paths through the process File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[0]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[1]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[2]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[3]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[4]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[5]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[6]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[7]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[8]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[9]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[10]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[11]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[12]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[13]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[14]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[15]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[16]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[17]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[18]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[19]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[20]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[21]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[22]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[23]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[24]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[25]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[26]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[27]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[28]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[29]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[30]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "wr_data[31]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[0]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[1]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[2]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[3]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[4]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[5]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[6]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[7]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[8]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[9]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[10]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[11]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[12]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[13]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[14]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[15]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[16]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[17]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[18]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[19]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[20]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[21]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[22]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[23]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[24]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[25]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "av1_addr[26]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[0]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[1]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[2]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[3]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[4]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[5]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[6]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[7]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[8]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[9]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[10]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[11]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[12]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[13]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[14]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[15]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[16]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[17]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[18]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[19]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[20]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[21]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[22]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[23]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[24]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[25]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[26]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[27]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[28]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[29]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[30]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Info (10041): Inferred latch for "data[31]" at mem_op.vhd(67) File: D:/intelFPGA_lite/Workspace/SDRAM/mem_op.vhd Line: 67
Warning (12010): Port "ir_out" on the entity instantiation of "node" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND. File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/altera_avalon_st_jtag_interface.v Line: 101
Warning (12020): Port "phy_ddio_address" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 64. The formal width of the signal in the module is 40.  The extra bits will be ignored. File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v Line: 244
Warning (12020): Port "phy_ddio_cke" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v Line: 244
Warning (12020): Port "phy_ddio_cs_n" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v Line: 244
Warning (12020): Port "phy_ddio_odt" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v Line: 244
Warning (12010): Port "phy_ddio_dmdout" on the entity instantiation of "uio_pads" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND. File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v Line: 778
Warning (12010): Port "read_capture_clk" on the entity instantiation of "ureset" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_p0_acv_hard_memphy.v Line: 485
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.06.09.14:47:25 Progress: Loading sldd6939449/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/intelFPGA_lite/Workspace/SDRAM/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|afi_phy_clk" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv Line: 200
        Warning (14320): Synthesized away node "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_mem_clk" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv Line: 233
        Warning (14320): Synthesized away node "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_addr_cmd_clk" File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2/LPDDR2_pll0.sv Line: 329
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ram_init:ram_init_inst|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: D:/intelFPGA_lite/Workspace/SDRAM/db/altsyncram_g0n1.tdf Line: 28
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 217 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/intelFPGA_lite/Workspace/SDRAM/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 861 node(s), including 241 DDIO, 7 PLL, 0 transceiver and 5 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CPU_RESET_n" File: D:/intelFPGA_lite/Workspace/SDRAM/top.vhd Line: 13
Info (21057): Implemented 5410 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 40 bidirectional pins
    Info (21061): Implemented 4564 logic cells
    Info (21064): Implemented 174 RAM segments
    Info (21065): Implemented 7 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 5219 megabytes
    Info: Processing ended: Wed Jun 09 14:48:35 2021
    Info: Elapsed time: 00:02:20
    Info: Total CPU time (on all processors): 00:02:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/intelFPGA_lite/Workspace/SDRAM/output_files/top.map.smsg.


