##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for emFile_1_Clock_1
		4.2::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
		5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: CyBUS_CLK                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL                     | N/A                   | Target: 24.00 MHz  | 
Clock: DVDAC_1_IntClock           | N/A                   | Target: 0.25 MHz   | 
Clock: DVDAC_1_IntClock(routed)   | N/A                   | Target: 0.25 MHz   | 
Clock: DVDAC_3_IntClock           | N/A                   | Target: 0.25 MHz   | 
Clock: DVDAC_3_IntClock(routed)   | N/A                   | Target: 0.25 MHz   | 
Clock: DVDAC_4_IntClock           | N/A                   | Target: 0.25 MHz   | 
Clock: DVDAC_4_IntClock(routed)   | N/A                   | Target: 0.25 MHz   | 
Clock: emFile_1_Clock_1           | Frequency: 51.73 MHz  | Target: 24.00 MHz  | 
Clock: timer_clock                | Frequency: 37.63 MHz  | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
emFile_1_Clock_1  emFile_1_Clock_1  41666.7          22336       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock       timer_clock       1e+009           999973428   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase    
-----------------------  ------------  ------------------  
\emFile_1:miso0(0)_PAD\  15900         emFile_1_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name                Clock to Out  Clock Name:Phase             
-----------------------  ------------  ---------------------------  
RTC_SCL_1(0)_PAD:out     21882         CyBUS_CLK(fixed-function):R  
RTC_SDA_1(0)_PAD:out     21331         CyBUS_CLK(fixed-function):R  
\emFile_1:mosi0(0)_PAD\  32926         emFile_1_Clock_1:R           
\emFile_1:sclk0(0)_PAD\  25856         emFile_1_Clock_1:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for emFile_1_Clock_1
**********************************************
Clock: emFile_1_Clock_1
Frequency: 51.73 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22336p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15821
-------------------------------------   ----- 
End-of-path arrival time (ps)           15821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  22336  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell52     4807  10167  22336  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell52     3350  13517  22336  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell27     2304  15821  22336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell27         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 37.63 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973428p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22342
-------------------------------------   ----- 
End-of-path arrival time (ps)           22342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4692  10612  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15742  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15742  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19042  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19042  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22342  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22342  999973428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22336p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15821
-------------------------------------   ----- 
End-of-path arrival time (ps)           15821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  22336  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell52     4807  10167  22336  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell52     3350  13517  22336  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell27     2304  15821  22336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell27         0      0  RISE       1


5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973428p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22342
-------------------------------------   ----- 
End-of-path arrival time (ps)           22342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4692  10612  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15742  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15742  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19042  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19042  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22342  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22342  999973428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22336p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15821
-------------------------------------   ----- 
End-of-path arrival time (ps)           15821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  22336  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell52     4807  10167  22336  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell52     3350  13517  22336  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell27     2304  15821  22336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23083p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15074
-------------------------------------   ----- 
End-of-path arrival time (ps)           15074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell1   5360   5360  22336  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell42     4066   9426  23083  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell42     3350  12776  23083  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell27     2298  15074  23083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26034p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12783
-------------------------------------   ----- 
End-of-path arrival time (ps)           12783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1   count7cell      1940   1940  25620  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_3  macrocell1      4241   6181  26034  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell1      3350   9531  26034  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3252  12783  26034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 26205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell1   5360   5360  22336  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell26     6592  11952  26205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 26205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell1   5360   5360  22336  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell29     6592  11952  26205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell29         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 27086p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11071
-------------------------------------   ----- 
End-of-path arrival time (ps)           11071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  27086  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_8              macrocell22     7491  11071  27086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 27839p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10317
-------------------------------------   ----- 
End-of-path arrival time (ps)           10317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  27086  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_8              macrocell23     6737  10317  27839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 27839p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10317
-------------------------------------   ----- 
End-of-path arrival time (ps)           10317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  27086  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_8              macrocell24     6737  10317  27839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile_1:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 28052p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13114
-------------------------------------   ----- 
End-of-path arrival time (ps)           13114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  28052  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/main_5          macrocell5      3879   7459  28052  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/q               macrocell5      3350  10809  28052  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/status_6           statusicell2    2306  13114  28052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/clock                       statusicell2        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 28376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12791
-------------------------------------   ----- 
End-of-path arrival time (ps)           12791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1   count7cell     1940   1940  25620  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_3  macrocell1     4241   6181  26034  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell1     3350   9531  26034  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_3    statusicell1   3260  12791  28376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28380p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9777
-------------------------------------   ---- 
End-of-path arrival time (ps)           9777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q           macrocell22   1250   1250  26087  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell26   8527   9777  28380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9770
-------------------------------------   ---- 
End-of-path arrival time (ps)           9770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell23   1250   1250  26079  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell26   8520   9770  28387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 28457p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12710
-------------------------------------   ----- 
End-of-path arrival time (ps)           12710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell23    1250   1250  26079  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/main_1  macrocell3     5172   6422  28457  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/q       macrocell3     3350   9772  28457  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_0   statusicell1   2938  12710  28457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28689p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9468
-------------------------------------   ---- 
End-of-path arrival time (ps)           9468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q           macrocell24   1250   1250  26395  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell26   8218   9468  28689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29221p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q            macrocell23     1250   1250  26079  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   5186   6436  29221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q            macrocell22     1250   1250  26087  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   5177   6427  29230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29404p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6253
-------------------------------------   ---- 
End-of-path arrival time (ps)           6253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q            macrocell24     1250   1250  26395  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   5003   6253  29404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29958p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8199
-------------------------------------   ---- 
End-of-path arrival time (ps)           8199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25620  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_6    macrocell28   6259   8199  29958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 30710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7447
-------------------------------------   ---- 
End-of-path arrival time (ps)           7447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25620  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_6      macrocell23   5507   7447  30710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 30710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7447
-------------------------------------   ---- 
End-of-path arrival time (ps)           7447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25620  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_6      macrocell24   5507   7447  30710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 30838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q         macrocell23   1250   1250  26079  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_1  macrocell28   6069   7319  30838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_22\/main_1
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 30838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell23   1250   1250  26079  RISE       1
\emFile_1:Net_22\/main_1         macrocell32   6069   7319  30838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 30843p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q         macrocell22   1250   1250  26087  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_0  macrocell28   6064   7314  30843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_22\/main_0
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 30843p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell22   1250   1250  26087  RISE       1
\emFile_1:Net_22\/main_0         macrocell32   6064   7314  30843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 30960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7197
-------------------------------------   ---- 
End-of-path arrival time (ps)           7197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q          macrocell24   1250   1250  26395  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_2  macrocell31   5947   7197  30960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 30974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q         macrocell24   1250   1250  26395  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_2  macrocell28   5932   7182  30974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_22\/main_2
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 30974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell24   1250   1250  26395  RISE       1
\emFile_1:Net_22\/main_2         macrocell32   5932   7182  30974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31543p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6614
-------------------------------------   ---- 
End-of-path arrival time (ps)           6614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26480  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_4    macrocell28   4674   6614  31543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31735p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6422
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell23   1250   1250  26079  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_1  macrocell23   5172   6422  31735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31735p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6422
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell23   1250   1250  26079  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_1  macrocell24   5172   6422  31735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6413
-------------------------------------   ---- 
End-of-path arrival time (ps)           6413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell22   1250   1250  26087  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_0  macrocell23   5163   6413  31743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6413
-------------------------------------   ---- 
End-of-path arrival time (ps)           6413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell22   1250   1250  26087  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_0  macrocell24   5163   6413  31743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_1\/main_1
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 31749p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell23   1250   1250  26079  RISE       1
\emFile_1:Net_1\/main_1          macrocell25   5158   6408  31749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31752p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q          macrocell23   1250   1250  26079  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_1  macrocell31   5155   6405  31752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_1\/main_0
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 31752p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell22   1250   1250  26087  RISE       1
\emFile_1:Net_1\/main_0          macrocell25   5154   6404  31752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31752p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell23   1250   1250  26079  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_1  macrocell22   5154   6404  31752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31752p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q        macrocell23   1250   1250  26079  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_1  macrocell30   5154   6404  31752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31892p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q          macrocell22   1250   1250  26087  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_0  macrocell31   5015   6265  31892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_1\/main_2
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 31932p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell24   1250   1250  26395  RISE       1
\emFile_1:Net_1\/main_2          macrocell25   4974   6224  31932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31976p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6181
-------------------------------------   ---- 
End-of-path arrival time (ps)           6181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25620  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_6      macrocell22   4241   6181  31976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31976p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6181
-------------------------------------   ---- 
End-of-path arrival time (ps)           6181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25620  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_6     macrocell30   4241   6181  31976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32031p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26983  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_5    macrocell28   4186   6126  32031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell24   1250   1250  26395  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_2  macrocell23   4857   6107  32049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell24   1250   1250  26395  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_2  macrocell24   4857   6107  32049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32169p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26833  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_7    macrocell28   4047   5987  32169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26846  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_3    macrocell28   4041   5981  32175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32421p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26480  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_4      macrocell22   3795   5735  32421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32421p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26480  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_4     macrocell30   3795   5735  32421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32461p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26480  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_4      macrocell23   3755   5695  32461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32461p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26480  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_4      macrocell24   3755   5695  32461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell22   1250   1250  26087  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_0  macrocell22   4230   5480  32676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q        macrocell22   1250   1250  26087  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_0  macrocell30   4230   5480  32676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32774p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26833  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_7      macrocell22   3442   5382  32774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32774p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26833  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_7     macrocell30   3442   5382  32774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26846  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_3      macrocell22   3429   5369  32788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26846  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_3     macrocell30   3429   5369  32788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26833  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_7      macrocell23   3425   5365  32792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26833  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_7      macrocell24   3425   5365  32792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32806p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26846  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_3      macrocell23   3411   5351  32806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32806p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26846  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_3      macrocell24   3411   5351  32806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26983  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_5      macrocell22   3292   5232  32925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26983  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_5     macrocell30   3292   5232  32925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26983  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_5      macrocell23   3283   5223  32933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26983  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_5      macrocell24   3283   5223  32933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile_1:SPI0:BSPIM:BitCounter\/clock
Path slack     : 32945p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell31   1250   1250  32945  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/enable  count7cell    3412   4662  32945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32983p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell24   1250   1250  26395  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_2  macrocell22   3923   5173  32983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32983p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q        macrocell24   1250   1250  26395  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_2  macrocell30   3923   5173  32983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_22\/q
Path End       : \emFile_1:Net_22\/main_3
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33373p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_22\/q       macrocell32   1250   1250  33373  RISE       1
\emFile_1:Net_22\/main_3  macrocell32   3534   4784  33373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33448p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/q       macrocell26   1250   1250  33448  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell26   3458   4708  33448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell30   1250   1250  28021  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_9  macrocell22   3232   4482  33674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q       macrocell30   1250   1250  28021  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_8  macrocell30   3232   4482  33674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell30   1250   1250  28021  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_9  macrocell23   3230   4480  33677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell30   1250   1250  28021  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_9  macrocell24   3230   4480  33677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34295p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell31   1250   1250  32945  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_3  macrocell31   2611   3861  34295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:load_cond\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:load_cond\/q       macrocell28   1250   1250  34594  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_8  macrocell28   2313   3563  34594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell29   1250   1250  34607  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell26   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_1\/q
Path End       : \emFile_1:Net_1\/main_3
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_1\/q       macrocell25   1250   1250  34610  RISE       1
\emFile_1:Net_1\/main_3  macrocell25   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973428p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22342
-------------------------------------   ----- 
End-of-path arrival time (ps)           22342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4692  10612  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15742  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15742  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19042  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19042  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22342  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22342  999973428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976214p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19556
-------------------------------------   ----- 
End-of-path arrival time (ps)           19556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell8     1210   1210  999976214  RISE       1
\Channel_4_Timer:TimerUDB:trig_reg\/main_0                     macrocell20      4818   6028  999976214  RISE       1
\Channel_4_Timer:TimerUDB:trig_reg\/q                          macrocell20      3350   9378  999976214  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell14   5048  14426  999976214  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell14   5130  19556  999976214  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell15      0  19556  999976214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell15      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999976728p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19042
-------------------------------------   ----- 
End-of-path arrival time (ps)           19042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4692  10612  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15742  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15742  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19042  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19042  999976728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell4       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999977138p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18632
-------------------------------------   ----- 
End-of-path arrival time (ps)           18632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  999977138  RISE       1
\Channel_1_Timer:TimerUDB:trig_reg\/main_0                     macrocell13      5094   6304  999977138  RISE       1
\Channel_1_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   9654  999977138  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell10   3848  13502  999977138  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell10   5130  18632  999977138  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell11      0  18632  999977138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell11      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999977864p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16076
-------------------------------------   ----- 
End-of-path arrival time (ps)           16076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell8     1210   1210  999976214  RISE       1
\Channel_4_Timer:TimerUDB:trig_reg\/main_0                     macrocell20      4818   6028  999976214  RISE       1
\Channel_4_Timer:TimerUDB:trig_reg\/q                          macrocell20      3350   9378  999976214  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell15   6699  16076  999977864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell15      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979080p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16690
-------------------------------------   ----- 
End-of-path arrival time (ps)           16690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell6     1210   1210  999979080  RISE       1
\Channel_3_Timer:TimerUDB:trig_reg\/main_0                     macrocell16      4192   5402  999979080  RISE       1
\Channel_3_Timer:TimerUDB:trig_reg\/q                          macrocell16      3350   8752  999979080  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell12   2808  11560  999979080  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell12   5130  16690  999979080  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell13      0  16690  999979080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell13      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999979514p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14426
-------------------------------------   ----- 
End-of-path arrival time (ps)           14426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell8     1210   1210  999976214  RISE       1
\Channel_4_Timer:TimerUDB:trig_reg\/main_0                     macrocell20      4818   6028  999976214  RISE       1
\Channel_4_Timer:TimerUDB:trig_reg\/q                          macrocell20      3350   9378  999976214  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell14   5048  14426  999979514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999980028p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15742
-------------------------------------   ----- 
End-of-path arrival time (ps)           15742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4692  10612  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15742  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15742  999980028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell3       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_4_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Channel_4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999980242p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19258
-------------------------------------   ----- 
End-of-path arrival time (ps)           19258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  999980242  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  999980242  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  999980242  RISE       1
\Channel_4_Timer:TimerUDB:status_tc\/main_2         macrocell19      6010   9510  999980242  RISE       1
\Channel_4_Timer:TimerUDB:status_tc\/q              macrocell19      3350  12860  999980242  RISE       1
\Channel_4_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell8     6398  19258  999980242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell8        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999980438p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13502
-------------------------------------   ----- 
End-of-path arrival time (ps)           13502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  999977138  RISE       1
\Channel_1_Timer:TimerUDB:trig_reg\/main_0                     macrocell13      5094   6304  999977138  RISE       1
\Channel_1_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   9654  999977138  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell10   3848  13502  999980438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell10      0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999980439p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13501
-------------------------------------   ----- 
End-of-path arrival time (ps)           13501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  999977138  RISE       1
\Channel_1_Timer:TimerUDB:trig_reg\/main_0                     macrocell13      5094   6304  999977138  RISE       1
\Channel_1_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   9654  999977138  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell11   3847  13501  999980439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell11      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_1_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Channel_1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999980509p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18991
-------------------------------------   ----- 
End-of-path arrival time (ps)           18991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    760    760  999980509  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    760  999980509  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   2740   3500  999980509  RISE       1
\Channel_1_Timer:TimerUDB:status_tc\/main_2         macrocell12      5568   9068  999980509  RISE       1
\Channel_1_Timer:TimerUDB:status_tc\/q              macrocell12      3350  12418  999980509  RISE       1
\Channel_1_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell6     6573  18991  999980509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:capture_last\/q
Path End       : \Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999980859p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3130
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16011
-------------------------------------   ----- 
End-of-path arrival time (ps)           16011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capture_last\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:capture_last\/q           macrocell35      1250   1250  999980859  RISE       1
\Channel_1_Timer:TimerUDB:capt_fifo_load\/main_1    macrocell11      7560   8810  999980859  RISE       1
\Channel_1_Timer:TimerUDB:capt_fifo_load\/q         macrocell11      3350  12160  999980859  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell11   3851  16011  999980859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell11      0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:capture_last\/q
Path End       : \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999980862p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3130
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16008
-------------------------------------   ----- 
End-of-path arrival time (ps)           16008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capture_last\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:capture_last\/q           macrocell35      1250   1250  999980859  RISE       1
\Channel_1_Timer:TimerUDB:capt_fifo_load\/main_1    macrocell11      7560   8810  999980859  RISE       1
\Channel_1_Timer:TimerUDB:capt_fifo_load\/q         macrocell11      3350  12160  999980859  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell10   3849  16008  999980862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell10      0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:timer_enable\/q
Path End       : \Channel_4_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Channel_4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999981538p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14952
-------------------------------------   ----- 
End-of-path arrival time (ps)           14952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:timer_enable\/q         macrocell60   1250   1250  999977256  RISE       1
\Channel_4_Timer:TimerUDB:capt_fifo_load\/main_1  macrocell18   3736   4986  999981538  RISE       1
\Channel_4_Timer:TimerUDB:capt_fifo_load\/q       macrocell18   3350   8336  999981538  RISE       1
\Channel_4_Timer:TimerUDB:capt_int_temp\/main_2   macrocell59   6617  14952  999981538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell59         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:timer_enable\/q
Path End       : \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999981904p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3130
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14966
-------------------------------------   ----- 
End-of-path arrival time (ps)           14966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:timer_enable\/q           macrocell60      1250   1250  999977256  RISE       1
\Channel_4_Timer:TimerUDB:capt_fifo_load\/main_1    macrocell18      3736   4986  999981538  RISE       1
\Channel_4_Timer:TimerUDB:capt_fifo_load\/q         macrocell18      3350   8336  999981538  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell14   6630  14966  999981904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:timer_enable\/q
Path End       : \Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982040p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3130
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14830
-------------------------------------   ----- 
End-of-path arrival time (ps)           14830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:timer_enable\/q           macrocell60      1250   1250  999977256  RISE       1
\Channel_4_Timer:TimerUDB:capt_fifo_load\/main_1    macrocell18      3736   4986  999981538  RISE       1
\Channel_4_Timer:TimerUDB:capt_fifo_load\/q         macrocell18      3350   8336  999981538  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell15   6494  14830  999982040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell15      0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:timer_enable\/q
Path End       : \Channel_4_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 999982230p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14260
-------------------------------------   ----- 
End-of-path arrival time (ps)           14260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT      slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:timer_enable\/q           macrocell60   1250   1250  999977256  RISE       1
\Channel_4_Timer:TimerUDB:capt_fifo_load\/main_1    macrocell18   3736   4986  999981538  RISE       1
\Channel_4_Timer:TimerUDB:capt_fifo_load\/q         macrocell18   3350   8336  999981538  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/main_2  macrocell58   5925  14260  999982230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0        macrocell58         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999982380p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11560
-------------------------------------   ----- 
End-of-path arrival time (ps)           11560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell6     1210   1210  999979080  RISE       1
\Channel_3_Timer:TimerUDB:trig_reg\/main_0                     macrocell16      4192   5402  999979080  RISE       1
\Channel_3_Timer:TimerUDB:trig_reg\/q                          macrocell16      3350   8752  999979080  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell12   2808  11560  999982380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell12      0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982383p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11557
-------------------------------------   ----- 
End-of-path arrival time (ps)           11557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell6     1210   1210  999979080  RISE       1
\Channel_3_Timer:TimerUDB:trig_reg\/main_0                     macrocell16      4192   5402  999979080  RISE       1
\Channel_3_Timer:TimerUDB:trig_reg\/q                          macrocell16      3350   8752  999979080  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell13   2804  11557  999982383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell13      0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999982809p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11131
-------------------------------------   ----- 
End-of-path arrival time (ps)           11131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell3   5211  11131  999982809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell3       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:timer_enable\/q
Path End       : \Channel_4_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 999983180p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13310
-------------------------------------   ----- 
End-of-path arrival time (ps)           13310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT      slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:timer_enable\/q           macrocell60   1250   1250  999977256  RISE       1
\Channel_4_Timer:TimerUDB:capt_fifo_load\/main_1    macrocell18   3736   4986  999981538  RISE       1
\Channel_4_Timer:TimerUDB:capt_fifo_load\/q         macrocell18   3350   8336  999981538  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/main_2  macrocell57   4974  13310  999983180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0        macrocell57         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:capture_last\/q
Path End       : MODIN4_0/main_0
Capture Clock  : MODIN4_0/clock_0
Path slack     : 999983310p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13180
-------------------------------------   ----- 
End-of-path arrival time (ps)           13180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capture_last\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:capture_last\/q         macrocell45   1250   1250  999983310  RISE       1
\Channel_3_Timer:TimerUDB:capt_fifo_load\/main_0  macrocell14   3081   4331  999983310  RISE       1
\Channel_3_Timer:TimerUDB:capt_fifo_load\/q       macrocell14   3350   7681  999983310  RISE       1
MODIN4_0/main_0                                   macrocell48   5499  13180  999983310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:capture_last\/q
Path End       : \Channel_3_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Channel_3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999983318p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13172
-------------------------------------   ----- 
End-of-path arrival time (ps)           13172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capture_last\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:capture_last\/q         macrocell45   1250   1250  999983310  RISE       1
\Channel_3_Timer:TimerUDB:capt_fifo_load\/main_0  macrocell14   3081   4331  999983310  RISE       1
\Channel_3_Timer:TimerUDB:capt_fifo_load\/q       macrocell14   3350   7681  999983310  RISE       1
\Channel_3_Timer:TimerUDB:capt_int_temp\/main_0   macrocell49   5491  13172  999983318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell49         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999983328p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10612
-------------------------------------   ----- 
End-of-path arrival time (ps)           10612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4692  10612  999983328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \sd_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999983888p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11882
-------------------------------------   ----- 
End-of-path arrival time (ps)           11882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell6   3252   6752  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   5130  11882  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0  11882  999983888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:capture_last\/q
Path End       : MODIN4_1/main_0
Capture Clock  : MODIN4_1/clock_0
Path slack     : 999984007p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12483
-------------------------------------   ----- 
End-of-path arrival time (ps)           12483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capture_last\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:capture_last\/q         macrocell45   1250   1250  999983310  RISE       1
\Channel_3_Timer:TimerUDB:capt_fifo_load\/main_0  macrocell14   3081   4331  999983310  RISE       1
\Channel_3_Timer:TimerUDB:capt_fifo_load\/q       macrocell14   3350   7681  999983310  RISE       1
MODIN4_1/main_0                                   macrocell47   4803  12483  999984007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \status_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \status_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \status_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999984013p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\status_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   3127   6627  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   5130  11757  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0  11757  999984013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \millis_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984796p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14704
-------------------------------------   ----- 
End-of-path arrival time (ps)           14704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell2    760    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell3      0    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell3   1210   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell4      0   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell4   1210   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell5      0   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell5   2740   5920  999973428  RISE       1
\millis_timer:TimerUDB:status_tc\/main_1         macrocell6      3109   9029  999984796  RISE       1
\millis_timer:TimerUDB:status_tc\/q              macrocell6      3350  12379  999984796  RISE       1
\millis_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2326  14704  999984796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999984929p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9011
-------------------------------------   ---- 
End-of-path arrival time (ps)           9011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell4   3091   9011  999984929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell4       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR1:Sync:ctrl_reg\/control_0
Path End       : \Channel_1_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999985032p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11458
-------------------------------------   ----- 
End-of-path arrival time (ps)           11458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR1:Sync:ctrl_reg\/clock                                  controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR1:Sync:ctrl_reg\/control_0                   controlcell4   1210   1210  999982645  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/main_0  macrocell41   10248  11458  999985032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/clock_0            macrocell41         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR1:Sync:ctrl_reg\/control_0
Path End       : \Channel_1_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Channel_1_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999985043p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11447
-------------------------------------   ----- 
End-of-path arrival time (ps)           11447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR1:Sync:ctrl_reg\/clock                                  controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR1:Sync:ctrl_reg\/control_0                   controlcell4   1210   1210  999982645  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/main_0  macrocell40   10237  11447  999985043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/clock_0            macrocell40         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999985066p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8874
-------------------------------------   ---- 
End-of-path arrival time (ps)           8874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    760    760  999983032  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    760  999983032  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   2740   3500  999983032  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell13   5374   8874  999985066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell13      0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999985077p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973428  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell5   2943   8863  999985077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_1_Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Channel_1_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999985098p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11392
-------------------------------------   ----- 
End-of-path arrival time (ps)           11392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    760    760  999980509  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    760  999980509  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   2740   3500  999980509  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/main_5      macrocell40      7892  11392  999985098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/clock_0            macrocell40         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR1:Sync:ctrl_reg\/control_0
Path End       : \Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999985235p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8705
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR1:Sync:ctrl_reg\/clock                                  controlcell4        0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\CR1:Sync:ctrl_reg\/control_0                         controlcell4     1210   1210  999982645  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell11   7495   8705  999985235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell11      0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_3_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Channel_3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999985568p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13932
-------------------------------------   ----- 
End-of-path arrival time (ps)           13932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell12    760    760  999983032  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell13      0    760  999983032  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell13   2740   3500  999983032  RISE       1
\Channel_3_Timer:TimerUDB:status_tc\/main_2         macrocell15      4143   7643  999985568  RISE       1
\Channel_3_Timer:TimerUDB:status_tc\/q              macrocell15      3350  10993  999985568  RISE       1
\Channel_3_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2939  13932  999985568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell7        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_1_Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999985643p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10847
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    760    760  999980509  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    760  999980509  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   2740   3500  999980509  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/main_4      macrocell41      7347  10847  999985643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/clock_0            macrocell41         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR1:Sync:ctrl_reg\/control_0
Path End       : \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999985945p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR1:Sync:ctrl_reg\/clock                                  controlcell4        0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\CR1:Sync:ctrl_reg\/control_0                         controlcell4     1210   1210  999982645  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell10   6785   7995  999985945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell10      0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR1:Sync:ctrl_reg\/control_0
Path End       : \Channel_1_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999986097p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR1:Sync:ctrl_reg\/clock                                  controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT      slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR1:Sync:ctrl_reg\/control_0                         controlcell4   1210   1210  999982645  RISE       1
\Channel_1_Timer:TimerUDB:trig_rise_detected\/main_1  macrocell43    9183  10393  999986097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell43         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:capture_last\/q
Path End       : \Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999986268p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3130
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10602
-------------------------------------   ----- 
End-of-path arrival time (ps)           10602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capture_last\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:capture_last\/q           macrocell45      1250   1250  999983310  RISE       1
\Channel_3_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell14      3081   4331  999983310  RISE       1
\Channel_3_Timer:TimerUDB:capt_fifo_load\/q         macrocell14      3350   7681  999983310  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell13   2921  10602  999986268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell13      0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:capture_last\/q
Path End       : \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999986271p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3130
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10599
-------------------------------------   ----- 
End-of-path arrival time (ps)           10599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capture_last\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:capture_last\/q           macrocell45      1250   1250  999983310  RISE       1
\Channel_3_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell14      3081   4331  999983310  RISE       1
\Channel_3_Timer:TimerUDB:capt_fifo_load\/q         macrocell14      3350   7681  999983310  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell12   2919  10599  999986271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell12      0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999986332p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7608
-------------------------------------   ---- 
End-of-path arrival time (ps)           7608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    760    760  999983032  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    760  999983032  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   2740   3500  999983032  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   4108   7608  999986332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell12      0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_4_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999986450p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  999980242  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  999980242  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  999980242  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/main_3      macrocell61      6540  10040  999986450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/clock_0            macrocell61         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999986960p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6980
-------------------------------------   ---- 
End-of-path arrival time (ps)           6980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  999980509  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  999980509  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  999980509  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   3480   6980  999986960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell10      0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \sd_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999987072p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12428
-------------------------------------   ----- 
End-of-path arrival time (ps)           12428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT      slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell6    760    760  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell7      0    760  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell7   2740   3500  999983888  RISE       1
\sd_timer:TimerUDB:status_tc\/main_1         macrocell8      3248   6748  999987072  RISE       1
\sd_timer:TimerUDB:status_tc\/q              macrocell8      3350  10098  999987072  RISE       1
\sd_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2330  12428  999987072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:rstSts:stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR3:Sync:ctrl_reg\/control_0
Path End       : \Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987089p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6851
-------------------------------------   ---- 
End-of-path arrival time (ps)           6851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR3:Sync:ctrl_reg\/clock                                  controlcell7        0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\CR3:Sync:ctrl_reg\/control_0                         controlcell7     1210   1210  999983794  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell13   5641   6851  999987089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell13      0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR3:Sync:ctrl_reg\/control_0
Path End       : \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987094p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR3:Sync:ctrl_reg\/clock                                  controlcell7        0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\CR3:Sync:ctrl_reg\/control_0                         controlcell7     1210   1210  999983794  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell12   5636   6846  999987094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell12      0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:timer_enable\/q
Path End       : \Channel_1_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999987102p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9388
-------------------------------------   ---- 
End-of-path arrival time (ps)           9388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:timer_enable\/q        macrocell40   1250   1250  999978222  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/main_3  macrocell39   8138   9388  999987102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell39         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:timer_enable\/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 999987109p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9381
-------------------------------------   ---- 
End-of-path arrival time (ps)           9381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:timer_enable\/q  macrocell40   1250   1250  999978222  RISE       1
MODIN1_1/main_3                            macrocell37   8131   9381  999987109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:timer_enable\/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 999987128p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:timer_enable\/q  macrocell40   1250   1250  999978222  RISE       1
MODIN1_0/main_3                            macrocell38   8112   9362  999987128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:capture_last\/q
Path End       : \Channel_1_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999987133p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9357
-------------------------------------   ---- 
End-of-path arrival time (ps)           9357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capture_last\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:capture_last\/q             macrocell35   1250   1250  999980859  RISE       1
\Channel_1_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell43   8107   9357  999987133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell43         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \sd_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987188p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell6   3252   6752  999987188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \sd_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987197p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6743
-------------------------------------   ---- 
End-of-path arrival time (ps)           6743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell7   3243   6743  999987197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987236p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6704
-------------------------------------   ---- 
End-of-path arrival time (ps)           6704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  999980509  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  999980509  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  999980509  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell11   3204   6704  999987236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell11      0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \status_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \status_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \status_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999987259p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12241
-------------------------------------   ----- 
End-of-path arrival time (ps)           12241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\status_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell8    760    760  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell9      0    760  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell9   2740   3500  999984013  RISE       1
\status_timer:TimerUDB:status_tc\/main_1         macrocell9      3127   6627  999987259  RISE       1
\status_timer:TimerUDB:status_tc\/q              macrocell9      3350   9977  999987259  RISE       1
\status_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2263  12241  999987259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:rstSts:stsreg\/clock                statusicell5        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_1_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Channel_1_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999987304p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9186
-------------------------------------   ---- 
End-of-path arrival time (ps)           9186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  999977138  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/main_2                 macrocell40    7976   9186  999987304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/clock_0            macrocell40         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \status_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \status_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \status_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987313p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\status_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   3127   6627  999987313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \status_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \status_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \status_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987321p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\status_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell9   3119   6619  999987321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_4_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Channel_4_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999987360p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9130
-------------------------------------   ---- 
End-of-path arrival time (ps)           9130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  999980242  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  999980242  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  999980242  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/main_4      macrocell60      5630   9130  999987360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_3_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Channel_3_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999987615p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell12    760    760  999983032  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell13      0    760  999983032  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell13   2740   3500  999983032  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/main_4      macrocell50      5375   8875  999987615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/clock_0            macrocell50         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_3_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999987615p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell12    760    760  999983032  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell13      0    760  999983032  RISE       1
\Channel_3_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell13   2740   3500  999983032  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/main_3      macrocell51      5375   8875  999987615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/clock_0            macrocell51         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_4_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999987724p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8766
-------------------------------------   ---- 
End-of-path arrival time (ps)           8766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell8   1210   1210  999976214  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/main_0                 macrocell61    7556   8766  999987724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/clock_0            macrocell61         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_4_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Channel_4_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999987742p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8748
-------------------------------------   ---- 
End-of-path arrival time (ps)           8748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell8   1210   1210  999976214  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/main_1                 macrocell60    7538   8748  999987742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR1:Sync:ctrl_reg\/control_0
Path End       : \Channel_1_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999987776p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8714
-------------------------------------   ---- 
End-of-path arrival time (ps)           8714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR1:Sync:ctrl_reg\/clock                                  controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT      slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR1:Sync:ctrl_reg\/control_0                         controlcell4   1210   1210  999982645  RISE       1
\Channel_1_Timer:TimerUDB:trig_fall_detected\/main_1  macrocell44    7504   8714  999987776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell44         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_1_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999987833p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8657
-------------------------------------   ---- 
End-of-path arrival time (ps)           8657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  999977138  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/main_1                 macrocell41    7447   8657  999987833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/clock_0            macrocell41         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987845p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  999980242  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  999980242  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  999980242  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   2595   6095  999987845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987847p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  999980242  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  999980242  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  999980242  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   2593   6093  999987847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell15      0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR4:Sync:ctrl_reg\/control_0
Path End       : \Channel_4_Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999988095p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8395
-------------------------------------   ---- 
End-of-path arrival time (ps)           8395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR4:Sync:ctrl_reg\/clock                                  controlcell9        0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR4:Sync:ctrl_reg\/control_0                   controlcell9   1210   1210  999985510  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/main_4  macrocell61    7185   8395  999988095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/clock_0            macrocell61         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR4:Sync:ctrl_reg\/control_0
Path End       : \Channel_4_Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Channel_4_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999988103p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8387
-------------------------------------   ---- 
End-of-path arrival time (ps)           8387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR4:Sync:ctrl_reg\/clock                                  controlcell9        0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR4:Sync:ctrl_reg\/control_0                   controlcell9   1210   1210  999985510  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/main_5  macrocell60    7177   8387  999988103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR4:Sync:ctrl_reg\/control_0
Path End       : \Channel_4_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999988187p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8303
-------------------------------------   ---- 
End-of-path arrival time (ps)           8303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR4:Sync:ctrl_reg\/clock                                  controlcell9        0      0  RISE       1

Data path
pin name                                              model name    delay     AT      slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR4:Sync:ctrl_reg\/control_0                         controlcell9   1210   1210  999985510  RISE       1
\Channel_4_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell63    7093   8303  999988187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell63         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999988191p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999980279  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell4   4539   5749  999988191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell4       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_0/main_7
Capture Clock  : MODIN1_0/clock_0
Path slack     : 999988381p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  999988381  RISE       1
MODIN1_0/main_7                                                macrocell38    6899   8109  999988381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \sd_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \sd_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999988457p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999985157  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell6   4273   5483  999988457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999988599p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999980279  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell5   4131   5341  999988599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR4:Sync:ctrl_reg\/control_0
Path End       : \Channel_4_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999988735p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR4:Sync:ctrl_reg\/clock                                  controlcell9        0      0  RISE       1

Data path
pin name                                              model name    delay     AT      slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR4:Sync:ctrl_reg\/control_0                         controlcell9   1210   1210  999985510  RISE       1
\Channel_4_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell62    6545   7755  999988735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell62         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR4:Sync:ctrl_reg\/control_0
Path End       : \Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999988807p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR4:Sync:ctrl_reg\/clock                                  controlcell9        0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\CR4:Sync:ctrl_reg\/control_0                         controlcell9     1210   1210  999985510  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell15   3923   5133  999988807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell15      0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR4:Sync:ctrl_reg\/control_0
Path End       : \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999988810p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR4:Sync:ctrl_reg\/clock                                  controlcell9        0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\CR4:Sync:ctrl_reg\/control_0                         controlcell9     1210   1210  999985510  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14   3920   5130  999988810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell14      0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \sd_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \sd_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999988863p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999985157  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell7   3867   5077  999988863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Channel_1_Timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999988934p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7556
-------------------------------------   ---- 
End-of-path arrival time (ps)           7556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  999988381  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/main_7                macrocell39    6346   7556  999988934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell39         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR3:Sync:ctrl_reg\/control_0
Path End       : \Channel_3_Timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \Channel_3_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999989075p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR3:Sync:ctrl_reg\/clock                                  controlcell7        0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR3:Sync:ctrl_reg\/control_0                   controlcell7   1210   1210  999983794  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/main_5  macrocell50    6205   7415  999989075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/clock_0            macrocell50         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR3:Sync:ctrl_reg\/control_0
Path End       : \Channel_3_Timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999989075p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR3:Sync:ctrl_reg\/clock                                  controlcell7        0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR3:Sync:ctrl_reg\/control_0                   controlcell7   1210   1210  999983794  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/main_4  macrocell51    6205   7415  999989075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/clock_0            macrocell51         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR3:Sync:ctrl_reg\/control_0
Path End       : \Channel_3_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999989075p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR3:Sync:ctrl_reg\/clock                                  controlcell7        0      0  RISE       1

Data path
pin name                                              model name    delay     AT      slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR3:Sync:ctrl_reg\/control_0                         controlcell7   1210   1210  999983794  RISE       1
\Channel_3_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell54    6205   7415  999989075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell54         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR3:Sync:ctrl_reg\/control_0
Path End       : \Channel_3_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999989078p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7412
-------------------------------------   ---- 
End-of-path arrival time (ps)           7412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR3:Sync:ctrl_reg\/clock                                  controlcell7        0      0  RISE       1

Data path
pin name                                              model name    delay     AT      slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR3:Sync:ctrl_reg\/control_0                         controlcell7   1210   1210  999983794  RISE       1
\Channel_3_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell53    6202   7412  999989078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell53         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_1/main_7
Capture Clock  : MODIN1_1/clock_0
Path slack     : 999989350p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  999988381  RISE       1
MODIN1_1/main_7                                                macrocell37    5930   7140  999989350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \status_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \status_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \status_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999989543p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\status_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  999986243  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell8   3187   4397  999989543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \status_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \status_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \status_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999989567p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\status_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  999986243  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell9   3163   4373  999989567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_1_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999989623p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  999977138  RISE       1
\Channel_1_Timer:TimerUDB:trig_rise_detected\/main_3           macrocell43    5657   6867  999989623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell43         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_3_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Channel_3_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999989625p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell6   1210   1210  999979080  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/main_1                 macrocell50    5655   6865  999989625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/clock_0            macrocell50         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_3_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999989625p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell6   1210   1210  999979080  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/main_0                 macrocell51    5655   6865  999989625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/clock_0            macrocell51         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_3_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999989625p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell6   1210   1210  999979080  RISE       1
\Channel_3_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell54    5655   6865  999989625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell54         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_1483/main_1
Capture Clock  : Net_1483/clock_0
Path slack     : 999989723p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT      slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell6    760    760  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell7      0    760  999983888  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell7   2740   3500  999983888  RISE       1
Net_1483/main_1                              macrocell33     3267   6767  999989723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1483/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \status_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_1487/main_1
Capture Clock  : Net_1487/clock_0
Path slack     : 999989854p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\status_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell8    760    760  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell9      0    760  999984013  RISE       1
\status_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell9   2740   3500  999984013  RISE       1
Net_1487/main_1                                  macrocell34     3136   6636  999989854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1487/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_4_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999989909p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6581
-------------------------------------   ---- 
End-of-path arrival time (ps)           6581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell8   1210   1210  999976214  RISE       1
\Channel_4_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell63    5371   6581  999989909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell63         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_1/main_6
Capture Clock  : MODIN1_1/clock_0
Path slack     : 999990009p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  999990009  RISE       1
MODIN1_1/main_6                                                macrocell37    5271   6481  999990009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Channel_4_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Channel_4_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999990013p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  999990013  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/main_0                 macrocell60    5267   6477  999990013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Channel_4_Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \Channel_4_Timer:TimerUDB:run_mode\/clock_0
Path slack     : 999990017p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6473
-------------------------------------   ---- 
End-of-path arrival time (ps)           6473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  999990013  RISE       1
\Channel_4_Timer:TimerUDB:run_mode\/main_0                     macrocell56    5263   6473  999990017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:run_mode\/clock_0                macrocell56         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Channel_1_Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \Channel_1_Timer:TimerUDB:run_mode\/clock_0
Path slack     : 999990018p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  999990018  RISE       1
\Channel_1_Timer:TimerUDB:run_mode\/main_0                     macrocell36    5262   6472  999990018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:run_mode\/clock_0                macrocell36         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Channel_1_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Channel_1_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999990029p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  999990018  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/main_1                 macrocell40    5251   6461  999990029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/clock_0            macrocell40         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Channel_4_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999990113p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6377
-------------------------------------   ---- 
End-of-path arrival time (ps)           6377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  999990013  RISE       1
\Channel_4_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell63    5167   6377  999990113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell63         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999990179p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999980279  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell2   2551   3761  999990179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999990181p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999980279  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell3   2549   3759  999990181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell3       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:capture_last\/q
Path End       : \Channel_1_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999990321p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capture_last\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:capture_last\/q             macrocell35   1250   1250  999980859  RISE       1
\Channel_1_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell44   4919   6169  999990321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell44         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1483/main_0
Capture Clock  : Net_1483/clock_0
Path slack     : 999990430p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  999985157  RISE       1
Net_1483/main_0                                         macrocell33    4850   6060  999990430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1483/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_0/main_6
Capture Clock  : MODIN1_0/clock_0
Path slack     : 999990604p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  999990009  RISE       1
MODIN1_0/main_6                                                macrocell38    4676   5886  999990604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Channel_4_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999990664p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  999990013  RISE       1
\Channel_4_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell62    4616   5826  999990664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell62         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Channel_4_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 999990716p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5774
-------------------------------------   ---- 
End-of-path arrival time (ps)           5774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0        macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT      slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:int_capt_count_1\/q       macrocell57   1250   1250  999990716  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/main_3  macrocell57   4524   5774  999990716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0        macrocell57         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Channel_3_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Channel_3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999990747p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  999990747  RISE       1
\Channel_3_Timer:TimerUDB:capt_int_temp\/main_5                macrocell49    4533   5743  999990747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell49         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 999990765p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN1_0/q       macrocell38   1250   1250  999990765  RISE       1
MODIN1_0/main_5  macrocell38   4475   5725  999990765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_4_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999990912p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell8   1210   1210  999976214  RISE       1
\Channel_4_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell62    4368   5578  999990912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell62         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:timer_enable\/q
Path End       : \Channel_4_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Channel_4_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999990935p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:timer_enable\/q       macrocell60   1250   1250  999977256  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/main_2  macrocell60   4305   5555  999990935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Channel_1_Timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999990984p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  999990009  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/main_6                macrocell39    4296   5506  999990984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell39         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Channel_1_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991080p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  999990018  RISE       1
\Channel_1_Timer:TimerUDB:trig_rise_detected\/main_2           macrocell43    4200   5410  999991080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell43         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_3_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991088p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell6   1210   1210  999979080  RISE       1
\Channel_3_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell53    4192   5402  999991088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell53         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:trig_disable\/q
Path End       : \Channel_1_Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999991237p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:trig_disable\/q       macrocell41   1250   1250  999991237  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/main_5  macrocell41   4003   5253  999991237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/clock_0            macrocell41         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR4:Sync:ctrl_reg\/control_0
Path End       : \Channel_4_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 999991237p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR4:Sync:ctrl_reg\/clock                                  controlcell9        0      0  RISE       1

Data path
pin name                                            model name    delay     AT      slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR4:Sync:ctrl_reg\/control_0                       controlcell9   1210   1210  999985510  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell58    4043   5253  999991237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0        macrocell58         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR4:Sync:ctrl_reg\/control_0
Path End       : \Channel_4_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 999991246p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR4:Sync:ctrl_reg\/clock                                  controlcell9        0      0  RISE       1

Data path
pin name                                            model name    delay     AT      slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR4:Sync:ctrl_reg\/control_0                       controlcell9   1210   1210  999985510  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell57    4034   5244  999991246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0        macrocell57         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Channel_4_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 999991285p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0        macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT      slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:int_capt_count_1\/q       macrocell57   1250   1250  999990716  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/main_3  macrocell58   3955   5205  999991285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0        macrocell58         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN4_1/main_5
Capture Clock  : MODIN4_1/clock_0
Path slack     : 999991309p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  999990747  RISE       1
MODIN4_1/main_5                                                macrocell47    3971   5181  999991309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 999991317p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN1_0/q       macrocell38   1250   1250  999990765  RISE       1
MODIN1_1/main_5  macrocell37   3923   5173  999991317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Channel_1_Timer:TimerUDB:trig_disable\/main_6
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999991365p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:trig_rise_detected\/q  macrocell43   1250   1250  999979382  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/main_6   macrocell41   3875   5125  999991365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/clock_0            macrocell41         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Channel_1_Timer:TimerUDB:timer_enable\/main_7
Capture Clock  : \Channel_1_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999991373p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:trig_rise_detected\/q  macrocell43   1250   1250  999979382  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/main_7   macrocell40   3867   5117  999991373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/clock_0            macrocell40         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Channel_4_Timer:TimerUDB:trig_disable\/main_6
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999991387p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell62         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:trig_rise_detected\/q  macrocell62   1250   1250  999978202  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/main_6   macrocell61   3853   5103  999991387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/clock_0            macrocell61         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Channel_4_Timer:TimerUDB:timer_enable\/main_7
Capture Clock  : \Channel_4_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999991396p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell62         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:trig_rise_detected\/q  macrocell62   1250   1250  999978202  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/main_7   macrocell60   3844   5094  999991396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR1:Sync:ctrl_reg\/control_0
Path End       : \Channel_1_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Channel_1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999991412p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Recovery time                                                 0
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8588
-------------------------------------   ---- 
End-of-path arrival time (ps)           8588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR1:Sync:ctrl_reg\/clock                                  controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR1:Sync:ctrl_reg\/control_0                   controlcell4   1210   1210  999982645  RISE       1
\Channel_1_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell6   7378   8588  999991412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:timer_enable\/q
Path End       : \Channel_4_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999991505p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:timer_enable\/q       macrocell60   1250   1250  999977256  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/main_1  macrocell61   3735   4985  999991505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/clock_0            macrocell61         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR4:Sync:ctrl_reg\/control_0
Path End       : \Channel_4_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Channel_4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999991510p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR4:Sync:ctrl_reg\/clock                                  controlcell9        0      0  RISE       1

Data path
pin name                                         model name    delay     AT      slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR4:Sync:ctrl_reg\/control_0                    controlcell9   1210   1210  999985510  RISE       1
\Channel_4_Timer:TimerUDB:capt_int_temp\/main_4  macrocell59    3770   4980  999991510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell59         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN4_0/main_5
Capture Clock  : MODIN4_0/clock_0
Path slack     : 999991707p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  999990747  RISE       1
MODIN4_0/main_5                                                macrocell48    3573   4783  999991707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Channel_4_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Channel_4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999991726p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0        macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:int_capt_count_1\/q    macrocell57   1250   1250  999990716  RISE       1
\Channel_4_Timer:TimerUDB:capt_int_temp\/main_3  macrocell59   3514   4764  999991726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell59         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Channel_1_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999991732p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN1_0/q                                       macrocell38   1250   1250  999990765  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/main_5  macrocell39   3508   4758  999991732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell39         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:trig_disable\/q
Path End       : \Channel_1_Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Channel_1_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999991773p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:trig_disable\/q       macrocell41   1250   1250  999991237  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/main_6  macrocell40   3467   4717  999991773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/clock_0            macrocell40         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR3:Sync:ctrl_reg\/control_0
Path End       : MODIN4_1/main_1
Capture Clock  : MODIN4_1/clock_0
Path slack     : 999991872p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR3:Sync:ctrl_reg\/clock                                  controlcell7        0      0  RISE       1

Data path
pin name                       model name    delay     AT      slack  edge  Fanout
-----------------------------  ------------  -----  -----  ---------  ----  ------
\CR3:Sync:ctrl_reg\/control_0  controlcell7   1210   1210  999983794  RISE       1
MODIN4_1/main_1                macrocell47    3408   4618  999991872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR3:Sync:ctrl_reg\/control_0
Path End       : \Channel_3_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Channel_3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999991877p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR3:Sync:ctrl_reg\/clock                                  controlcell7        0      0  RISE       1

Data path
pin name                                         model name    delay     AT      slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR3:Sync:ctrl_reg\/control_0                    controlcell7   1210   1210  999983794  RISE       1
\Channel_3_Timer:TimerUDB:capt_int_temp\/main_1  macrocell49    3403   4613  999991877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell49         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:capture_last\/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 999991960p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capture_last\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:capture_last\/q  macrocell35   1250   1250  999980859  RISE       1
MODIN1_0/main_2                            macrocell38   3280   4530  999991960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:capture_last\/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 999991974p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capture_last\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:capture_last\/q  macrocell35   1250   1250  999980859  RISE       1
MODIN1_1/main_2                            macrocell37   3266   4516  999991974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:capture_last\/q
Path End       : \Channel_1_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999991984p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capture_last\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:capture_last\/q        macrocell35   1250   1250  999980859  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/main_2  macrocell39   3256   4506  999991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell39         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Channel_4_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Channel_4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999991996p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  999991996  RISE       1
\Channel_4_Timer:TimerUDB:capt_int_temp\/main_0                macrocell59    3284   4494  999991996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell59         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Channel_4_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 999992004p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  999991996  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/main_0             macrocell57    3276   4486  999992004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0        macrocell57         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Channel_4_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 999992009p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  999991996  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/main_0             macrocell58    3271   4481  999992009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0        macrocell58         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \status_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1487/main_0
Capture Clock  : Net_1487/clock_0
Path slack     : 999992103p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\status_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\status_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  999986243  RISE       1
Net_1487/main_0                                             macrocell34    3177   4387  999992103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1487/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : MODIN4_0/main_2
Capture Clock  : MODIN4_0/clock_0
Path slack     : 999992135p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN4_1/q       macrocell47   1250   1250  999992135  RISE       1
MODIN4_0/main_2  macrocell48   3105   4355  999992135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : \Channel_3_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Channel_3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999992139p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN4_1/q                                       macrocell47   1250   1250  999992135  RISE       1
\Channel_3_Timer:TimerUDB:capt_int_temp\/main_2  macrocell49   3101   4351  999992139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell49         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR1:Sync:ctrl_reg\/control_0
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 999992146p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR1:Sync:ctrl_reg\/clock                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT      slack  edge  Fanout
-----------------------------  ------------  -----  -----  ---------  ----  ------
\CR1:Sync:ctrl_reg\/control_0  controlcell4   1210   1210  999982645  RISE       1
MODIN1_0/main_1                macrocell38    3134   4344  999992146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Channel_4_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 999992147p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  999992147  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell58    3133   4343  999992147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0        macrocell58         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN4_0/main_4
Capture Clock  : MODIN4_0/clock_0
Path slack     : 999992149p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  999992149  RISE       1
MODIN4_0/main_4                                                macrocell48    3131   4341  999992149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Channel_3_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992155p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  999992155  RISE       1
\Channel_3_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell53    3125   4335  999992155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell53         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN4_1/main_4
Capture Clock  : MODIN4_1/clock_0
Path slack     : 999992159p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  999992149  RISE       1
MODIN4_1/main_4                                                macrocell47    3121   4331  999992159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR3:Sync:ctrl_reg\/control_0
Path End       : MODIN4_0/main_1
Capture Clock  : MODIN4_0/clock_0
Path slack     : 999992159p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR3:Sync:ctrl_reg\/clock                                  controlcell7        0      0  RISE       1

Data path
pin name                       model name    delay     AT      slack  edge  Fanout
-----------------------------  ------------  -----  -----  ---------  ----  ------
\CR3:Sync:ctrl_reg\/control_0  controlcell7   1210   1210  999983794  RISE       1
MODIN4_0/main_1                macrocell48    3121   4331  999992159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Channel_4_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Channel_4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999992161p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  999992147  RISE       1
\Channel_4_Timer:TimerUDB:capt_int_temp\/main_1                macrocell59    3119   4329  999992161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell59         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:capture_last\/q
Path End       : \Channel_3_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992161p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capture_last\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:capture_last\/q             macrocell45   1250   1250  999983310  RISE       1
\Channel_3_Timer:TimerUDB:trig_rise_detected\/main_2  macrocell53   3079   4329  999992161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell53         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR1:Sync:ctrl_reg\/control_0
Path End       : \Channel_1_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999992162p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR1:Sync:ctrl_reg\/clock                                  controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT      slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR1:Sync:ctrl_reg\/control_0                    controlcell4   1210   1210  999982645  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/main_1  macrocell39    3118   4328  999992162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell39         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Channel_3_Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \Channel_3_Timer:TimerUDB:run_mode\/clock_0
Path slack     : 999992164p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  999992155  RISE       1
\Channel_3_Timer:TimerUDB:run_mode\/main_0                     macrocell46    3116   4326  999992164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:run_mode\/clock_0                macrocell46         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Channel_3_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Channel_3_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999992164p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  999992155  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/main_0                 macrocell50    3116   4326  999992164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/clock_0            macrocell50         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Channel_3_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992164p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  999992155  RISE       1
\Channel_3_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell54    3116   4326  999992164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell54         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : \Channel_3_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Channel_3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999992167p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN4_0/q                                       macrocell48   1250   1250  999992167  RISE       1
\Channel_3_Timer:TimerUDB:capt_int_temp\/main_3  macrocell49   3073   4323  999992167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell49         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : MODIN4_1/main_3
Capture Clock  : MODIN4_1/clock_0
Path slack     : 999992174p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN4_0/q       macrocell48   1250   1250  999992167  RISE       1
MODIN4_1/main_3  macrocell47   3066   4316  999992174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:capture_last\/q
Path End       : \Channel_4_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992176p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:capture_last\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:capture_last\/q             macrocell55   1250   1250  999982206  RISE       1
\Channel_4_Timer:TimerUDB:trig_fall_detected\/main_2  macrocell63   3064   4314  999992176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell63         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:run_mode\/q
Path End       : \Channel_4_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999992260p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:run_mode\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:run_mode\/q           macrocell56   1250   1250  999985521  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/main_2  macrocell61   2980   4230  999992260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/clock_0            macrocell61         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : MODIN4_1/main_2
Capture Clock  : MODIN4_1/clock_0
Path slack     : 999992267p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN4_1/q       macrocell47   1250   1250  999992135  RISE       1
MODIN4_1/main_2  macrocell47   2973   4223  999992267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:capture_last\/q
Path End       : \Channel_3_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992274p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capture_last\/clock_0            macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:capture_last\/q             macrocell45   1250   1250  999983310  RISE       1
\Channel_3_Timer:TimerUDB:trig_fall_detected\/main_2  macrocell54   2966   4216  999992274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell54         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : MODIN4_0/main_3
Capture Clock  : MODIN4_0/clock_0
Path slack     : 999992296p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN4_0/q       macrocell48   1250   1250  999992167  RISE       1
MODIN4_0/main_3  macrocell48   2944   4194  999992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:capture_last\/q
Path End       : \Channel_4_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992304p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:capture_last\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:capture_last\/q             macrocell55   1250   1250  999982206  RISE       1
\Channel_4_Timer:TimerUDB:trig_rise_detected\/main_2  macrocell62   2936   4186  999992304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell62         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR1:Sync:ctrl_reg\/control_0
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 999992316p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR1:Sync:ctrl_reg\/clock                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT      slack  edge  Fanout
-----------------------------  ------------  -----  -----  ---------  ----  ------
\CR1:Sync:ctrl_reg\/control_0  controlcell4   1210   1210  999982645  RISE       1
MODIN1_1/main_1                macrocell37    2964   4174  999992316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Channel_4_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 999992316p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  999992147  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell57    2964   4174  999992316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0        macrocell57         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 999992320p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN1_1/q       macrocell37   1250   1250  999992320  RISE       1
MODIN1_1/main_4  macrocell37   2920   4170  999992320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Channel_4_Timer:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 999992321p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0        macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT      slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:int_capt_count_0\/q       macrocell58   1250   1250  999992321  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/main_5  macrocell57   2919   4169  999992321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_1\/clock_0        macrocell57         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Channel_1_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999992322p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN1_1/q                                       macrocell37   1250   1250  999992320  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/main_4  macrocell39   2918   4168  999992322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell39         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Channel_3_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Channel_3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999992323p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  999992149  RISE       1
\Channel_3_Timer:TimerUDB:capt_int_temp\/main_4                macrocell49    2957   4167  999992323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell49         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Channel_4_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Channel_4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 999992324p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0        macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:int_capt_count_0\/q    macrocell58   1250   1250  999992321  RISE       1
\Channel_4_Timer:TimerUDB:capt_int_temp\/main_5  macrocell59   2916   4166  999992324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell59         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Channel_4_Timer:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 999992325p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0        macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT      slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:int_capt_count_0\/q       macrocell58   1250   1250  999992321  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/main_5  macrocell58   2915   4165  999992325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:int_capt_count_0\/clock_0        macrocell58         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 999992332p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN1_1/q       macrocell37   1250   1250  999992320  RISE       1
MODIN1_0/main_4  macrocell38   2908   4158  999992332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:timer_enable\/q
Path End       : \Channel_3_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Channel_3_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999992335p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/clock_0            macrocell50         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:timer_enable\/q       macrocell50   1250   1250  999980332  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/main_2  macrocell50   2905   4155  999992335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/clock_0            macrocell50         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:timer_enable\/q
Path End       : \Channel_3_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999992335p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/clock_0            macrocell50         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:timer_enable\/q       macrocell50   1250   1250  999980332  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/main_1  macrocell51   2905   4155  999992335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/clock_0            macrocell51         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:run_mode\/q
Path End       : \Channel_4_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Channel_4_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999992388p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:run_mode\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:run_mode\/q           macrocell56   1250   1250  999985521  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/main_3  macrocell60   2852   4102  999992388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:timer_enable\/q
Path End       : \Channel_1_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Channel_1_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999992399p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:timer_enable\/q       macrocell40   1250   1250  999978222  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/main_3  macrocell40   2841   4091  999992399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/clock_0            macrocell40         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:timer_enable\/q
Path End       : \Channel_1_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999992402p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:timer_enable\/q       macrocell40   1250   1250  999978222  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/main_2  macrocell41   2838   4088  999992402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/clock_0            macrocell41         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Channel_1_Timer:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992431p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:trig_rise_detected\/q       macrocell43   1250   1250  999979382  RISE       1
\Channel_1_Timer:TimerUDB:trig_rise_detected\/main_5  macrocell43   2809   4059  999992431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell43         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Channel_4_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992457p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell62         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:trig_rise_detected\/q       macrocell62   1250   1250  999978202  RISE       1
\Channel_4_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell62   2783   4033  999992457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell62         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:trig_disable\/q
Path End       : \Channel_4_Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Channel_4_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999992554p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/clock_0            macrocell61         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:trig_disable\/q       macrocell61   1250   1250  999992554  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/main_6  macrocell60   2686   3936  999992554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:timer_enable\/clock_0            macrocell60         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:run_mode\/q
Path End       : \Channel_1_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Channel_1_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999992555p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:run_mode\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:run_mode\/q           macrocell36   1250   1250  999984744  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/main_4  macrocell40   2685   3935  999992555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:timer_enable\/clock_0            macrocell40         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:trig_disable\/q
Path End       : \Channel_4_Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999992565p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/clock_0            macrocell61         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:trig_disable\/q       macrocell61   1250   1250  999992554  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/main_5  macrocell61   2675   3925  999992565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_disable\/clock_0            macrocell61         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:run_mode\/q
Path End       : \Channel_1_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999992568p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:run_mode\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:run_mode\/q           macrocell36   1250   1250  999984744  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/main_3  macrocell41   2672   3922  999992568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_disable\/clock_0            macrocell41         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Channel_1_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992614p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  999990018  RISE       1
\Channel_1_Timer:TimerUDB:trig_fall_detected\/main_2           macrocell44    2666   3876  999992614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell44         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Channel_3_Timer:TimerUDB:timer_enable\/main_7
Capture Clock  : \Channel_3_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999992624p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:trig_rise_detected\/q  macrocell53   1250   1250  999980618  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/main_7   macrocell50   2616   3866  999992624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/clock_0            macrocell50         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Channel_3_Timer:TimerUDB:trig_disable\/main_6
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999992624p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:trig_rise_detected\/q  macrocell53   1250   1250  999980618  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/main_6   macrocell51   2616   3866  999992624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/clock_0            macrocell51         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \Channel_3_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992625p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell53         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:trig_rise_detected\/q       macrocell53   1250   1250  999980618  RISE       1
\Channel_3_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell53   2615   3865  999992625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_rise_detected\/clock_0      macrocell53         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:run_mode\/q
Path End       : \Channel_3_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Channel_3_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999992630p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:run_mode\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:run_mode\/q           macrocell46   1250   1250  999989350  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/main_3  macrocell50   2610   3860  999992630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/clock_0            macrocell50         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:run_mode\/q
Path End       : \Channel_3_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999992630p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:run_mode\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:run_mode\/q           macrocell46   1250   1250  999989350  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/main_2  macrocell51   2610   3860  999992630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/clock_0            macrocell51         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Channel_1_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992650p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  999977138  RISE       1
\Channel_1_Timer:TimerUDB:trig_fall_detected\/main_3           macrocell44    2630   3840  999992650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell44         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Channel_1_Timer:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \Channel_1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992938p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:trig_fall_detected\/q       macrocell44   1250   1250  999992938  RISE       1
\Channel_1_Timer:TimerUDB:trig_fall_detected\/main_5  macrocell44   2302   3552  999992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell44         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Channel_3_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992943p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell54         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:trig_fall_detected\/q       macrocell54   1250   1250  999992943  RISE       1
\Channel_3_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell54   2297   3547  999992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell54         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \Channel_4_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \Channel_4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992949p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell63         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:trig_fall_detected\/q       macrocell63   1250   1250  999992949  RISE       1
\Channel_4_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell63   2291   3541  999992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:trig_fall_detected\/clock_0      macrocell63         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:trig_disable\/q
Path End       : \Channel_3_Timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \Channel_3_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 999992950p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/clock_0            macrocell51         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:trig_disable\/q       macrocell51   1250   1250  999992950  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/main_6  macrocell50   2290   3540  999992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:timer_enable\/clock_0            macrocell50         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:trig_disable\/q
Path End       : \Channel_3_Timer:TimerUDB:trig_disable\/main_5
Capture Clock  : \Channel_3_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 999992950p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/clock_0            macrocell51         0      0  RISE       1

Data path
pin name                                        model name   delay     AT      slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:trig_disable\/q       macrocell51   1250   1250  999992950  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/main_5  macrocell51   2290   3540  999992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:trig_disable\/clock_0            macrocell51         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_1_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Channel_1_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Channel_1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999994605p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT      slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_1_Timer:TimerUDB:capt_int_temp\/q         macrocell39    1250   1250  999994605  RISE       1
\Channel_1_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell6   3645   4895  999994605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_1_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR4:Sync:ctrl_reg\/control_0
Path End       : \Channel_4_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Channel_4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999994789p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Recovery time                                                 0
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR4:Sync:ctrl_reg\/clock                                  controlcell9        0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR4:Sync:ctrl_reg\/control_0                   controlcell9   1210   1210  999985510  RISE       1
\Channel_4_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell8   4001   5211  999994789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell8        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CR3:Sync:ctrl_reg\/control_0
Path End       : \Channel_3_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Channel_3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999995410p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Recovery time                                                 0
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\CR3:Sync:ctrl_reg\/clock                                  controlcell7        0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\CR3:Sync:ctrl_reg\/control_0                   controlcell7   1210   1210  999983794  RISE       1
\Channel_3_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell7   3380   4590  999995410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell7        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_3_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Channel_3_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Channel_3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999995929p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                           model name    delay     AT      slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_3_Timer:TimerUDB:capt_int_temp\/q         macrocell49    1250   1250  999995929  RISE       1
\Channel_3_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell7   2321   3571  999995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_3_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell7        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Channel_4_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Channel_4_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Channel_4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999995951p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:capt_int_temp\/clock_0           macrocell59         0      0  RISE       1

Data path
pin name                                           model name    delay     AT      slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Channel_4_Timer:TimerUDB:capt_int_temp\/q         macrocell59    1250   1250  999995951  RISE       1
\Channel_4_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell8   2299   3549  999995951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Channel_4_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell8        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

