

================================================================
== Vivado HLS Report for 'operator_float_div5'
================================================================
* Date:           Fri Aug 31 15:53:44 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.132|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   35|   35|   35|   35|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_106  |lut_div5_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     291|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     380|     301|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     191|
|Register         |        -|      -|     217|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     597|     783|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div5_chunk_fu_106  |lut_div5_chunk        |        0|      0|   14|   39|
    |operator_float_dibkb_U9    |operator_float_dibkb  |        0|      0|  183|  131|
    |operator_float_dicud_U10   |operator_float_dicud  |        0|      0|  183|  131|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      0|  380|  301|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_214_p2          |     +    |      0|  0|  15|           2|           8|
    |xf_V_4_fu_351_p2             |     +    |      0|  0|  34|           2|          27|
    |new_exp_V_1_fu_256_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_209_p2            |     -    |      0|  0|  15|           1|           8|
    |sel_tmp3_fu_231_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_fu_265_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp4_fu_194_p2              |   icmp   |      0|  0|  11|           7|           1|
    |icmp_fu_170_p2               |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_252_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_fu_200_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_4_fu_205_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_5_fu_276_p2              |   icmp   |      0|  0|  11|           8|           2|
    |sel_tmp2_demorgan_fu_219_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_10_fu_289_p2             |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_295_p3          |  select  |      0|  0|   8|           1|           8|
    |p_Repl2_s_fu_490_p3          |  select  |      0|  0|  23|           1|          23|
    |p_s_fu_281_p3                |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_236_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_244_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_4_fu_270_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_cast_cast_fu_176_p3  |  select  |      0|  0|   2|           1|           2|
    |xf_V_1_fu_345_p3             |  select  |      0|  0|  27|           1|          27|
    |xf_V_fu_330_p3               |  select  |      0|  0|  27|           1|          27|
    |sel_tmp2_fu_225_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp6_fu_260_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 291|          69|         186|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  129|         28|    1|         28|
    |grp_lut_div5_chunk_fu_106_d_V     |   47|         10|    3|         30|
    |grp_lut_div5_chunk_fu_106_r_in_V  |   15|          3|    3|          9|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  191|         41|    7|         67|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  27|   0|   27|          0|
    |call_ret2_i_i_reg_653_0                 |   3|   0|    3|          0|
    |call_ret3_i_i_reg_658_0                 |   3|   0|    3|          0|
    |call_ret4_i_i_reg_663_0                 |   3|   0|    3|          0|
    |call_ret5_i_i_reg_668_0                 |   3|   0|    3|          0|
    |call_ret6_i_i_reg_673_0                 |   3|   0|    3|          0|
    |call_ret7_i_i_reg_678_0                 |   3|   0|    3|          0|
    |call_ret8_i_i_reg_683_0                 |   3|   0|    3|          0|
    |d_chunk_V_1_reg_613                     |   3|   0|    3|          0|
    |d_chunk_V_2_reg_618                     |   3|   0|    3|          0|
    |d_chunk_V_3_reg_623                     |   3|   0|    3|          0|
    |d_chunk_V_4_reg_628                     |   3|   0|    3|          0|
    |d_chunk_V_5_reg_633                     |   3|   0|    3|          0|
    |d_chunk_V_6_reg_638                     |   3|   0|    3|          0|
    |d_chunk_V_7_reg_643                     |   3|   0|    3|          0|
    |d_chunk_V_8_reg_648                     |   3|   0|    3|          0|
    |d_chunk_V_reg_608                       |   3|   0|    3|          0|
    |grp_lut_div5_chunk_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |icmp4_reg_539                           |   1|   0|    1|          0|
    |new_exp_V_reg_513                       |   8|   0|    8|          0|
    |new_mant_V_1_reg_524                    |  23|   0|   23|          0|
    |p_Repl2_1_reg_572                       |   8|   0|    8|          0|
    |p_Repl2_2_reg_508                       |   1|   0|    1|          0|
    |reg_129                                 |   3|   0|    3|          0|
    |shift_V_3_reg_556                       |   8|   0|    8|          0|
    |shift_V_4_reg_561                       |   8|   0|    8|          0|
    |shift_V_cast_cast_reg_531               |   1|   0|    8|          7|
    |tmp_12_reg_597                          |  27|   0|   27|          0|
    |tmp_2_reg_592                           |  23|   0|   23|          0|
    |tmp_3_reg_545                           |   1|   0|    1|          0|
    |tmp_4_reg_551                           |   1|   0|    1|          0|
    |tmp_5_reg_567                           |   1|   0|    1|          0|
    |xf_V_reg_602                            |  27|   0|   27|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 217|   0|  224|          7|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div5 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div5 | return value |
|in_r       |  in |   32|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

