0.7
v2020.3.0
Apr  7 2021
05:52:48
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/ram/ram.v,1622820308,verilog,,C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/ram/ram_dual.v,,ram,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/ram/ram_dual.v,1622820308,verilog,,,,ram_dual,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/ram/ram_dual_memsplit.v,1622820308,verilog,,C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/ram/ram.v,,ram_dual_memsplit,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/reset_sync/reset_sync.v,1622820308,verilog,,C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/ram/ram_dual_memsplit.v,,reset_sync,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/hdl/uart_rx.v,1622820308,verilog,,C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/hdl/udm_controller.v,,uart_rx,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/hdl/uart_tx.v,1622820308,verilog,,C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/reset_sync/reset_sync.v,,uart_tx,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/hdl/udm.v,1622820308,verilog,,C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/hdl/uart_rx.v,,udm,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/hdl/udm_controller.v,1622820308,verilog,,C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/hdl/uart_tx.v,,udm_controller,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk_sim_netlist.v,1623415532,verilog,,,,glbl;sys_clk;sys_clk_clk_wiz,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.srcs/sources_1/new/Sqrt.sv,1623430235,systemVerilog,,C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.srcs/sources_1/new/Sqrt_Multicycle.sv,,Sqrt,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.srcs/sources_1/new/Sqrt_Multicycle.sv,1623417376,systemVerilog,,C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.srcs/sources_1/new/Sqrt_Pipelined.sv,,Sqrt_Multicycle,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.srcs/sources_1/new/Sqrt_Pipelined.sv,1623428751,systemVerilog,,,,Sqrt_Pipelined,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.sv,1623430134,systemVerilog,,,,NEXYS4_DDR,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/tb/tb.sv,1623420743,systemVerilog,,C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.sv,C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/tb/udm.svh,tb,,uvm,,,,,,
C:/Users/DELL/Desktop/lab1/lab1/lab1/activecore/designs/rtl/udm/tb/udm.svh,1622820308,verilog,,,,,,,,,,,,
C:/Users/DELL/Desktop/labone/activecore-master/designs/rtl/udm/tb/udm.svh,1585439073,verilog,,,,,,,,,,,,
