{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702484912477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702484912478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 17:28:32 2023 " "Processing started: Wed Dec 13 17:28:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702484912478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484912478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avs_to_hram_converter -c avs_to_hram_converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off avs_to_hram_converter -c avs_to_hram_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484912478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702484912670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702484912670 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "testbench.v(110) " "Verilog HDL Module Instantiation warning at testbench.v(110): ignored dangling comma in List of Port Connections" {  } { { "sim_conv/tb/testbench.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/testbench.v" 110 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1702484922618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_conv/tb/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file sim_conv/tb/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "sim_conv/tb/testbench.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484922620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484922620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_conv/tb/strobe_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sim_conv/tb/strobe_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 strobe_handler-behavior " "Found design unit 1: strobe_handler-behavior" {  } { { "sim_conv/tb/strobe_handler.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/strobe_handler.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923018 ""} { "Info" "ISGN_ENTITY_NAME" "1 strobe_handler " "Found entity 1: strobe_handler" {  } { { "sim_conv/tb/strobe_handler.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/strobe_handler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923018 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "s27kl0641.v(579) " "Verilog HDL information at s27kl0641.v(579): always construct contains both blocking and non-blocking assignments" {  } { { "sim_conv/tb/s27kl0641.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/s27kl0641.v" 579 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702484923023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_conv/tb/s27kl0641.v 2 2 " "Found 2 design units, including 2 entities, in source file sim_conv/tb/s27kl0641.v" { { "Info" "ISGN_ENTITY_NAME" "1 s27kl0641 " "Found entity 1: s27kl0641" {  } { { "sim_conv/tb/s27kl0641.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/s27kl0641.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923024 ""} { "Info" "ISGN_ENTITY_NAME" "2 BUFFERs27kl0641 " "Found entity 2: BUFFERs27kl0641" {  } { { "sim_conv/tb/s27kl0641.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/s27kl0641.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_conv/tb/monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sim_conv/tb/monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monitor-tb " "Found design unit 1: monitor-tb" {  } { { "sim_conv/tb/monitor.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/monitor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923025 ""} { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "sim_conv/tb/monitor.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/monitor.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_conv/tb/driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sim_conv/tb/driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver-tb " "Found design unit 1: driver-tb" {  } { { "sim_conv/tb/driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/driver.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923026 ""} { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "sim_conv/tb/driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/driver.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_conv/tb/clk_rst_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sim_conv/tb/clk_rst_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_rst_generator-behavior " "Found design unit 1: clk_rst_generator-behavior" {  } { { "sim_conv/tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/clk_rst_generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923026 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_rst_generator " "Found entity 1: clk_rst_generator" {  } { { "sim_conv/tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/clk_rst_generator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/test_files/avs_to_hram_converter_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/test_files/avs_to_hram_converter_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_hram_converter_EU-rtl " "Found design unit 1: avs_to_hram_converter_EU-rtl" {  } { { "hdl/test_files/avs_to_hram_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/test_files/avs_to_hram_converter_EU.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923028 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_hram_converter_EU " "Found entity 1: avs_to_hram_converter_EU" {  } { { "hdl/test_files/avs_to_hram_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/test_files/avs_to_hram_converter_EU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/test_files/avs_to_hram_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/test_files/avs_to_hram_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_hram_converter-rtl " "Found design unit 1: avs_to_hram_converter-rtl" {  } { { "hdl/test_files/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/test_files/avs_to_hram_converter.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923029 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_hram_converter " "Found entity 1: avs_to_hram_converter" {  } { { "hdl/test_files/avs_to_hram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/test_files/avs_to_hram_converter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/clkctrl/clkctrl/synthesis/clkctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/clkctrl/clkctrl/synthesis/clkctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkctrl-rtl " "Found design unit 1: clkctrl-rtl" {  } { { "hdl/clkctrl/clkctrl/synthesis/clkctrl.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clkctrl/clkctrl/synthesis/clkctrl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923030 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkctrl " "Found entity 1: clkctrl" {  } { { "hdl/clkctrl/clkctrl/synthesis/clkctrl.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clkctrl/clkctrl/synthesis/clkctrl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file hdl/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_altclkctrl_0_sub " "Found entity 1: clkctrl_altclkctrl_0_sub" {  } { { "hdl/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923065 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkctrl_altclkctrl_0 " "Found entity 2: clkctrl_altclkctrl_0" {  } { { "hdl/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/dll_90/dll_90.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/dll_90/dll_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dll_90-SYN " "Found design unit 1: dll_90-SYN" {  } { { "hdl/dll_90/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/dll_90/dll_90.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923066 ""} { "Info" "ISGN_ENTITY_NAME" "1 dll_90 " "Found entity 1: dll_90" {  } { { "hdl/dll_90/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/dll_90/dll_90.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/counter_11bit_updown/counter_11bit_updown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/counter_11bit_updown/counter_11bit_updown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_11bit_updown-SYN " "Found design unit 1: counter_11bit_updown-SYN" {  } { { "hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923067 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_11bit_updown " "Found entity 1: counter_11bit_updown" {  } { { "hdl/counter_11bit_updown/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_22bit_1pipe-SYN " "Found design unit 1: adder_22bit_1pipe-SYN" {  } { { "hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923067 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_22bit_1pipe " "Found entity 1: adder_22bit_1pipe" {  } { { "hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-behavior " "Found design unit 1: tristate_buffer-behavior" {  } { { "hdl/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/tristate_buffer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923068 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "hdl/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/timer_14bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/timer_14bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_14bit-rtl " "Found design unit 1: timer_14bit-rtl" {  } { { "hdl/timer_14bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/timer_14bit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923069 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_14bit " "Found entity 1: timer_14bit" {  } { { "hdl/timer_14bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/timer_14bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop-behavior " "Found design unit 1: t_flipflop-behavior" {  } { { "hdl/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/t_flipflop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923069 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "hdl/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/t_flipflop.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/synchronizer_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/synchronizer_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_EU-rtl " "Found design unit 1: synchronizer_EU-rtl" {  } { { "hdl/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923070 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_EU " "Found entity 1: synchronizer_EU" {  } { { "hdl/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/synchronizer_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/synchronizer_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_CU-fsm " "Found design unit 1: synchronizer_CU-fsm" {  } { { "hdl/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_CU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923071 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_CU " "Found entity 1: synchronizer_CU" {  } { { "hdl/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_CU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-rtl " "Found design unit 1: synchronizer-rtl" {  } { { "hdl/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923072 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "hdl/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/sr_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/sr_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_flipflop-behavior " "Found design unit 1: sr_flipflop-behavior" {  } { { "hdl/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/sr_flipflop.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923072 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "hdl/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/sr_flipflop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/SDR_to_DDR_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/SDR_to_DDR_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDR_to_DDR_converter-rtl " "Found design unit 1: SDR_to_DDR_converter-rtl" {  } { { "hdl/SDR_to_DDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/SDR_to_DDR_converter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923073 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDR_to_DDR_converter " "Found entity 1: SDR_to_DDR_converter" {  } { { "hdl/SDR_to_DDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/SDR_to_DDR_converter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/reg_negedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/reg_negedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_negedge-behavior " "Found design unit 1: reg_negedge-behavior" {  } { { "hdl/reg_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg_negedge.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923073 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_negedge " "Found entity 1: reg_negedge" {  } { { "hdl/reg_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg_negedge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "hdl/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923074 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "hdl/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behavior " "Found design unit 1: mux_4to1-behavior" {  } { { "hdl/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_4to1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923075 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "hdl/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_4to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_2to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923075 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "hdl/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/decoder_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/decoder_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2bit-behavior " "Found design unit 1: decoder_2bit-behavior" {  } { { "hdl/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/decoder_2bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923076 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2bit " "Found entity 1: decoder_2bit" {  } { { "hdl/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/decoder_2bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/DDR_to_SDR_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/DDR_to_SDR_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDR_to_SDR_converter-rtl " "Found design unit 1: DDR_to_SDR_converter-rtl" {  } { { "hdl/DDR_to_SDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/DDR_to_SDR_converter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923076 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDR_to_SDR_converter " "Found entity 1: DDR_to_SDR_converter" {  } { { "hdl/DDR_to_SDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/DDR_to_SDR_converter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavior " "Found design unit 1: d_flipflop-behavior" {  } { { "hdl/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/d_flipflop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923077 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "hdl/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/counter_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/counter_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-rtl " "Found design unit 1: counter_Nbit-rtl" {  } { { "hdl/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_Nbit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923078 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Found entity 1: counter_Nbit" {  } { { "hdl/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_Nbit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/conf_builder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/conf_builder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conf_builder-rtl " "Found design unit 1: conf_builder-rtl" {  } { { "hdl/conf_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/conf_builder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923078 ""} { "Info" "ISGN_ENTITY_NAME" "1 conf_builder " "Found entity 1: conf_builder" {  } { { "hdl/conf_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/conf_builder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/comparator_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/comparator_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_Nbit-behavior " "Found design unit 1: comparator_Nbit-behavior" {  } { { "hdl/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/comparator_Nbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923079 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_Nbit " "Found entity 1: comparator_Nbit" {  } { { "hdl/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/comparator_Nbit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/CA_unpacker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/CA_unpacker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA_unpacker-rtl " "Found design unit 1: CA_unpacker-rtl" {  } { { "hdl/CA_unpacker.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_unpacker.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923079 ""} { "Info" "ISGN_ENTITY_NAME" "1 CA_unpacker " "Found entity 1: CA_unpacker" {  } { { "hdl/CA_unpacker.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_unpacker.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/CA_builder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/CA_builder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA_builder-rtl " "Found design unit 1: CA_builder-rtl" {  } { { "hdl/CA_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_builder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923080 ""} { "Info" "ISGN_ENTITY_NAME" "1 CA_builder " "Found entity 1: CA_builder" {  } { { "hdl/CA_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_builder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/avs_to_hram_converter_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/avs_to_hram_converter_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_hram_converter_CU-fsm " "Found design unit 1: avs_to_hram_converter_CU-fsm" {  } { { "hdl/avs_to_hram_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_CU.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923081 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_hram_converter_CU " "Found entity 1: avs_to_hram_converter_CU" {  } { { "hdl/avs_to_hram_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_CU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702484923081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923081 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "burst_step driver.vhd(200) " "VHDL error at driver.vhd(200): object \"burst_step\" is used but not declared" {  } { { "sim_conv/tb/driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/driver.vhd" 200 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1702484923082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "driver_enable testbench.v(99) " "Verilog HDL Implicit Net warning at testbench.v(99): created implicit net for \"driver_enable\"" {  } { { "sim_conv/tb/testbench.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv/tb/testbench.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702484923083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/output_files/avs_to_hram_converter.map.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/output_files/avs_to_hram_converter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923153 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702484923192 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 13 17:28:43 2023 " "Processing ended: Wed Dec 13 17:28:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702484923192 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702484923192 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702484923192 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923192 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702484923816 ""}
