

End Points:

   Index   Instance                                                                     Pin    Type   Start Clock   End Clock   Clock Delay    Req Per     Slack
   -----   --------                                                                     ---    ----   -----------   ---------   -----------    -------     -----
       1   ad9914_ctrl_inst_1/fsm_state_cur[15]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   992.878
       2   ad9914_ctrl_inst_1/resweep_state                                             D      reg    top|clk:r     top|clk:r         4.406   1000.000   992.878
       3   ad9914_ctrl_inst_1/fsm_state_cur[18]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   993.663
       4   pwr_rst_inst/delay_clock_count[0]                                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
       5   pwr_rst_inst/delay_clock_count[10]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
       6   pwr_rst_inst/delay_clock_count[11]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
       7   pwr_rst_inst/delay_clock_count[12]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
       8   pwr_rst_inst/delay_clock_count[13]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
       9   pwr_rst_inst/delay_clock_count[14]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      10   pwr_rst_inst/delay_clock_count[15]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      11   pwr_rst_inst/delay_clock_count[16]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      12   pwr_rst_inst/delay_clock_count[17]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      13   pwr_rst_inst/delay_clock_count[18]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      14   pwr_rst_inst/delay_clock_count[19]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      15   pwr_rst_inst/delay_clock_count[1]                                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      16   pwr_rst_inst/delay_clock_count[20]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      17   pwr_rst_inst/delay_clock_count[21]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      18   pwr_rst_inst/delay_clock_count[22]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      19   pwr_rst_inst/delay_clock_count[23]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      20   pwr_rst_inst/delay_clock_count[2]                                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      21   pwr_rst_inst/delay_clock_count[3]                                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      22   pwr_rst_inst/delay_clock_count[4]                                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      23   pwr_rst_inst/delay_clock_count[5]                                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      24   pwr_rst_inst/delay_clock_count[6]                                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      25   pwr_rst_inst/delay_clock_count[7]                                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      26   pwr_rst_inst/delay_clock_count[8]                                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      27   pwr_rst_inst/delay_clock_count[9]                                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   993.864
      28   pwr_rst_inst/rst                                                             D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.059
      29   pwr_rst_inst/rst_1                                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.059
      30   pwr_rst_inst/rst_2                                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.059
      31   pwr_rst_inst/rst_3                                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.059
      32   pwr_rst_inst/rst_4                                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.059
      33   ad9914_ctrl_inst_2/fsm_state_cur[15]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.329
      34   ad9914_ctrl_inst_2/fsm_state_cur[18]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.329
      35   ad9914_ctrl_inst_2/resweep_state                                             D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.329
      36   ad9914_ctrl_inst_3/fsm_state_cur[15]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.457
      37   ad9914_ctrl_inst_3/fsm_state_cur[18]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.457
      38   ad9914_ctrl_inst_3/resweep_state                                             D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.457
      39   ad9914_ctrl_inst_4/fsm_state_cur[15]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.457
      40   ad9914_ctrl_inst_4/fsm_state_cur[18]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.457
      41   ad9914_ctrl_inst_4/resweep_state                                             D      reg    top|clk:r     top|clk:r         4.406   1000.000   994.457
      42   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[0]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      43   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      44   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[2]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      45   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[3]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      46   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[4]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      47   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[5]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      48   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[6]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      49   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[7]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      50   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[0]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      51   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      52   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[2]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      53   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[3]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      54   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[4]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      55   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[5]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      56   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[6]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      57   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[7]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      58   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[0]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      59   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      60   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[2]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      61   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[3]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      62   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[4]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      63   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[5]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      64   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[6]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      65   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[7]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      66   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[0]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      67   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      68   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[2]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      69   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[3]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      70   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[4]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      71   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[5]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      72   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[6]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      73   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[7]                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   995.103
      74   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      75   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      76   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      77   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      78   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      79   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      80   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      81   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      82   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      83   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      84   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      85   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      86   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      87   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      88   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      89   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.588
      90   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
      91   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
      92   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
      93   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
      94   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
      95   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
      96   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
      97   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
      98   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
      99   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
     100   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
     101   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
     102   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
     103   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
     104   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
     105   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.641
     106   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[7]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.723
     107   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[7]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.723
     108   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[7]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.723
     109   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[7]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.723
     110   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/busy_reg              D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.741
     111   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.741
     112   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[3]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.741
     113   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[6]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.741
     114   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/busy_reg              D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.741
     115   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.741
     116   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[3]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.741
     117   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[6]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.741
     118   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[6]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.746
     119   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[6]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.746
     120   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[6]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.746
     121   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[6]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.746
     122   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[5]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.769
     123   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[5]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.769
     124   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[5]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.769
     125   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[5]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.769
     126   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[4]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.792
     127   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[4]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.792
     128   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[4]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.792
     129   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[4]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.792
     130   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[3]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.814
     131   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[3]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.814
     132   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[3]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.814
     133   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[3]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.814
     134   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[2]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.837
     135   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[2]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.837
     136   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[2]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.837
     137   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[2]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.837
     138   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.860
     139   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.860
     140   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.860
     141   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.860
     142   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[0]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.883
     143   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[0]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.883
     144   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[0]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.883
     145   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[0]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   995.883
     146   ad9914_ctrl_inst_3/p_load_reg                                                D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.101
     147   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/fsm_state_cur[6]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.129
     148   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/fsm_state_cur[6]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.129
     149   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/fsm_state_cur[6]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.129
     150   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/fsm_state_cur[6]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.129
     151   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/fsm_state_cur[5]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.153
     152   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/io_update_reg                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.153
     153   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/fsm_state_cur[5]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.153
     154   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/io_update_reg                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.153
     155   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/fsm_state_cur[5]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.153
     156   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/io_update_reg                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.153
     157   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/fsm_state_cur[5]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.153
     158   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/io_update_reg                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.153
     159   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/res_reg                                D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.154
     160   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/res_reg                                D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.164
     161   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/res_reg                                D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.164
     162   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/res_reg                                D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.164
     163   ad9914_ctrl_inst_4/p_load_reg                                                D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.186
     164   ad9914_ctrl_inst_2/p_load_reg                                                D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.202
     165   ad9914_ctrl_inst_1/reg_wvar_reg[0]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.237
     166   ad9914_ctrl_inst_1/reg_wvar_reg[12]                                          CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.237
     167   ad9914_ctrl_inst_1/reg_wvar_reg[19]                                          CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.237
     168   ad9914_ctrl_inst_1/reg_wvar_reg[25]                                          CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.237
     169   ad9914_ctrl_inst_1/reg_wvar_reg[4]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.237
     170   ad9914_ctrl_inst_1/reg_wvar_reg[8]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.237
     171   ad9914_ctrl_inst_1/p_load_reg                                                D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.239
     172   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/fsm_state_cur[2]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.310
     173   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/fsm_state_cur[4]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.310
     174   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/fsm_state_cur[9]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.310
     175   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/fsm_state_cur[2]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.310
     176   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/fsm_state_cur[4]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.310
     177   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/fsm_state_cur[9]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.310
     178   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/fsm_state_cur[2]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.310
     179   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/fsm_state_cur[4]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.310
     180   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/fsm_state_cur[9]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.310
     181   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/fsm_state_cur[2]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.310
     182   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/fsm_state_cur[4]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.310
     183   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/fsm_state_cur[9]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.310
     184   ad9914_ctrl_inst_4/reg_base_addr_reg[1]                                      CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.335
     185   ad9914_ctrl_inst_4/reg_base_addr_reg[4]                                      CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.335
     186   ad9914_ctrl_inst_4/reg_base_addr_reg[5]                                      CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.335
     187   ad9914_ctrl_inst_4/reg_byte_num_reg[2]                                       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.335
     188   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.354
     189   ad9914_ctrl_inst_2/initsweep_osk_trig_enable                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.354
     190   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[0]                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.354
     191   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.354
     192   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[2]                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.354
     193   ad9914_ctrl_inst_4/initsweep_osk_trig_enable                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.354
     194   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.354
     195   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[1]                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.354
     196   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[2]                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.354
     197   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/busy_reg              D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.415
     198   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.415
     199   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[0]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.415
     200   ad9914_ctrl_inst_1/reg_wvar_reg[10]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     201   ad9914_ctrl_inst_1/reg_wvar_reg[11]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     202   ad9914_ctrl_inst_1/reg_wvar_reg[13]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     203   ad9914_ctrl_inst_1/reg_wvar_reg[14]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     204   ad9914_ctrl_inst_1/reg_wvar_reg[15]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     205   ad9914_ctrl_inst_1/reg_wvar_reg[16]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     206   ad9914_ctrl_inst_1/reg_wvar_reg[17]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     207   ad9914_ctrl_inst_1/reg_wvar_reg[18]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     208   ad9914_ctrl_inst_1/reg_wvar_reg[20]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     209   ad9914_ctrl_inst_1/reg_wvar_reg[21]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     210   ad9914_ctrl_inst_1/reg_wvar_reg[24]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     211   ad9914_ctrl_inst_1/reg_wvar_reg[2]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     212   ad9914_ctrl_inst_1/reg_wvar_reg[3]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     213   ad9914_ctrl_inst_1/reg_wvar_reg[6]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     214   ad9914_ctrl_inst_1/reg_wvar_reg[7]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.432
     215   ad9914_ctrl_inst_1/reg_base_addr_reg[1]                                      CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.466
     216   ad9914_ctrl_inst_1/reg_base_addr_reg[4]                                      CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.466
     217   ad9914_ctrl_inst_1/reg_base_addr_reg[5]                                      CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.466
     218   ad9914_ctrl_inst_1/reg_byte_num_reg[2]                                       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.466
     219   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[3]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.476
     220   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[4]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.476
     221   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[5]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.476
     222   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[3]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.478
     223   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[4]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.478
     224   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[5]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.478
     225   ad9914_ctrl_inst_3/reg_base_addr_reg[1]                                      CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.508
     226   ad9914_ctrl_inst_3/reg_base_addr_reg[4]                                      CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.508
     227   ad9914_ctrl_inst_3/reg_base_addr_reg[5]                                      CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.508
     228   ad9914_ctrl_inst_3/reg_byte_num_reg[2]                                       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.508
     229   ad9914_ctrl_inst_2/reg_base_addr_reg[1]                                      CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.524
     230   ad9914_ctrl_inst_2/reg_base_addr_reg[4]                                      CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.524
     231   ad9914_ctrl_inst_2/reg_base_addr_reg[5]                                      CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.524
     232   ad9914_ctrl_inst_2/reg_byte_num_reg[2]                                       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.524
     233   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/busy_reg              D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.527
     234   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.527
     235   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[6]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.527
     236   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[8]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.527
     237   ad9914_ctrl_inst_2/reg_wvar_reg[0]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.530
     238   ad9914_ctrl_inst_2/reg_wvar_reg[12]                                          CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.530
     239   ad9914_ctrl_inst_2/reg_wvar_reg[17]                                          CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.530
     240   ad9914_ctrl_inst_2/reg_wvar_reg[3]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.530
     241   ad9914_ctrl_inst_2/reg_wvar_reg[4]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.530
     242   ad9914_ctrl_inst_2/reg_wvar_reg[5]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.530
     243   ad9914_ctrl_inst_2/reg_wvar_reg[7]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.530
     244   ad9914_ctrl_inst_2/reg_wvar_reg[8]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.530
     245   ad9914_ctrl_inst_4/reg_base_addr_reg[0]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.530
     246   ad9914_ctrl_inst_4/reg_base_addr_reg[2]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.530
     247   ad9914_ctrl_inst_4/reg_base_addr_reg[3]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.530
     248   ad9914_ctrl_inst_4/reg_wvar_reg[15]                                          CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.545
     249   ad9914_ctrl_inst_4/reg_wvar_reg[17]                                          CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.545
     250   ad9914_ctrl_inst_4/reg_wvar_reg[19]                                          CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.545
     251   ad9914_ctrl_inst_4/reg_wvar_reg[2]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.545
     252   ad9914_ctrl_inst_4/reg_wvar_reg[4]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.545
     253   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[6]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.558
     254   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[7]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.558
     255   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[8]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.558
     256   ad9914_ctrl_inst_3/reg_wvar_reg[0]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.572
     257   ad9914_ctrl_inst_3/reg_wvar_reg[17]                                          CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.572
     258   ad9914_ctrl_inst_3/reg_wvar_reg[19]                                          CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.572
     259   ad9914_ctrl_inst_3/reg_wvar_reg[30]                                          CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.572
     260   ad9914_ctrl_inst_3/reg_wvar_reg[4]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.572
     261   ad9914_ctrl_inst_3/reg_wvar_reg[7]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.572
     262   ad9914_ctrl_inst_3/reg_wvar_reg[8]                                           CE     reg    top|clk:r     top|clk:r         4.406   1000.000   996.572
     263   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[0]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.616
     264   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[4]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.616
     265   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[5]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.616
     266   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[7]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.616
     267   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[8]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.616
     268   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[0]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.616
     269   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[4]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.616
     270   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[5]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.616
     271   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[7]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.616
     272   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[8]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.616
     273   ad9914_ctrl_inst_1/reg_base_addr_reg[0]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.661
     274   ad9914_ctrl_inst_1/reg_base_addr_reg[2]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.661
     275   ad9914_ctrl_inst_1/reg_base_addr_reg[3]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.661
     276   ad9914_ctrl_inst_3/reg_base_addr_reg[0]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.703
     277   ad9914_ctrl_inst_3/reg_base_addr_reg[2]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.703
     278   ad9914_ctrl_inst_3/reg_base_addr_reg[3]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.703
     279   ad9914_ctrl_inst_2/reg_base_addr_reg[0]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.720
     280   ad9914_ctrl_inst_2/reg_base_addr_reg[2]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.720
     281   ad9914_ctrl_inst_2/reg_base_addr_reg[3]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.720
     282   ad9914_ctrl_inst_2/reg_wvar_reg[13]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.725
     283   ad9914_ctrl_inst_2/reg_wvar_reg[14]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.725
     284   ad9914_ctrl_inst_2/reg_wvar_reg[16]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.725
     285   ad9914_ctrl_inst_2/reg_wvar_reg[18]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.725
     286   ad9914_ctrl_inst_2/reg_wvar_reg[19]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.725
     287   ad9914_ctrl_inst_2/reg_wvar_reg[21]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.725
     288   ad9914_ctrl_inst_2/reg_wvar_reg[23]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.725
     289   ad9914_ctrl_inst_2/reg_wvar_reg[25]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.725
     290   ad9914_ctrl_inst_2/reg_wvar_reg[26]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.725
     291   ad9914_ctrl_inst_2/reg_wvar_reg[28]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.725
     292   ad9914_ctrl_inst_2/reg_wvar_reg[2]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.725
     293   ad9914_ctrl_inst_2/reg_wvar_reg[6]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.725
     294   ad9914_ctrl_inst_2/reg_wvar_reg[9]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.725
     295   ad9914_ctrl_inst_4/reg_wvar_reg[0]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     296   ad9914_ctrl_inst_4/reg_wvar_reg[10]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     297   ad9914_ctrl_inst_4/reg_wvar_reg[12]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     298   ad9914_ctrl_inst_4/reg_wvar_reg[13]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     299   ad9914_ctrl_inst_4/reg_wvar_reg[14]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     300   ad9914_ctrl_inst_4/reg_wvar_reg[16]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     301   ad9914_ctrl_inst_4/reg_wvar_reg[18]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     302   ad9914_ctrl_inst_4/reg_wvar_reg[1]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     303   ad9914_ctrl_inst_4/reg_wvar_reg[20]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     304   ad9914_ctrl_inst_4/reg_wvar_reg[21]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     305   ad9914_ctrl_inst_4/reg_wvar_reg[22]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     306   ad9914_ctrl_inst_4/reg_wvar_reg[25]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     307   ad9914_ctrl_inst_4/reg_wvar_reg[28]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     308   ad9914_ctrl_inst_4/reg_wvar_reg[29]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     309   ad9914_ctrl_inst_4/reg_wvar_reg[30]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     310   ad9914_ctrl_inst_4/reg_wvar_reg[3]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     311   ad9914_ctrl_inst_4/reg_wvar_reg[6]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     312   ad9914_ctrl_inst_4/reg_wvar_reg[7]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.740
     313   ad9914_ctrl_inst_3/reg_wvar_reg[11]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     314   ad9914_ctrl_inst_3/reg_wvar_reg[12]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     315   ad9914_ctrl_inst_3/reg_wvar_reg[13]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     316   ad9914_ctrl_inst_3/reg_wvar_reg[14]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     317   ad9914_ctrl_inst_3/reg_wvar_reg[15]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     318   ad9914_ctrl_inst_3/reg_wvar_reg[16]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     319   ad9914_ctrl_inst_3/reg_wvar_reg[18]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     320   ad9914_ctrl_inst_3/reg_wvar_reg[20]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     321   ad9914_ctrl_inst_3/reg_wvar_reg[21]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     322   ad9914_ctrl_inst_3/reg_wvar_reg[23]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     323   ad9914_ctrl_inst_3/reg_wvar_reg[24]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     324   ad9914_ctrl_inst_3/reg_wvar_reg[27]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     325   ad9914_ctrl_inst_3/reg_wvar_reg[28]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     326   ad9914_ctrl_inst_3/reg_wvar_reg[2]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     327   ad9914_ctrl_inst_3/reg_wvar_reg[3]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     328   ad9914_ctrl_inst_3/reg_wvar_reg[6]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   996.768
     329   ad9914_ctrl_inst_3/delay_count[31:0]                                         RSTP   reg    top|clk:r     top|clk:r         4.406   1000.000   996.933
     330   ad9914_ctrl_inst_1/delay_count[31:0]                                         RSTP   reg    top|clk:r     top|clk:r         4.406   1000.000   996.933
     331   ad9914_ctrl_inst_4/delay_count[31:0]                                         RSTP   reg    top|clk:r     top|clk:r         4.406   1000.000   996.933
     332   ad9914_ctrl_inst_2/delay_count[31:0]                                         RSTP   reg    top|clk:r     top|clk:r         4.406   1000.000   996.963
     333   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.051
     334   ad9914_ctrl_inst_4/fsm_state_cur[1]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.053
     335   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     336   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     337   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     338   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[12]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     339   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[13]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     340   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[14]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     341   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[15]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     342   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     343   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[2]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     344   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[3]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     345   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[4]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     346   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[5]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     347   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[6]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     348   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[7]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     349   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[8]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     350   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[9]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     351   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     352   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     353   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     354   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[12]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     355   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[13]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     356   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[14]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     357   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[15]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     358   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     359   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[2]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     360   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[3]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     361   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[4]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     362   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[5]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     363   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[6]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     364   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[7]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     365   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[8]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     366   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[9]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     367   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     368   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     369   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     370   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[12]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     371   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[13]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     372   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[14]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     373   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[15]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     374   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     375   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[2]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     376   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[3]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     377   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[4]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     378   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[5]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     379   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[6]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     380   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[7]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     381   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[8]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     382   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[9]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     383   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     384   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     385   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     386   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[12]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     387   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[13]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     388   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[14]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     389   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[15]       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     390   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     391   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[2]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     392   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[3]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     393   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[4]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     394   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[5]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     395   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[6]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     396   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[7]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     397   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[8]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     398   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[9]        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.065
     399   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[0]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     400   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[1]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     401   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[2]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     402   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[3]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     403   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[4]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     404   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[5]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     405   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[6]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     406   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[7]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     407   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[0]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     408   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[1]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     409   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[2]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     410   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[3]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     411   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[4]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     412   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[5]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     413   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[6]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     414   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[7]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     415   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[0]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     416   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[1]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     417   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[2]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     418   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[3]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     419   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[4]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     420   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[5]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     421   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[6]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     422   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[7]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     423   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[0]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     424   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[1]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     425   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[2]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     426   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[3]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     427   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[4]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     428   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[5]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     429   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[6]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     430   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[7]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.108
     431   ad9914_ctrl_inst_2/fsm_state_cur[1]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.109
     432   ad9914_ctrl_inst_1/fsm_state_cur[1]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.109
     433   ad9914_ctrl_inst_3/fsm_state_cur[1]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.109
     434   ad9914_ctrl_inst_2/fsm_state_cur[2]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.124
     435   ad9914_ctrl_inst_1/fsm_state_cur[2]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.127
     436   ad9914_ctrl_inst_3/fsm_state_cur[2]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.133
     437   ad9914_ctrl_inst_4/fsm_state_cur[2]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.140
     438   ad9914_ctrl_inst_1/delay_count[31:0]                                         CEP    reg    top|clk:r     top|clk:r         4.406   1000.000   997.166
     439   ad9914_ctrl_inst_2/delay_count[31:0]                                         CEP    reg    top|clk:r     top|clk:r         4.406   1000.000   997.166
     440   ad9914_ctrl_inst_3/delay_count[31:0]                                         CEP    reg    top|clk:r     top|clk:r         4.406   1000.000   997.166
     441   ad9914_ctrl_inst_4/delay_count[31:0]                                         CEP    reg    top|clk:r     top|clk:r         4.406   1000.000   997.166
     442   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/wdata_reg[2]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.182
     443   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/wdata_reg[5]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.182
     444   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/wdata_reg[2]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.182
     445   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/wdata_reg[5]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.182
     446   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[1]                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.190
     447   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[1]                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.190
     448   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/wdata_reg[0]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.191
     449   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/wdata_reg[4]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.191
     450   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/wdata_reg[6]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.191
     451   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/wdata_reg[0]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.191
     452   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/wdata_reg[4]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.191
     453   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/wdata_reg[6]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.191
     454   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/wdata_reg[0]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.191
     455   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/wdata_reg[3]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.191
     456   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/wdata_reg[4]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.191
     457   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/wdata_reg[6]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.191
     458   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/wdata_reg[1]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.191
     459   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/wdata_reg[2]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.191
     460   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/wdata_reg[4]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.191
     461   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_base_addr_reg[2]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     462   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_base_addr_reg[3]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     463   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_base_addr_reg[4]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     464   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_base_addr_reg[5]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     465   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_base_addr_reg[6]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     466   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_base_addr_reg[7]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     467   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_byte_num_reg[0]                    CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     468   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_byte_num_reg[2]                    CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     469   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     470   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     471   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     472   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     473   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     474   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     475   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     476   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_1_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     477   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_1_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     478   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_1_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     479   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_1_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     480   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_1_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     481   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     482   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     483   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     484   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     485   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     486   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     487   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     488   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_3_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     489   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_3_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     490   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_3_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     491   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_3_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.193
     492   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_base_addr_reg[2]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     493   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_base_addr_reg[3]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     494   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_base_addr_reg[4]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     495   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_base_addr_reg[5]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     496   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_base_addr_reg[6]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     497   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_base_addr_reg[7]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     498   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_byte_num_reg[0]                    CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     499   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_byte_num_reg[2]                    CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     500   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     501   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     502   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     503   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     504   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     505   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     506   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     507   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     508   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_1_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     509   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_1_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     510   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_1_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     511   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_1_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     512   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_1_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     513   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_1_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     514   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     515   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     516   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     517   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     518   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     519   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     520   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     521   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_3_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     522   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_3_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.194
     523   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_base_addr_reg[2]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     524   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_base_addr_reg[3]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     525   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_base_addr_reg[4]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     526   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_base_addr_reg[5]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     527   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_base_addr_reg[6]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     528   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_base_addr_reg[7]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     529   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_byte_num_reg[0]                    CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     530   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_byte_num_reg[2]                    CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     531   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     532   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     533   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     534   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     535   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     536   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     537   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     538   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     539   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_1_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     540   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_1_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     541   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_1_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     542   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_1_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     543   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_1_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     544   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_2_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     545   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_2_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     546   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_2_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     547   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_2_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     548   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_2_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     549   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_2_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     550   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_3_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     551   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_3_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     552   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_base_addr_reg[2]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     553   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_base_addr_reg[3]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     554   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_base_addr_reg[4]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     555   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_base_addr_reg[5]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     556   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_base_addr_reg[6]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     557   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_base_addr_reg[7]                   CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     558   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_byte_num_reg[0]                    CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     559   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_byte_num_reg[2]                    CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     560   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     561   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     562   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     563   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     564   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     565   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     566   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     567   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_1_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     568   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_1_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     569   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_1_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     570   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_1_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     571   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_1_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     572   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_2_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     573   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_2_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     574   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_2_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     575   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_2_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     576   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_2_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     577   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_2_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     578   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_3_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     579   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_3_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     580   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_3_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.198
     581   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[0]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.220
     582   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[1]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.220
     583   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[2]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.220
     584   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[3]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.220
     585   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[4]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.220
     586   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[5]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.220
     587   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[6]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.220
     588   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[7]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.220
     589   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/wdata_reg[1]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.225
     590   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[0]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.225
     591   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[1]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.225
     592   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[2]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.225
     593   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[3]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.225
     594   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[4]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.225
     595   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[5]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.225
     596   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[6]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.225
     597   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[7]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.225
     598   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[0]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.228
     599   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[1]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.228
     600   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[2]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.228
     601   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[3]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.228
     602   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[4]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.228
     603   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[5]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.228
     604   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[6]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.228
     605   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[7]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.228
     606   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/wdata_reg[7]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.229
     607   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/wdata_reg[7]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.229
     608   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[0]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.230
     609   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[1]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.230
     610   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[2]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.230
     611   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[3]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.230
     612   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[4]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.230
     613   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[5]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.230
     614   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[6]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.230
     615   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[7]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.230
     616   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/wdata_reg[7]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.233
     617   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/wdata_reg[3]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.233
     618   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[0]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     619   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[10]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     620   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[11]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     621   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[12]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     622   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[13]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     623   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[14]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     624   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[15]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     625   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     626   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[2]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     627   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[3]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     628   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     629   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[5]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     630   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[6]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     631   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[7]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     632   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[8]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     633   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[9]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     634   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[0]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     635   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[10]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     636   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[11]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     637   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[12]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     638   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[13]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     639   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[14]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     640   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[15]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     641   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     642   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[2]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     643   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[3]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     644   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[4]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     645   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[5]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     646   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[6]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     647   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[7]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     648   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[8]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     649   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[9]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     650   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[0]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     651   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[10]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     652   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[11]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     653   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[12]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     654   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[13]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     655   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[14]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     656   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[15]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     657   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     658   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[2]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     659   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[3]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     660   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[4]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     661   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[5]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     662   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[6]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     663   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[7]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     664   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[8]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     665   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[9]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     666   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[0]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     667   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[10]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     668   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[11]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     669   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[12]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     670   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[13]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     671   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[14]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     672   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[15]                        R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     673   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     674   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[2]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     675   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[3]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     676   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[4]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     677   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[5]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     678   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[6]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     679   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[7]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     680   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[8]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     681   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[9]                         R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.238
     682   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/wdata_reg[5]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.242
     683   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/wdata_reg[5]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.242
     684   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/wdata_reg[7]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.242
     685   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[0]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.245
     686   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/wdata_reg[1]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.248
     687   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/wdata_reg[3]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.248
     688   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/wdata_reg[0]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.248
     689   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/wdata_reg[6]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.248
     690   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     691   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     692   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     693   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     694   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     695   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     696   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     697   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     698   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     699   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     700   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     701   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     702   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     703   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     704   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     705   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     706   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     707   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     708   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     709   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     710   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     711   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     712   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     713   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     714   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     715   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     716   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     717   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     718   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     719   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     720   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     721   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     722   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     723   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     724   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     725   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     726   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     727   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     728   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     729   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     730   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     731   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     732   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     733   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     734   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     735   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     736   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     737   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     738   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     739   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     740   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     741   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     742   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     743   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     744   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     745   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     746   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     747   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     748   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     749   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     750   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     751   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     752   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     753   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     754   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     755   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     756   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     757   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     758   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     759   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     760   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     761   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     762   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     763   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     764   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     765   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     766   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     767   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     768   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     769   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     770   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     771   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     772   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     773   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     774   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     775   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     776   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     777   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     778   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     779   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     780   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     781   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     782   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     783   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     784   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     785   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     786   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     787   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     788   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     789   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     790   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     791   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     792   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     793   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     794   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     795   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     796   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     797   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     798   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     799   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     800   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     801   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     802   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     803   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     804   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     805   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     806   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     807   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     808   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     809   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     810   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[0]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     811   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[1]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     812   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[2]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     813   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[3]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     814   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[4]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     815   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[5]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     816   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[6]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     817   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[7]                     CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.254
     818   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[0]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     819   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[1]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     820   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[2]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     821   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[3]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     822   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[4]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     823   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[5]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     824   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[6]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     825   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[7]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     826   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[0]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     827   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     828   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[2]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     829   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[3]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     830   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[4]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     831   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[5]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     832   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[6]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     833   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[7]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     834   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     835   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     836   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     837   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     838   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     839   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     840   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     841   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     842   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     843   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     844   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     845   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     846   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     847   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     848   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     849   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     850   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     851   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     852   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     853   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     854   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     855   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     856   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     857   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     858   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     859   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     860   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     861   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     862   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     863   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     864   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     865   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     866   ad9914_ctrl_inst_1/p_load_reg                                                R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     867   ad9914_ctrl_inst_1/reg_base_addr_reg[0]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     868   ad9914_ctrl_inst_1/reg_base_addr_reg[1]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     869   ad9914_ctrl_inst_1/reg_base_addr_reg[2]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     870   ad9914_ctrl_inst_1/reg_base_addr_reg[3]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     871   ad9914_ctrl_inst_1/reg_base_addr_reg[4]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     872   ad9914_ctrl_inst_1/reg_base_addr_reg[5]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     873   ad9914_ctrl_inst_1/reg_byte_num_reg[2]                                       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     874   ad9914_ctrl_inst_1/reg_wvar_reg[0]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     875   ad9914_ctrl_inst_1/reg_wvar_reg[10]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     876   ad9914_ctrl_inst_1/reg_wvar_reg[11]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     877   ad9914_ctrl_inst_1/reg_wvar_reg[12]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     878   ad9914_ctrl_inst_1/reg_wvar_reg[13]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     879   ad9914_ctrl_inst_1/reg_wvar_reg[14]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     880   ad9914_ctrl_inst_1/reg_wvar_reg[15]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     881   ad9914_ctrl_inst_1/reg_wvar_reg[16]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     882   ad9914_ctrl_inst_1/reg_wvar_reg[17]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     883   ad9914_ctrl_inst_1/reg_wvar_reg[18]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     884   ad9914_ctrl_inst_1/reg_wvar_reg[19]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     885   ad9914_ctrl_inst_1/reg_wvar_reg[20]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     886   ad9914_ctrl_inst_1/reg_wvar_reg[21]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     887   ad9914_ctrl_inst_1/reg_wvar_reg[24]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     888   ad9914_ctrl_inst_1/reg_wvar_reg[25]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     889   ad9914_ctrl_inst_1/reg_wvar_reg[2]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     890   ad9914_ctrl_inst_1/reg_wvar_reg[3]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     891   ad9914_ctrl_inst_1/reg_wvar_reg[4]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     892   ad9914_ctrl_inst_1/reg_wvar_reg[6]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     893   ad9914_ctrl_inst_1/reg_wvar_reg[7]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     894   ad9914_ctrl_inst_1/reg_wvar_reg[8]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     895   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[0]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     896   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[1]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     897   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[2]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     898   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[3]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     899   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[4]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     900   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[5]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     901   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[6]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     902   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[7]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     903   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[0]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     904   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     905   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[2]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     906   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[3]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     907   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[4]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     908   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[5]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     909   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[6]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     910   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[7]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     911   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     912   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     913   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     914   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     915   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     916   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     917   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     918   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     919   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     920   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     921   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     922   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     923   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     924   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     925   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     926   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     927   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     928   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     929   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     930   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     931   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     932   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     933   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     934   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     935   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     936   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     937   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     938   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     939   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     940   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     941   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     942   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     943   ad9914_ctrl_inst_2/p_load_reg                                                R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     944   ad9914_ctrl_inst_2/reg_base_addr_reg[0]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     945   ad9914_ctrl_inst_2/reg_base_addr_reg[1]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     946   ad9914_ctrl_inst_2/reg_base_addr_reg[2]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     947   ad9914_ctrl_inst_2/reg_base_addr_reg[3]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     948   ad9914_ctrl_inst_2/reg_base_addr_reg[4]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     949   ad9914_ctrl_inst_2/reg_base_addr_reg[5]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     950   ad9914_ctrl_inst_2/reg_byte_num_reg[2]                                       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     951   ad9914_ctrl_inst_2/reg_wvar_reg[0]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     952   ad9914_ctrl_inst_2/reg_wvar_reg[12]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     953   ad9914_ctrl_inst_2/reg_wvar_reg[13]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     954   ad9914_ctrl_inst_2/reg_wvar_reg[14]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     955   ad9914_ctrl_inst_2/reg_wvar_reg[16]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     956   ad9914_ctrl_inst_2/reg_wvar_reg[17]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     957   ad9914_ctrl_inst_2/reg_wvar_reg[18]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     958   ad9914_ctrl_inst_2/reg_wvar_reg[19]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     959   ad9914_ctrl_inst_2/reg_wvar_reg[21]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     960   ad9914_ctrl_inst_2/reg_wvar_reg[23]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     961   ad9914_ctrl_inst_2/reg_wvar_reg[25]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     962   ad9914_ctrl_inst_2/reg_wvar_reg[26]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     963   ad9914_ctrl_inst_2/reg_wvar_reg[28]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     964   ad9914_ctrl_inst_2/reg_wvar_reg[2]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     965   ad9914_ctrl_inst_2/reg_wvar_reg[3]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     966   ad9914_ctrl_inst_2/reg_wvar_reg[4]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     967   ad9914_ctrl_inst_2/reg_wvar_reg[5]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     968   ad9914_ctrl_inst_2/reg_wvar_reg[6]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     969   ad9914_ctrl_inst_2/reg_wvar_reg[7]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     970   ad9914_ctrl_inst_2/reg_wvar_reg[8]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     971   ad9914_ctrl_inst_2/reg_wvar_reg[9]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     972   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[0]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     973   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[1]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     974   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[2]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     975   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[3]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     976   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[4]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     977   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[5]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     978   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[6]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     979   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[7]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     980   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[0]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     981   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     982   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[2]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     983   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[3]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     984   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[4]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     985   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[5]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     986   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[6]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     987   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[7]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     988   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     989   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     990   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     991   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     992   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     993   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     994   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     995   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     996   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     997   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     998   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
     999   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1000   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1001   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1002   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1003   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1004   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1005   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1006   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1007   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1008   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1009   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1010   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1011   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1012   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1013   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1014   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1015   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1016   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1017   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1018   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1019   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1020   ad9914_ctrl_inst_3/p_load_reg                                                R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1021   ad9914_ctrl_inst_3/reg_base_addr_reg[0]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1022   ad9914_ctrl_inst_3/reg_base_addr_reg[1]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1023   ad9914_ctrl_inst_3/reg_base_addr_reg[2]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1024   ad9914_ctrl_inst_3/reg_base_addr_reg[3]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1025   ad9914_ctrl_inst_3/reg_base_addr_reg[4]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1026   ad9914_ctrl_inst_3/reg_base_addr_reg[5]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1027   ad9914_ctrl_inst_3/reg_byte_num_reg[2]                                       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1028   ad9914_ctrl_inst_3/reg_wvar_reg[0]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1029   ad9914_ctrl_inst_3/reg_wvar_reg[11]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1030   ad9914_ctrl_inst_3/reg_wvar_reg[12]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1031   ad9914_ctrl_inst_3/reg_wvar_reg[13]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1032   ad9914_ctrl_inst_3/reg_wvar_reg[14]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1033   ad9914_ctrl_inst_3/reg_wvar_reg[15]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1034   ad9914_ctrl_inst_3/reg_wvar_reg[16]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1035   ad9914_ctrl_inst_3/reg_wvar_reg[17]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1036   ad9914_ctrl_inst_3/reg_wvar_reg[18]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1037   ad9914_ctrl_inst_3/reg_wvar_reg[19]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1038   ad9914_ctrl_inst_3/reg_wvar_reg[20]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1039   ad9914_ctrl_inst_3/reg_wvar_reg[21]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1040   ad9914_ctrl_inst_3/reg_wvar_reg[23]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1041   ad9914_ctrl_inst_3/reg_wvar_reg[24]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1042   ad9914_ctrl_inst_3/reg_wvar_reg[27]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1043   ad9914_ctrl_inst_3/reg_wvar_reg[28]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1044   ad9914_ctrl_inst_3/reg_wvar_reg[2]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1045   ad9914_ctrl_inst_3/reg_wvar_reg[30]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1046   ad9914_ctrl_inst_3/reg_wvar_reg[3]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1047   ad9914_ctrl_inst_3/reg_wvar_reg[4]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1048   ad9914_ctrl_inst_3/reg_wvar_reg[6]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1049   ad9914_ctrl_inst_3/reg_wvar_reg[7]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1050   ad9914_ctrl_inst_3/reg_wvar_reg[8]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1051   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[0]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1052   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[1]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1053   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[2]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1054   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[3]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1055   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[4]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1056   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[5]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1057   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[6]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1058   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[7]                            R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1059   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[0]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1060   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1061   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[2]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1062   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[3]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1063   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[4]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1064   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[5]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1065   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[6]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1066   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[7]                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1067   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1068   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1069   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1070   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1071   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1072   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1073   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1074   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1075   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1076   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1077   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1078   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1079   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1080   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1081   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1082   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1083   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1084   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1085   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1086   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1087   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1088   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1089   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1090   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1091   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[0]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1092   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[1]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1093   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[2]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1094   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[3]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1095   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[4]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1096   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[5]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1097   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[6]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1098   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[7]                     R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1099   ad9914_ctrl_inst_4/p_load_reg                                                R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1100   ad9914_ctrl_inst_4/reg_base_addr_reg[0]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1101   ad9914_ctrl_inst_4/reg_base_addr_reg[1]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1102   ad9914_ctrl_inst_4/reg_base_addr_reg[2]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1103   ad9914_ctrl_inst_4/reg_base_addr_reg[3]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1104   ad9914_ctrl_inst_4/reg_base_addr_reg[4]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1105   ad9914_ctrl_inst_4/reg_base_addr_reg[5]                                      R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1106   ad9914_ctrl_inst_4/reg_byte_num_reg[2]                                       R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1107   ad9914_ctrl_inst_4/reg_wvar_reg[0]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1108   ad9914_ctrl_inst_4/reg_wvar_reg[10]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1109   ad9914_ctrl_inst_4/reg_wvar_reg[12]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1110   ad9914_ctrl_inst_4/reg_wvar_reg[13]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1111   ad9914_ctrl_inst_4/reg_wvar_reg[14]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1112   ad9914_ctrl_inst_4/reg_wvar_reg[15]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1113   ad9914_ctrl_inst_4/reg_wvar_reg[16]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1114   ad9914_ctrl_inst_4/reg_wvar_reg[17]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1115   ad9914_ctrl_inst_4/reg_wvar_reg[18]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1116   ad9914_ctrl_inst_4/reg_wvar_reg[19]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1117   ad9914_ctrl_inst_4/reg_wvar_reg[1]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1118   ad9914_ctrl_inst_4/reg_wvar_reg[20]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1119   ad9914_ctrl_inst_4/reg_wvar_reg[21]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1120   ad9914_ctrl_inst_4/reg_wvar_reg[22]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1121   ad9914_ctrl_inst_4/reg_wvar_reg[25]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1122   ad9914_ctrl_inst_4/reg_wvar_reg[28]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1123   ad9914_ctrl_inst_4/reg_wvar_reg[29]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1124   ad9914_ctrl_inst_4/reg_wvar_reg[2]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1125   ad9914_ctrl_inst_4/reg_wvar_reg[30]                                          R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1126   ad9914_ctrl_inst_4/reg_wvar_reg[3]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1127   ad9914_ctrl_inst_4/reg_wvar_reg[4]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1128   ad9914_ctrl_inst_4/reg_wvar_reg[6]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1129   ad9914_ctrl_inst_4/reg_wvar_reg[7]                                           R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.262
    1130   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/wdata_reg[1]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.290
    1131   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/wdata_reg[3]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.290
    1132   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[2]                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.310
    1133   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[2]                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.311
    1134   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[7]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.316
    1135   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[0]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1136   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[1]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1137   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[2]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1138   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[3]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1139   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[4]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1140   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[5]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1141   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[6]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1142   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[7]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1143   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[0]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1144   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[1]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1145   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[2]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1146   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[3]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1147   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[4]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1148   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[5]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1149   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[6]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1150   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[7]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1151   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[0]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1152   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[1]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1153   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[2]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1154   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[3]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1155   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[4]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1156   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[5]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1157   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[6]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1158   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[7]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1159   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[0]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1160   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[1]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1161   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[2]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1162   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[3]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1163   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[4]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1164   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[5]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1165   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[6]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1166   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[7]                            CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.320
    1167   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1168   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1169   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1170   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[12]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1171   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[13]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1172   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[14]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1173   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[15]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1174   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1175   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[2]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1176   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[3]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1177   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[4]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1178   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[5]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1179   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[6]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1180   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[7]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1181   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[8]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1182   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[9]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1183   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1184   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1185   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1186   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[12]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1187   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[13]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1188   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[14]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1189   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[15]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1190   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1191   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[2]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1192   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[3]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1193   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[4]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1194   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[5]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1195   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[6]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1196   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[7]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1197   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[8]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1198   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[9]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1199   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1200   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1201   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1202   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[12]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1203   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[13]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1204   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[14]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1205   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[15]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1206   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1207   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[2]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1208   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[3]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1209   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[4]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1210   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[5]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1211   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[6]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1212   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[7]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1213   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[8]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1214   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[9]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1215   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1216   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1217   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1218   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[12]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1219   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[13]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1220   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[14]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1221   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[15]       CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1222   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1223   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[2]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1224   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[3]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1225   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[4]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1226   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[5]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1227   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[6]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1228   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[7]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1229   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[8]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1230   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[9]        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.323
    1231   ad9914_ctrl_inst_2/fsm_state_cur[4]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.330
    1232   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.330
    1233   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.334
    1234   ad9914_ctrl_inst_4/lower_limit_reg[1]                                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.338
    1235   ad9914_ctrl_inst_4/lower_limit_reg[5]                                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.338
    1236   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.339
    1237   ad9914_ctrl_inst_1/initsweep_osk_trig_enable                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.343
    1238   ad9914_ctrl_inst_1/lower_limit_reg[0]                                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.343
    1239   ad9914_ctrl_inst_1/lower_limit_reg[1]                                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.343
    1240   ad9914_ctrl_inst_3/lower_limit_reg[0]                                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.343
    1241   ad9914_ctrl_inst_3/lower_limit_reg[2]                                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.343
    1242   ad9914_ctrl_inst_2/lower_limit_reg[0]                                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.343
    1243   ad9914_ctrl_inst_2/lower_limit_reg[2]                                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.343
    1244   ad9914_ctrl_inst_3/initsweep_osk_trig_enable                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.346
    1245   ad9914_ctrl_inst_2/reg_index[0]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1246   ad9914_ctrl_inst_2/reg_index[1]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1247   ad9914_ctrl_inst_2/reg_index[2]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1248   ad9914_ctrl_inst_2/reg_index[3]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1249   ad9914_ctrl_inst_2/reg_index[4]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1250   ad9914_ctrl_inst_2/reg_index[5]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1251   ad9914_ctrl_inst_2/reg_index[6]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1252   ad9914_ctrl_inst_2/reg_index[7]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1253   ad9914_ctrl_inst_4/reg_index[0]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1254   ad9914_ctrl_inst_4/reg_index[1]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1255   ad9914_ctrl_inst_4/reg_index[2]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1256   ad9914_ctrl_inst_4/reg_index[3]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1257   ad9914_ctrl_inst_4/reg_index[4]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1258   ad9914_ctrl_inst_4/reg_index[5]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1259   ad9914_ctrl_inst_4/reg_index[6]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1260   ad9914_ctrl_inst_4/reg_index[7]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.358
    1261   ad9914_ctrl_inst_1/reg_index[0]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1262   ad9914_ctrl_inst_1/reg_index[1]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1263   ad9914_ctrl_inst_1/reg_index[2]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1264   ad9914_ctrl_inst_1/reg_index[3]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1265   ad9914_ctrl_inst_1/reg_index[4]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1266   ad9914_ctrl_inst_1/reg_index[5]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1267   ad9914_ctrl_inst_1/reg_index[6]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1268   ad9914_ctrl_inst_1/reg_index[7]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1269   ad9914_ctrl_inst_3/reg_index[0]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1270   ad9914_ctrl_inst_3/reg_index[1]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1271   ad9914_ctrl_inst_3/reg_index[2]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1272   ad9914_ctrl_inst_3/reg_index[3]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1273   ad9914_ctrl_inst_3/reg_index[4]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1274   ad9914_ctrl_inst_3/reg_index[5]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1275   ad9914_ctrl_inst_3/reg_index[6]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1276   ad9914_ctrl_inst_3/reg_index[7]                                              R      reg    top|clk:r     top|clk:r         4.406   1000.000   997.362
    1277   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[0]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1278   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[10]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1279   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[11]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1280   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[12]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1281   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[13]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1282   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[14]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1283   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[15]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1284   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1285   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[2]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1286   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[3]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1287   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1288   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[5]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1289   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[6]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1290   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[7]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1291   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[8]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1292   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[9]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1293   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[0]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1294   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[10]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1295   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[11]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1296   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[12]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1297   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[13]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1298   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[14]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1299   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[15]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1300   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1301   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[2]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1302   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[3]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1303   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[4]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1304   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[5]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1305   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[6]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1306   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[7]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1307   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[8]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1308   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[9]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1309   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[0]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1310   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[10]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1311   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[11]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1312   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[12]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1313   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[13]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1314   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[14]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1315   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[15]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1316   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1317   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[2]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1318   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[3]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1319   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[4]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1320   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[5]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1321   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[6]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1322   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[7]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1323   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[8]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1324   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[9]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1325   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[0]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1326   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[10]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1327   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[11]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1328   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[12]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1329   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[13]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1330   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[14]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1331   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[15]                        CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1332   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1333   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[2]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1334   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[3]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1335   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[4]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1336   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[5]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1337   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[6]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1338   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[7]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1339   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[8]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1340   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[9]                         CE     reg    top|clk:r     top|clk:r         4.406   1000.000   997.373
    1341   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/finish_reg                             D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.389
    1342   ad9914_ctrl_inst_1/fsm_state_cur[0]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.389
    1343   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/finish_reg                             D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.389
    1344   ad9914_ctrl_inst_2/fsm_state_cur[0]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.389
    1345   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/finish_reg                             D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.389
    1346   ad9914_ctrl_inst_3/fsm_state_cur[0]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.389
    1347   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/finish_reg                             D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.389
    1348   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/wr_reg                D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.389
    1349   ad9914_ctrl_inst_4/fsm_state_cur[0]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.389
    1350   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/p_load_reg                             D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.515
    1351   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/p_load_reg                             D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.515
    1352   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/p_load_reg                             D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.515
    1353   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/p_load_reg                             D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.515
    1354   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/wdata_reg[2]                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.614
    1355   ad9914_ctrl_inst_1/reg_index[7]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.792
    1356   ad9914_ctrl_inst_2/reg_index[7]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.792
    1357   ad9914_ctrl_inst_3/reg_index[7]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.792
    1358   ad9914_ctrl_inst_4/reg_index[7]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.792
    1359   ad9914_ctrl_inst_1/reg_index[6]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.815
    1360   ad9914_ctrl_inst_2/reg_index[6]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.815
    1361   ad9914_ctrl_inst_3/reg_index[6]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.815
    1362   ad9914_ctrl_inst_4/reg_index[6]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.815
    1363   ad9914_ctrl_inst_1/reg_index[5]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.837
    1364   ad9914_ctrl_inst_2/reg_index[5]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.837
    1365   ad9914_ctrl_inst_3/reg_index[5]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.837
    1366   ad9914_ctrl_inst_4/reg_index[5]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.837
    1367   ad9914_ctrl_inst_2/reg_wvar_reg[5]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.854
    1368   ad9914_ctrl_inst_1/reg_index[4]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.860
    1369   ad9914_ctrl_inst_2/reg_index[4]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.860
    1370   ad9914_ctrl_inst_3/reg_index[4]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.860
    1371   ad9914_ctrl_inst_4/reg_index[4]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.860
    1372   ad9914_ctrl_inst_3/reg_wvar_reg[30]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.871
    1373   ad9914_ctrl_inst_4/reg_wvar_reg[15]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.873
    1374   ad9914_ctrl_inst_1/reg_index[3]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.883
    1375   ad9914_ctrl_inst_2/reg_index[3]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.883
    1376   ad9914_ctrl_inst_3/reg_index[3]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.883
    1377   ad9914_ctrl_inst_4/reg_index[3]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.883
    1378   ad9914_ctrl_inst_4/reg_wvar_reg[19]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.884
    1379   ad9914_ctrl_inst_3/reg_wvar_reg[19]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.901
    1380   ad9914_ctrl_inst_1/reg_index[2]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.906
    1381   ad9914_ctrl_inst_2/reg_index[2]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.906
    1382   ad9914_ctrl_inst_3/reg_index[2]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.906
    1383   ad9914_ctrl_inst_4/reg_index[2]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.906
    1384   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[7]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.917
    1385   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[7]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.918
    1386   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[7]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.919
    1387   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[7]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.919
    1388   ad9914_ctrl_inst_1/reg_index[1]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.929
    1389   ad9914_ctrl_inst_2/reg_index[1]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.929
    1390   ad9914_ctrl_inst_3/reg_index[1]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.929
    1391   ad9914_ctrl_inst_4/reg_index[1]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.929
    1392   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[6]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.939
    1393   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[6]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.941
    1394   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[6]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.942
    1395   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[6]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.942
    1396   pwr_rst_inst/delay_clock_count[23]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.942
    1397   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[5]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.962
    1398   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[5]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.964
    1399   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[5]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.965
    1400   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[5]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.965
    1401   pwr_rst_inst/delay_clock_count[22]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.965
    1402   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[4]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.985
    1403   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[4]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.986
    1404   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[4]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.987
    1405   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[4]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.987
    1406   pwr_rst_inst/delay_clock_count[21]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   997.988
    1407   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[3]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.008
    1408   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[3]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.009
    1409   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[3]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.010
    1410   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[3]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.010
    1411   pwr_rst_inst/delay_clock_count[20]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.011
    1412   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[2]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.031
    1413   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[2]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.032
    1414   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[2]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.033
    1415   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[2]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.033
    1416   pwr_rst_inst/delay_clock_count[19]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.033
    1417   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[15]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.035
    1418   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[15]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.044
    1419   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[15]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.044
    1420   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[15]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.044
    1421   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[1]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.053
    1422   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[1]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.055
    1423   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[1]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.056
    1424   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[1]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.056
    1425   pwr_rst_inst/delay_clock_count[18]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.056
    1426   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[14]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.058
    1427   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[14]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.067
    1428   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[14]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.067
    1429   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[14]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.067
    1430   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[0]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.076
    1431   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[0]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.078
    1432   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[0]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.079
    1433   ad9914_ctrl_inst_3/initsweep_osk_trig_delay_count[0]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.079
    1434   pwr_rst_inst/delay_clock_count[17]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.079
    1435   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[13]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.081
    1436   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[13]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.090
    1437   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[13]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.090
    1438   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[13]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.090
    1439   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[15]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.090
    1440   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[15]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.090
    1441   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[15]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.090
    1442   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[15]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.090
    1443   pwr_rst_inst/delay_clock_count[16]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.102
    1444   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[12]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.104
    1445   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[12]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.113
    1446   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[12]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.113
    1447   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[12]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.113
    1448   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[14]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.113
    1449   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[14]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.113
    1450   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[14]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.113
    1451   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[14]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.113
    1452   pwr_rst_inst/delay_clock_count[15]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.125
    1453   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.126
    1454   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/busy_reg                               D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.136
    1455   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.136
    1456   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/busy_reg                               D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.136
    1457   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.136
    1458   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.136
    1459   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/busy_reg                               D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.136
    1460   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/busy_reg                               D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.136
    1461   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[13]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.136
    1462   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[13]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.136
    1463   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[13]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.136
    1464   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[13]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.136
    1465   pwr_rst_inst/delay_clock_count[14]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.147
    1466   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.149
    1467   ad9914_ctrl_inst_2/dctrl_reg                                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.158
    1468   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/fsm_state_cur[3]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.158
    1469   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/fsm_state_cur[3]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.158
    1470   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/fsm_state_cur[3]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.158
    1471   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.159
    1472   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.159
    1473   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.159
    1474   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[12]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.159
    1475   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[12]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.159
    1476   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[12]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.159
    1477   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[12]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.159
    1478   ad9914_ctrl_inst_2/busy_reg                                                  D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.163
    1479   ad9914_ctrl_inst_1/busy_reg                                                  D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.163
    1480   ad9914_ctrl_inst_1/dctrl_reg                                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.163
    1481   ad9914_ctrl_inst_3/busy_reg                                                  D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.163
    1482   ad9914_ctrl_inst_3/dctrl_reg                                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.163
    1483   ad9914_ctrl_inst_4/busy_reg                                                  D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.163
    1484   ad9914_ctrl_inst_4/dctrl_reg                                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.163
    1485   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/fsm_state_cur[3]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.163
    1486   ad9914_ctrl_inst_1/reg_index[0]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.167
    1487   ad9914_ctrl_inst_2/reg_index[0]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.167
    1488   ad9914_ctrl_inst_3/reg_index[0]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.167
    1489   ad9914_ctrl_inst_4/reg_index[0]                                              D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.167
    1490   ad9914_ctrl_inst_3/reg_wvar_reg[4]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.167
    1491   ad9914_ctrl_inst_2/reg_wvar_reg[0]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1492   ad9914_ctrl_inst_2/reg_wvar_reg[12]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1493   ad9914_ctrl_inst_2/reg_wvar_reg[3]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1494   ad9914_ctrl_inst_2/reg_wvar_reg[7]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1495   ad9914_ctrl_inst_2/reg_wvar_reg[8]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1496   ad9914_ctrl_inst_1/reg_wvar_reg[0]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1497   ad9914_ctrl_inst_1/reg_wvar_reg[12]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1498   ad9914_ctrl_inst_1/reg_wvar_reg[4]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1499   ad9914_ctrl_inst_1/reg_wvar_reg[8]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1500   ad9914_ctrl_inst_2/reg_wvar_reg[4]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1501   ad9914_ctrl_inst_1/fsm_state_cur[10]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1502   ad9914_ctrl_inst_1/fsm_state_cur[8]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1503   ad9914_ctrl_inst_1/fsm_state_cur[9]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1504   ad9914_ctrl_inst_2/fsm_state_cur[10]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1505   ad9914_ctrl_inst_2/fsm_state_cur[8]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1506   ad9914_ctrl_inst_2/fsm_state_cur[9]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1507   ad9914_ctrl_inst_3/fsm_state_cur[10]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1508   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1509   ad9914_ctrl_inst_3/fsm_state_cur[9]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1510   ad9914_ctrl_inst_1/fsm_state_cur[14]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1511   ad9914_ctrl_inst_1/fsm_state_cur[3]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1512   ad9914_ctrl_inst_1/fsm_state_cur[5]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1513   ad9914_ctrl_inst_1/fsm_state_cur[6]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1514   ad9914_ctrl_inst_1/fsm_state_cur[7]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1515   ad9914_ctrl_inst_1/osk_trig_enable                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1516   ad9914_ctrl_inst_2/fsm_state_cur[14]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1517   ad9914_ctrl_inst_2/fsm_state_cur[3]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1518   ad9914_ctrl_inst_2/osk_trig_enable                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1519   ad9914_ctrl_inst_3/fsm_state_cur[14]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1520   ad9914_ctrl_inst_3/fsm_state_cur[3]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1521   ad9914_ctrl_inst_3/fsm_state_cur[5]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1522   ad9914_ctrl_inst_3/fsm_state_cur[6]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1523   ad9914_ctrl_inst_3/fsm_state_cur[7]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1524   ad9914_ctrl_inst_3/osk_trig_enable                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1525   ad9914_ctrl_inst_4/fsm_state_cur[3]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1526   ad9914_ctrl_inst_4/fsm_state_cur[5]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1527   ad9914_ctrl_inst_4/fsm_state_cur[6]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1528   ad9914_ctrl_inst_4/fsm_state_cur[7]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1529   ad9914_ctrl_inst_4/fsm_state_cur[8]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1530   ad9914_ctrl_inst_4/fsm_state_cur[9]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1531   ad9914_ctrl_inst_4/osk_trig_enable                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1532   ad9914_ctrl_inst_2/fsm_state_cur[5]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1533   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1534   ad9914_ctrl_inst_2/fsm_state_cur[7]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1535   ad9914_ctrl_inst_4/fsm_state_cur[10]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1536   ad9914_ctrl_inst_4/fsm_state_cur[14]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.168
    1537   ad9914_ctrl_inst_4/reg_wvar_reg[4]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.170
    1538   pwr_rst_inst/delay_clock_count[13]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.170
    1539   ad9914_ctrl_inst_3/reg_wvar_reg[0]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.172
    1540   ad9914_ctrl_inst_3/reg_wvar_reg[7]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.172
    1541   ad9914_ctrl_inst_3/reg_wvar_reg[8]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.172
    1542   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[9]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.172
    1543   ad9914_ctrl_inst_1/fsm_state_cur[11]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1544   ad9914_ctrl_inst_1/fsm_state_cur[16]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1545   ad9914_ctrl_inst_2/fsm_state_cur[11]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1546   ad9914_ctrl_inst_2/fsm_state_cur[17]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1547   ad9914_ctrl_inst_3/fsm_state_cur[11]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1548   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/fsm_state_cur[8]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1549   ad9914_ctrl_inst_1/fsm_state_cur[12]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1550   ad9914_ctrl_inst_1/fsm_state_cur[17]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1551   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/fsm_state_cur[8]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1552   ad9914_ctrl_inst_2/fsm_state_cur[12]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1553   ad9914_ctrl_inst_2/fsm_state_cur[13]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1554   ad9914_ctrl_inst_2/fsm_state_cur[16]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1555   ad9914_ctrl_inst_3/fsm_state_cur[12]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1556   ad9914_ctrl_inst_3/fsm_state_cur[13]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1557   ad9914_ctrl_inst_3/fsm_state_cur[16]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1558   ad9914_ctrl_inst_3/fsm_state_cur[17]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1559   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/fsm_state_cur[8]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1560   ad9914_ctrl_inst_4/fsm_state_cur[16]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1561   ad9914_ctrl_inst_1/fsm_state_cur[13]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1562   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/fsm_state_cur[7]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1563   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/fsm_state_cur[8]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1564   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/fsm_state_cur[7]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1565   ad9914_ctrl_inst_4/fsm_state_cur[11]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1566   ad9914_ctrl_inst_4/fsm_state_cur[12]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1567   ad9914_ctrl_inst_4/fsm_state_cur[13]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1568   ad9914_ctrl_inst_4/fsm_state_cur[17]                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1569   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/fsm_state_cur[7]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1570   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/fsm_state_cur[7]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.176
    1571   ad9914_ctrl_inst_3/reg_base_addr_reg[1]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.179
    1572   ad9914_ctrl_inst_3/reg_base_addr_reg[4]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.179
    1573   ad9914_ctrl_inst_3/reg_base_addr_reg[5]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.179
    1574   ad9914_ctrl_inst_2/reg_base_addr_reg[1]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.179
    1575   ad9914_ctrl_inst_2/reg_base_addr_reg[4]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.179
    1576   ad9914_ctrl_inst_2/reg_base_addr_reg[5]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.179
    1577   ad9914_ctrl_inst_1/reg_base_addr_reg[1]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.180
    1578   ad9914_ctrl_inst_1/reg_base_addr_reg[4]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.180
    1579   ad9914_ctrl_inst_1/reg_base_addr_reg[5]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.180
    1580   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[9]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.181
    1581   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[9]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.181
    1582   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[9]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.181
    1583   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[11]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.182
    1584   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[11]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.182
    1585   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[11]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.182
    1586   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[11]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.182
    1587   ad9914_ctrl_inst_1/reg_wvar_reg[19]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.182
    1588   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[7]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.183
    1589   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[7]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.183
    1590   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[7]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.183
    1591   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[7]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.183
    1592   ad9914_ctrl_inst_4/reg_base_addr_reg[1]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.183
    1593   ad9914_ctrl_inst_4/reg_base_addr_reg[4]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.183
    1594   ad9914_ctrl_inst_4/reg_base_addr_reg[5]                                      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.183
    1595   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/wr_cmd_reg            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1596   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/wr_cmd_reg            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1597   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/wr_cmd_reg            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1598   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/wr_cmd_reg            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1599   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/p_wr_cmd_reg                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1600   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[0]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1601   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[1]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1602   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[2]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1603   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[3]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1604   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[4]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1605   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[5]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1606   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[6]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1607   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[7]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1608   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rd_reg                D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1609   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/wr_reg                D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1610   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/p_wr_cmd_reg                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1611   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[0]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1612   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[1]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1613   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[2]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1614   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[3]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1615   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[4]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1616   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[5]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1617   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[6]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1618   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[7]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1619   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rd_reg                D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1620   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/wr_reg                D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1621   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/p_wr_cmd_reg                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1622   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[0]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1623   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[1]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1624   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[2]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1625   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[3]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1626   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[4]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1627   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[5]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1628   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[6]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1629   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[7]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1630   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rd_reg                D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1631   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/wr_reg                D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1632   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/p_wr_cmd_reg                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1633   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[0]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1634   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[1]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1635   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[2]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1636   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[3]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1637   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[4]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1638   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[5]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1639   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[6]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1640   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_wdata_reg[7]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1641   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rd_reg                D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.186
    1642   pwr_rst_inst/delay_clock_count[12]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.193
    1643   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[8]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.195
    1644   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[0]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1645   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[1]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1646   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[2]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1647   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[3]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1648   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[4]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1649   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[5]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1650   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[6]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1651   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[7]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1652   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[0]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1653   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[1]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1654   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[2]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1655   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[3]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1656   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[4]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1657   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[5]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1658   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[6]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1659   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[7]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1660   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[0]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1661   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[1]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1662   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[2]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1663   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[3]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1664   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[4]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1665   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[5]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1666   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[6]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1667   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[7]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1668   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[0]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1669   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[1]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1670   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[2]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1671   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[3]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1672   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[4]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1673   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[5]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1674   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[6]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1675   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/p_addr_reg[7]         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.203
    1676   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[8]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.204
    1677   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[8]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.204
    1678   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[8]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.204
    1679   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[10]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.204
    1680   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[10]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.204
    1681   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[10]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.204
    1682   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[10]                        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.204
    1683   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[6]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.206
    1684   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[6]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.206
    1685   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[6]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.206
    1686   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[6]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.206
    1687   pwr_rst_inst/delay_clock_count[11]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.216
    1688   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[7]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.218
    1689   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[7]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.227
    1690   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[7]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.227
    1691   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[7]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.227
    1692   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[9]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.227
    1693   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[9]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.227
    1694   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[9]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.227
    1695   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[9]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.227
    1696   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[5]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.228
    1697   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[5]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.228
    1698   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[5]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.228
    1699   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[5]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.228
    1700   pwr_rst_inst/delay_clock_count[10]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.239
    1701   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[6]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.240
    1702   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[6]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.250
    1703   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[6]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.250
    1704   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[6]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.250
    1705   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[8]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.250
    1706   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[8]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.250
    1707   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[8]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.250
    1708   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[8]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.250
    1709   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[4]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.251
    1710   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[4]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.251
    1711   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[4]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.251
    1712   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[4]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.251
    1713   pwr_rst_inst/delay_clock_count[9]                                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.261
    1714   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[5]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.263
    1715   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[5]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.273
    1716   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[5]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.273
    1717   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[5]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.273
    1718   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[7]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.273
    1719   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[7]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.273
    1720   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[7]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.273
    1721   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[7]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.273
    1722   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[3]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.274
    1723   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[3]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.274
    1724   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[3]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.274
    1725   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[3]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.274
    1726   pwr_rst_inst/delay_clock_count[8]                                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.284
    1727   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[4]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.286
    1728   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.291
    1729   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.291
    1730   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.291
    1731   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.291
    1732   ad9914_ctrl_inst_3/fixed_freq_enable                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.291
    1733   ad9914_ctrl_inst_4/fixed_freq_enable                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.291
    1734   ad9914_ctrl_inst_2/fixed_freq_enable                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.292
    1735   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[4]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.295
    1736   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[4]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.295
    1737   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[4]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.295
    1738   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[6]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.295
    1739   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[6]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.295
    1740   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[6]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.295
    1741   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[6]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.295
    1742   ad9914_ctrl_inst_1/fixed_freq_enable                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.297
    1743   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[1]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.306
    1744   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[1]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.306
    1745   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[1]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.306
    1746   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[1]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.306
    1747   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[2]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.306
    1748   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[2]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.306
    1749   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[2]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.306
    1750   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/fsm_state_cur[2]      D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.306
    1751   pwr_rst_inst/delay_clock_count[7]                                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.307
    1752   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[3]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.309
    1753   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/fsm_state_cur[1]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.313
    1754   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/fsm_state_cur[1]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.314
    1755   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/fsm_state_cur[1]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.314
    1756   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/fsm_state_cur[1]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.314
    1757   ad9914_update_reg[0]                                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.314
    1758   ad9914_update_reg[2]                                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.314
    1759   ad9914_update_reg[1]                                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.314
    1760   ad9914_update_reg[3]                                                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.314
    1761   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[3]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.318
    1762   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[3]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.318
    1763   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[3]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.318
    1764   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[5]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.318
    1765   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[5]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.318
    1766   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[5]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.318
    1767   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[5]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.318
    1768   pwr_rst_inst/delay_clock_count[6]                                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.330
    1769   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[2]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.332
    1770   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[2]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.341
    1771   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[2]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.341
    1772   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[2]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.341
    1773   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.341
    1774   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[4]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.341
    1775   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[4]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.341
    1776   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[4]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.341
    1777   pwr_rst_inst/delay_clock_count[5]                                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.353
    1778   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[3]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.364
    1779   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[3]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.364
    1780   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[3]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.364
    1781   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[3]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.364
    1782   pwr_rst_inst/delay_clock_count[4]                                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.375
    1783   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[2]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.387
    1784   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[2]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.387
    1785   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[2]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.387
    1786   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[2]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.387
    1787   pwr_rst_inst/delay_clock_count[3]                                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.398
    1788   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/fsm_state_cur[0]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.419
    1789   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/fsm_state_cur[0]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.419
    1790   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/fsm_state_cur[0]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.419
    1791   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/fsm_state_cur[0]                       D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.419
    1792   pwr_rst_inst/delay_clock_count[2]                                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.421
    1793   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.466
    1794   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.475
    1795   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.475
    1796   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.475
    1797   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[2]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.512
    1798   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[2]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.512
    1799   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[2]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.512
    1800   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[2]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.512
    1801   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.521
    1802   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.521
    1803   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.521
    1804   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.521
    1805   pwr_rst_inst/delay_clock_count[1]                                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.555
    1806   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.594
    1807   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.594
    1808   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.594
    1809   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.602
    1810   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[0]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.621
    1811   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[0]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.621
    1812   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[0]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.621
    1813   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[0]                         D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.621
    1814   pwr_rst_inst/delay_clock_count[0]                                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.637
    1815   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_byte_num_reg[2]                    D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.691
    1816   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_byte_num_reg[2]                    D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.691
    1817   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_byte_num_reg[2]                    D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.691
    1818   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_byte_num_reg[2]                    D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.691
    1819   fsm_state[0]                                                                 D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.711
    1820   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[1]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.761
    1821   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[1]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.761
    1822   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[1]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.761
    1823   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[1]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.761
    1824   ad9914_ctrl_inst_4/reg_wvar_reg[2]                                           D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.761
    1825   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/addr_reg[0]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.779
    1826   ad9914_ctrl_inst_1/reg_wvar_reg[25]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.779
    1827   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/addr_reg[0]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.779
    1828   ad9914_ctrl_inst_2/reg_wvar_reg[17]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.779
    1829   ad9914_ctrl_inst_3/reg_wvar_reg[17]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.779
    1830   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/addr_reg[0]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.779
    1831   ad9914_ctrl_inst_4/reg_wvar_reg[17]                                          D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.779
    1832   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/addr_reg[0]                            D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.782
    1833   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1834   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1835   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1836   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1837   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1838   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1839   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1840   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_0_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1841   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1842   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1843   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1844   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1845   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1846   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1847   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1848   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_1_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1849   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1850   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1851   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1852   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1853   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1854   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1855   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1856   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_2_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1857   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1858   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1859   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1860   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1861   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1862   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1863   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1864   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_rvar_reg_3_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1865   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1866   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1867   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1868   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1869   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1870   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1871   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1872   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_0_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1873   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1874   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1875   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1876   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1877   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1878   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1879   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1880   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_1_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1881   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1882   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1883   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1884   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1885   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1886   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1887   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1888   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_2_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1889   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1890   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1891   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1892   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1893   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1894   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1895   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1896   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_rvar_reg_3_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1897   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1898   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1899   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1900   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1901   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1902   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1903   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1904   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_0_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1905   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1906   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1907   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1908   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1909   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1910   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1911   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1912   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_1_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1913   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1914   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1915   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1916   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1917   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1918   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1919   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1920   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_2_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1921   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1922   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1923   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1924   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1925   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1926   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1927   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1928   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_rvar_reg_3_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1929   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1930   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1931   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1932   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1933   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1934   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1935   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1936   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_0_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1937   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1938   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1939   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1940   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1941   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1942   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1943   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1944   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_1_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1945   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1946   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1947   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1948   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1949   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1950   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1951   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1952   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_2_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1953   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1954   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1955   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1956   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1957   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1958   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1959   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1960   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_rvar_reg_3_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.836
    1961   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_base_addr_reg[2]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1962   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_base_addr_reg[4]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1963   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_base_addr_reg[5]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1964   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1965   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1966   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1967   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1968   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1969   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1970   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_1_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1971   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_1_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1972   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_1_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1973   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_2_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1974   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_2_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1975   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_2_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1976   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_2_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1977   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_2_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1978   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_3_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1979   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_base_addr_reg[2]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1980   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_base_addr_reg[4]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1981   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_base_addr_reg[5]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1982   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1983   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1984   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_1_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1985   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_1_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1986   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_1_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1987   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_2_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1988   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_2_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1989   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_2_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1990   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_2_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1991   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_2_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1992   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_3_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1993   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_3_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1994   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_3_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1995   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_base_addr_reg[2]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1996   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_base_addr_reg[4]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1997   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_base_addr_reg[5]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1998   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    1999   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2000   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2001   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2002   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_1_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2003   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_1_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2004   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_1_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2005   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_1_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2006   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2007   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2008   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2009   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2010   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2011   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_3_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2012   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_3_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2013   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_3_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2014   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_base_addr_reg[2]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2015   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_base_addr_reg[4]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2016   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_base_addr_reg[5]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2017   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2018   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2019   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2020   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2021   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2022   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2023   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_1_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2024   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_1_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2025   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_1_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2026   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_1_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2027   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_1_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2028   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2029   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2030   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2031   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2032   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2033   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_3_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2034   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_3_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.882
    2035   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_base_addr_reg[3]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2036   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_base_addr_reg[6]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2037   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_base_addr_reg[7]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2038   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2039   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_0_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2040   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_1_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2041   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_1_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2042   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_2_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2043   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_3_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2044   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_base_addr_reg[3]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2045   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_base_addr_reg[6]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2046   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_base_addr_reg[7]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2047   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2048   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2049   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2050   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[5]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2051   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_0_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2052   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_1_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2053   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_1_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2054   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_2_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2055   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_base_addr_reg[3]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2056   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_base_addr_reg[6]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2057   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_base_addr_reg[7]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2058   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2059   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2060   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_0_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2061   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_1_[0]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2062   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2063   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2064   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_3_[6]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2065   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_base_addr_reg[3]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2066   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_base_addr_reg[6]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2067   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_base_addr_reg[7]                   D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2068   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[2]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2069   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_0_[4]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2070   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_1_[7]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2071   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[1]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916
    2072   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[3]                     D      reg    top|clk:r     top|clk:r         4.406   1000.000   998.916


Start Points:

   Index   Instance                                                                     Pin     Type   Start Clock   Clock Delay     Slack
   -----   --------                                                                     ---     ----   -----------   -----------     -----
       1   ad9914_ctrl_inst_1/delay_count[31:0]                                         P[28]   reg    top|clk:r           4.406   992.878
       2   ad9914_ctrl_inst_1/delay_count[31:0]                                         P[28]   reg    top|clk:r           4.406   992.878
       3   ad9914_ctrl_inst_1/delay_count[31:0]                                         P[28]   reg    top|clk:r           4.406   993.663
       4   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
       5   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
       6   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
       7   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
       8   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
       9   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      10   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      11   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      12   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      13   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      14   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      15   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      16   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      17   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      18   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      19   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      20   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      21   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      22   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      23   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      24   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      25   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      26   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      27   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   993.864
      28   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   994.059
      29   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   994.059
      30   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   994.059
      31   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   994.059
      32   pwr_rst_inst/delay_clock_count[5]                                            Q       reg    top|clk:r           4.406   994.059
      33   ad9914_ctrl_inst_2/delay_count[31:0]                                         P[26]   reg    top|clk:r           4.406   994.329
      34   ad9914_ctrl_inst_2/delay_count[31:0]                                         P[26]   reg    top|clk:r           4.406   994.329
      35   ad9914_ctrl_inst_2/delay_count[31:0]                                         P[26]   reg    top|clk:r           4.406   994.329
      36   ad9914_ctrl_inst_3/delay_count[31:0]                                         P[26]   reg    top|clk:r           4.406   994.457
      37   ad9914_ctrl_inst_3/delay_count[31:0]                                         P[26]   reg    top|clk:r           4.406   994.457
      38   ad9914_ctrl_inst_3/delay_count[31:0]                                         P[26]   reg    top|clk:r           4.406   994.457
      39   ad9914_ctrl_inst_4/delay_count[31:0]                                         P[26]   reg    top|clk:r           4.406   994.457
      40   ad9914_ctrl_inst_4/delay_count[31:0]                                         P[26]   reg    top|clk:r           4.406   994.457
      41   ad9914_ctrl_inst_4/delay_count[31:0]                                         P[26]   reg    top|clk:r           4.406   994.457
      42   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.103
      43   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.103
      44   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.103
      45   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.103
      46   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.103
      47   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.103
      48   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.103
      49   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.103
      50   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      51   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      52   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      53   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      54   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      55   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      56   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      57   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      58   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      59   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      60   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      61   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      62   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      63   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      64   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      65   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      66   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      67   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      68   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      69   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      70   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      71   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      72   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      73   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.103
      74   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      75   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      76   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      77   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      78   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      79   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      80   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      81   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      82   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      83   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      84   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      85   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      86   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      87   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      88   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      89   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.588
      90   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
      91   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
      92   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
      93   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
      94   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
      95   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
      96   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
      97   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
      98   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
      99   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
     100   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
     101   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
     102   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
     103   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
     104   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
     105   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/data_tri_select_reg   Q       reg    top|clk:r           4.406   995.641
     106   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.723
     107   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.723
     108   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.723
     109   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.723
     110   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   995.741
     111   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   995.741
     112   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   995.741
     113   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   995.741
     114   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   995.741
     115   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   995.741
     116   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   995.741
     117   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   995.741
     118   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.746
     119   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.746
     120   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.746
     121   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.746
     122   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.769
     123   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.769
     124   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.769
     125   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.769
     126   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.792
     127   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.792
     128   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.792
     129   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.792
     130   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.814
     131   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.814
     132   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.814
     133   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.814
     134   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.837
     135   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.837
     136   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.837
     137   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.837
     138   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.860
     139   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.860
     140   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.860
     141   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.860
     142   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   995.883
     143   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.883
     144   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.883
     145   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   995.883
     146   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.101
     147   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   996.129
     148   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   996.129
     149   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   996.129
     150   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   996.129
     151   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   996.153
     152   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[4]                         Q       reg    top|clk:r           4.406   996.153
     153   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   996.153
     154   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   996.153
     155   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   996.153
     156   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   996.153
     157   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   996.153
     158   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   996.153
     159   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_wvar_reg_2_[0]                     Q       reg    top|clk:r           4.406   996.154
     160   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_wvar_reg_2_[0]                     Q       reg    top|clk:r           4.406   996.164
     161   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_wvar_reg_2_[0]                     Q       reg    top|clk:r           4.406   996.164
     162   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_wvar_reg_2_[1]                     Q       reg    top|clk:r           4.406   996.164
     163   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.186
     164   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   996.202
     165   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.237
     166   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.237
     167   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.237
     168   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.237
     169   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.237
     170   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.237
     171   ad9914_ctrl_inst_1/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.239
     172   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   996.310
     173   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   996.310
     174   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   996.310
     175   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   996.310
     176   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   996.310
     177   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   996.310
     178   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   996.310
     179   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   996.310
     180   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   996.310
     181   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   996.310
     182   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   996.310
     183   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   996.310
     184   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.335
     185   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.335
     186   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.335
     187   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.335
     188   ad9914_ctrl_inst_1/initsweep_osk_trig_delay_count[0]                         Q       reg    top|clk:r           4.406   996.354
     189   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[0]                         Q       reg    top|clk:r           4.406   996.354
     190   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[0]                         Q       reg    top|clk:r           4.406   996.354
     191   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[0]                         Q       reg    top|clk:r           4.406   996.354
     192   ad9914_ctrl_inst_2/initsweep_osk_trig_delay_count[0]                         Q       reg    top|clk:r           4.406   996.354
     193   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[0]                         Q       reg    top|clk:r           4.406   996.354
     194   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[0]                         Q       reg    top|clk:r           4.406   996.354
     195   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[0]                         Q       reg    top|clk:r           4.406   996.354
     196   ad9914_ctrl_inst_4/initsweep_osk_trig_delay_count[0]                         Q       reg    top|clk:r           4.406   996.354
     197   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.415
     198   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.415
     199   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.415
     200   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     201   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     202   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     203   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     204   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     205   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     206   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     207   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     208   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     209   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     210   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     211   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     212   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     213   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     214   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.432
     215   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.466
     216   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.466
     217   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.466
     218   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.466
     219   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.476
     220   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.476
     221   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.476
     222   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.478
     223   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.478
     224   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.478
     225   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.508
     226   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.508
     227   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.508
     228   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.508
     229   ad9914_ctrl_inst_2/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.524
     230   ad9914_ctrl_inst_2/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.524
     231   ad9914_ctrl_inst_2/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.524
     232   ad9914_ctrl_inst_2/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.524
     233   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.527
     234   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.527
     235   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.527
     236   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.527
     237   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.530
     238   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.530
     239   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.530
     240   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.530
     241   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.530
     242   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.530
     243   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.530
     244   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.530
     245   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.530
     246   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.530
     247   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.530
     248   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.545
     249   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.545
     250   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.545
     251   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.545
     252   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.545
     253   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.558
     254   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.558
     255   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   996.558
     256   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.572
     257   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.572
     258   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.572
     259   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.572
     260   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.572
     261   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.572
     262   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.572
     263   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   996.616
     264   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   996.616
     265   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   996.616
     266   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   996.616
     267   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   996.616
     268   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   996.616
     269   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   996.616
     270   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   996.616
     271   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   996.616
     272   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[11]       Q       reg    top|clk:r           4.406   996.616
     273   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.661
     274   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.661
     275   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.661
     276   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.703
     277   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.703
     278   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.703
     279   ad9914_ctrl_inst_2/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.720
     280   ad9914_ctrl_inst_2/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.720
     281   ad9914_ctrl_inst_2/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.720
     282   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.725
     283   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.725
     284   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.725
     285   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.725
     286   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.725
     287   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.725
     288   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.725
     289   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.725
     290   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.725
     291   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.725
     292   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.725
     293   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.725
     294   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   996.725
     295   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     296   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     297   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     298   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     299   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     300   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     301   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     302   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     303   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     304   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     305   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     306   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     307   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     308   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     309   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     310   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     311   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     312   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   996.740
     313   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     314   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     315   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     316   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     317   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     318   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     319   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     320   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     321   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     322   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     323   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     324   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     325   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     326   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     327   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     328   ad9914_ctrl_inst_3/fsm_state_cur[8]                                          Q       reg    top|clk:r           4.406   996.768
     329   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   996.933
     330   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   996.933
     331   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   996.933
     332   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   996.963
     333   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   997.051
     334   ad9914_ctrl_inst_4/fsm_state_cur[18]                                         Q       reg    top|clk:r           4.406   997.053
     335   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     336   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     337   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     338   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     339   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     340   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     341   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     342   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     343   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     344   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     345   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     346   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     347   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     348   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     349   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     350   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     351   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     352   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     353   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     354   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     355   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     356   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     357   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     358   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     359   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     360   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     361   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     362   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     363   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     364   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     365   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     366   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     367   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     368   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     369   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     370   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     371   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     372   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     373   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     374   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     375   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     376   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     377   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     378   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     379   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     380   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     381   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     382   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.065
     383   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     384   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     385   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     386   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     387   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     388   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     389   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     390   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     391   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     392   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     393   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     394   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     395   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     396   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     397   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     398   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.065
     399   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     400   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     401   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     402   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     403   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     404   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     405   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     406   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     407   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     408   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     409   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     410   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     411   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     412   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     413   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     414   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     415   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.108
     416   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.108
     417   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.108
     418   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.108
     419   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.108
     420   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.108
     421   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.108
     422   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.108
     423   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     424   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     425   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     426   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     427   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     428   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     429   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     430   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.108
     431   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.109
     432   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.109
     433   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.109
     434   ad9914_ctrl_inst_2/reg_index[0]                                              Q       reg    top|clk:r           4.406   997.124
     435   ad9914_ctrl_inst_1/reg_index[3]                                              Q       reg    top|clk:r           4.406   997.127
     436   ad9914_ctrl_inst_3/reg_index[0]                                              Q       reg    top|clk:r           4.406   997.133
     437   ad9914_ctrl_inst_4/reg_index[2]                                              Q       reg    top|clk:r           4.406   997.140
     438   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.166
     439   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.166
     440   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.166
     441   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.166
     442   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.182
     443   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.182
     444   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.182
     445   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.182
     446   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.190
     447   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   997.190
     448   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.191
     449   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.191
     450   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.191
     451   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.191
     452   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.191
     453   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.191
     454   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.191
     455   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.191
     456   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.191
     457   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.191
     458   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.191
     459   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.191
     460   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.191
     461   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     462   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     463   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     464   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     465   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     466   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     467   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     468   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     469   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     470   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     471   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     472   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     473   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     474   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     475   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     476   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     477   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     478   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     479   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     480   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     481   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     482   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     483   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     484   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     485   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     486   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     487   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     488   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     489   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     490   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     491   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.193
     492   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     493   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     494   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     495   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     496   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     497   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     498   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     499   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     500   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     501   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     502   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     503   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     504   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     505   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     506   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     507   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     508   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     509   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     510   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     511   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     512   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     513   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     514   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     515   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     516   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     517   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     518   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     519   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     520   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     521   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     522   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.194
     523   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     524   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     525   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     526   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     527   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     528   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     529   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     530   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     531   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     532   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     533   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     534   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     535   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     536   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     537   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     538   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     539   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     540   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     541   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     542   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     543   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     544   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     545   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     546   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     547   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     548   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     549   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     550   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     551   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     552   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     553   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     554   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     555   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     556   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     557   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     558   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     559   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     560   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     561   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     562   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     563   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     564   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     565   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     566   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     567   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     568   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     569   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     570   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     571   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     572   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     573   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     574   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     575   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     576   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     577   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     578   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     579   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     580   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.198
     581   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.220
     582   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.220
     583   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.220
     584   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.220
     585   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.220
     586   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.220
     587   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.220
     588   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.220
     589   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.225
     590   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   997.225
     591   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   997.225
     592   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   997.225
     593   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   997.225
     594   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   997.225
     595   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   997.225
     596   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   997.225
     597   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   997.225
     598   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.228
     599   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.228
     600   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.228
     601   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.228
     602   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.228
     603   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.228
     604   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.228
     605   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.228
     606   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.229
     607   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.229
     608   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.230
     609   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.230
     610   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.230
     611   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.230
     612   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.230
     613   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.230
     614   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.230
     615   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.230
     616   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.233
     617   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.233
     618   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     619   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     620   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     621   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     622   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     623   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     624   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     625   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     626   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     627   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     628   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     629   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     630   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     631   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     632   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     633   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     634   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     635   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     636   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     637   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     638   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     639   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     640   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     641   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     642   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     643   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     644   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     645   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     646   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     647   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     648   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     649   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     650   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     651   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     652   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     653   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     654   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     655   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     656   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     657   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     658   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     659   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     660   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     661   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     662   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     663   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     664   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     665   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     666   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     667   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     668   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     669   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     670   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     671   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     672   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     673   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     674   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     675   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     676   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     677   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     678   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     679   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     680   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     681   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.238
     682   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.242
     683   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.242
     684   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.242
     685   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   997.245
     686   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.248
     687   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.248
     688   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.248
     689   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.248
     690   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     691   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     692   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     693   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     694   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     695   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     696   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     697   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     698   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     699   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     700   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     701   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     702   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     703   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     704   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     705   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     706   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     707   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     708   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     709   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     710   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     711   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     712   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     713   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     714   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     715   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     716   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     717   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     718   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     719   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     720   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     721   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     722   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     723   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     724   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     725   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     726   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     727   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     728   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     729   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     730   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     731   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     732   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     733   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     734   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     735   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     736   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     737   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     738   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     739   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     740   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     741   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     742   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     743   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     744   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     745   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     746   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     747   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     748   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     749   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     750   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     751   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     752   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     753   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     754   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     755   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     756   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     757   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     758   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     759   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     760   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     761   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     762   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     763   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     764   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     765   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     766   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     767   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     768   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     769   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     770   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     771   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     772   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     773   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     774   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     775   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     776   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     777   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     778   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     779   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     780   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     781   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     782   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     783   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     784   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     785   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     786   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     787   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     788   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     789   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     790   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     791   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     792   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     793   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     794   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     795   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     796   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     797   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     798   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     799   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     800   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     801   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     802   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     803   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     804   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     805   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     806   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     807   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     808   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     809   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     810   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     811   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     812   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     813   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     814   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     815   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     816   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     817   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.254
     818   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     819   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     820   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     821   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     822   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     823   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     824   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     825   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     826   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     827   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     828   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     829   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     830   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     831   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     832   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     833   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     834   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     835   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     836   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     837   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     838   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     839   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     840   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     841   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     842   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     843   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     844   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     845   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     846   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     847   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     848   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     849   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     850   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     851   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     852   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     853   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     854   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     855   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     856   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     857   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     858   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     859   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     860   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     861   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     862   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     863   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     864   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     865   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     866   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     867   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     868   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     869   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     870   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     871   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     872   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     873   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     874   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     875   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     876   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     877   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     878   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     879   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     880   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     881   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     882   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     883   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     884   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     885   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     886   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     887   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     888   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     889   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     890   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     891   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     892   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     893   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     894   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     895   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     896   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     897   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     898   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     899   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     900   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     901   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     902   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     903   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     904   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     905   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     906   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     907   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     908   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     909   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     910   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     911   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     912   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     913   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     914   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     915   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     916   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     917   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     918   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     919   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     920   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     921   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     922   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     923   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     924   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     925   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     926   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     927   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     928   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     929   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     930   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     931   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     932   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     933   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     934   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     935   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     936   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     937   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     938   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     939   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     940   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     941   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     942   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     943   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     944   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     945   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     946   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     947   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     948   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     949   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     950   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     951   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     952   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     953   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     954   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     955   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     956   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     957   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     958   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     959   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     960   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     961   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     962   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     963   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     964   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     965   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     966   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     967   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     968   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     969   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     970   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     971   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     972   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     973   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     974   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     975   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     976   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     977   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     978   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     979   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     980   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     981   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     982   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     983   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     984   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     985   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     986   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     987   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     988   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     989   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     990   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     991   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     992   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     993   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     994   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     995   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     996   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     997   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     998   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
     999   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1000   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1001   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1002   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1003   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1004   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1005   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1006   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1007   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1008   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1009   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1010   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1011   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1012   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1013   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1014   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1015   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1016   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1017   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1018   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1019   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1020   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1021   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1022   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1023   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1024   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1025   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1026   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1027   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1028   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1029   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1030   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1031   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1032   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1033   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1034   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1035   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1036   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1037   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1038   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1039   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1040   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1041   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1042   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1043   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1044   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1045   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1046   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1047   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1048   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1049   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1050   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1051   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1052   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1053   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1054   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1055   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1056   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1057   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1058   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1059   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1060   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1061   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1062   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1063   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1064   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1065   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1066   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1067   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1068   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1069   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1070   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1071   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1072   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1073   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1074   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1075   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1076   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1077   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1078   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1079   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1080   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1081   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1082   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1083   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1084   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1085   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1086   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1087   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1088   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1089   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1090   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1091   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1092   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1093   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1094   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1095   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1096   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1097   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1098   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1099   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1100   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1101   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1102   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1103   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1104   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1105   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1106   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1107   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1108   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1109   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1110   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1111   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1112   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1113   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1114   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1115   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1116   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1117   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1118   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1119   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1120   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1121   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1122   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1123   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1124   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1125   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1126   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1127   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1128   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1129   pwr_rst_inst/rst                                                             Q       reg    top|clk:r           4.406   997.262
    1130   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.290
    1131   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   997.290
    1132   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.310
    1133   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.311
    1134   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[10]       Q       reg    top|clk:r           4.406   997.316
    1135   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1136   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1137   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1138   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1139   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1140   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1141   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1142   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1143   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1144   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1145   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1146   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1147   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1148   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1149   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1150   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1151   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1152   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1153   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1154   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1155   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1156   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1157   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1158   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1159   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1160   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1161   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1162   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1163   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1164   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1165   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1166   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.320
    1167   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1168   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1169   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1170   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1171   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1172   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1173   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1174   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1175   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1176   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1177   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1178   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1179   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1180   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1181   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1182   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1183   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1184   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1185   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1186   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1187   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1188   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1189   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1190   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1191   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1192   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1193   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1194   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1195   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1196   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1197   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1198   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1199   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1200   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1201   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1202   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1203   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1204   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1205   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1206   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1207   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1208   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1209   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1210   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1211   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1212   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1213   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1214   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1215   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1216   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1217   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1218   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1219   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1220   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1221   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1222   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1223   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1224   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1225   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1226   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1227   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1228   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1229   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1230   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.323
    1231   ad9914_ctrl_inst_2/reg_index[1]                                              Q       reg    top|clk:r           4.406   997.330
    1232   ad9914_ctrl_inst_1/reg_index[0]                                              Q       reg    top|clk:r           4.406   997.330
    1233   ad9914_ctrl_inst_4/reg_index[0]                                              Q       reg    top|clk:r           4.406   997.334
    1234   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.338
    1235   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.338
    1236   ad9914_ctrl_inst_3/reg_index[1]                                              Q       reg    top|clk:r           4.406   997.339
    1237   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.343
    1238   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.343
    1239   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.343
    1240   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.343
    1241   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.343
    1242   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.343
    1243   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.343
    1244   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.346
    1245   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1246   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1247   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1248   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1249   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1250   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1251   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1252   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1253   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1254   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1255   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1256   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1257   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1258   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1259   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1260   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.358
    1261   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1262   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1263   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1264   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1265   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1266   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1267   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1268   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1269   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1270   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1271   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1272   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1273   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1274   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1275   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1276   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.362
    1277   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1278   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1279   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1280   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1281   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1282   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1283   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1284   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1285   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1286   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1287   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1288   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1289   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1290   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1291   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1292   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1293   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1294   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1295   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1296   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1297   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1298   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1299   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1300   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1301   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1302   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1303   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1304   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1305   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1306   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1307   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1308   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1309   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1310   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1311   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1312   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1313   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1314   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1315   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1316   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1317   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1318   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1319   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1320   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1321   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1322   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1323   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1324   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1325   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1326   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1327   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1328   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1329   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1330   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1331   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1332   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1333   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1334   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1335   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1336   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1337   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1338   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1339   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1340   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.373
    1341   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.389
    1342   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   997.389
    1343   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.389
    1344   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   997.389
    1345   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.389
    1346   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   997.389
    1347   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.389
    1348   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   997.389
    1349   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   997.389
    1350   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.515
    1351   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.515
    1352   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.515
    1353   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.515
    1354   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/finish_reg            Q       reg    top|clk:r           4.406   997.614
    1355   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.792
    1356   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.792
    1357   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.792
    1358   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.792
    1359   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.815
    1360   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.815
    1361   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.815
    1362   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.815
    1363   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.837
    1364   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.837
    1365   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.837
    1366   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.837
    1367   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   997.854
    1368   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.860
    1369   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.860
    1370   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.860
    1371   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.860
    1372   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   997.871
    1373   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   997.873
    1374   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.883
    1375   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.883
    1376   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.883
    1377   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.883
    1378   ad9914_ctrl_inst_4/fsm_state_cur[12]                                         Q       reg    top|clk:r           4.406   997.884
    1379   ad9914_ctrl_inst_3/fsm_state_cur[12]                                         Q       reg    top|clk:r           4.406   997.901
    1380   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.906
    1381   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.906
    1382   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.906
    1383   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.906
    1384   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.917
    1385   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.918
    1386   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   997.919
    1387   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.919
    1388   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.929
    1389   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.929
    1390   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.929
    1391   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   997.929
    1392   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.939
    1393   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.941
    1394   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   997.942
    1395   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.942
    1396   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   997.942
    1397   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.962
    1398   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.964
    1399   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   997.965
    1400   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.965
    1401   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   997.965
    1402   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.985
    1403   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.986
    1404   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   997.987
    1405   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   997.987
    1406   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   997.988
    1407   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   998.008
    1408   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   998.009
    1409   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   998.010
    1410   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   998.010
    1411   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.011
    1412   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   998.031
    1413   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   998.032
    1414   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   998.033
    1415   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   998.033
    1416   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.033
    1417   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.035
    1418   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.044
    1419   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.044
    1420   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.044
    1421   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   998.053
    1422   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   998.055
    1423   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   998.056
    1424   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   998.056
    1425   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.056
    1426   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.058
    1427   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.067
    1428   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.067
    1429   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.067
    1430   ad9914_ctrl_inst_1/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   998.076
    1431   ad9914_ctrl_inst_4/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   998.078
    1432   ad9914_ctrl_inst_2/initsweep_osk_trig_sta[1]                                 Q       reg    top|clk:r           4.406   998.079
    1433   ad9914_ctrl_inst_3/initsweep_osk_trig_sta[0]                                 Q       reg    top|clk:r           4.406   998.079
    1434   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.079
    1435   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.081
    1436   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.090
    1437   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.090
    1438   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.090
    1439   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.090
    1440   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.090
    1441   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.090
    1442   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.090
    1443   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.102
    1444   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.104
    1445   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.113
    1446   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.113
    1447   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.113
    1448   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.113
    1449   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.113
    1450   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.113
    1451   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.113
    1452   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.125
    1453   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.126
    1454   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.136
    1455   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.136
    1456   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.136
    1457   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.136
    1458   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.136
    1459   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.136
    1460   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.136
    1461   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.136
    1462   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.136
    1463   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.136
    1464   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.136
    1465   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.147
    1466   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.149
    1467   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.158
    1468   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.158
    1469   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.158
    1470   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.158
    1471   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.159
    1472   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.159
    1473   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.159
    1474   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.159
    1475   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.159
    1476   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.159
    1477   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.159
    1478   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.163
    1479   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.163
    1480   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.163
    1481   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.163
    1482   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.163
    1483   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.163
    1484   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.163
    1485   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.163
    1486   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   998.167
    1487   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   998.167
    1488   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   998.167
    1489   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/busy_reg                               Q       reg    top|clk:r           4.406   998.167
    1490   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.167
    1491   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   998.168
    1492   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   998.168
    1493   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   998.168
    1494   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   998.168
    1495   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   998.168
    1496   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.168
    1497   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.168
    1498   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.168
    1499   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.168
    1500   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   998.168
    1501   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1502   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1503   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.168
    1504   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1505   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1506   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1507   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1508   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1509   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1510   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.168
    1511   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.168
    1512   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1513   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1514   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1515   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.168
    1516   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.168
    1517   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.168
    1518   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1519   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.168
    1520   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.168
    1521   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1522   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1523   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1524   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.168
    1525   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.168
    1526   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1527   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1528   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.168
    1529   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.168
    1530   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1531   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1532   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.168
    1533   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.168
    1534   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.168
    1535   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.168
    1536   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.168
    1537   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.170
    1538   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.170
    1539   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.172
    1540   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.172
    1541   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.172
    1542   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.172
    1543   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1544   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.176
    1545   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1546   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1547   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1548   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.176
    1549   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.176
    1550   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.176
    1551   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.176
    1552   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1553   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1554   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1555   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1556   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1557   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1558   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1559   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.176
    1560   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1561   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.176
    1562   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1563   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.176
    1564   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1565   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.176
    1566   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1567   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.176
    1568   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.176
    1569   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.176
    1570   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.176
    1571   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.179
    1572   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.179
    1573   ad9914_ctrl_inst_3/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.179
    1574   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   998.179
    1575   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   998.179
    1576   ad9914_ctrl_inst_2/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   998.179
    1577   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.180
    1578   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.180
    1579   ad9914_ctrl_inst_1/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.180
    1580   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.181
    1581   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.181
    1582   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.181
    1583   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.182
    1584   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.182
    1585   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.182
    1586   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.182
    1587   ad9914_ctrl_inst_1/fsm_state_cur[12]                                         Q       reg    top|clk:r           4.406   998.182
    1588   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.183
    1589   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.183
    1590   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.183
    1591   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.183
    1592   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.183
    1593   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.183
    1594   ad9914_ctrl_inst_4/fsm_state_cur[4]                                          Q       reg    top|clk:r           4.406   998.183
    1595   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1596   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1597   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1598   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1599   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1600   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1601   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1602   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1603   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1604   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1605   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1606   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1607   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1608   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1609   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.186
    1610   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1611   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.186
    1612   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1613   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.186
    1614   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.186
    1615   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1616   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.186
    1617   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.186
    1618   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1619   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.186
    1620   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.186
    1621   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1622   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1623   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.186
    1624   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.186
    1625   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1626   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1627   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1628   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1629   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1630   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.186
    1631   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.186
    1632   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.186
    1633   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1634   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1635   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1636   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1637   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1638   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1639   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.186
    1640   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.186
    1641   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.186
    1642   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.193
    1643   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.195
    1644   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1645   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1646   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1647   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1648   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1649   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1650   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1651   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1652   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1653   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.203
    1654   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.203
    1655   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.203
    1656   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.203
    1657   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1658   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1659   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1660   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1661   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1662   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1663   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1664   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.203
    1665   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1666   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1667   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1668   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1669   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.203
    1670   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1671   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.203
    1672   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1673   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.203
    1674   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.203
    1675   pwr_rst_inst/rst_2                                                           Q       reg    top|clk:r           4.406   998.203
    1676   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.204
    1677   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.204
    1678   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.204
    1679   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.204
    1680   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.204
    1681   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.204
    1682   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.204
    1683   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.206
    1684   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.206
    1685   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.206
    1686   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.206
    1687   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.216
    1688   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.218
    1689   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.227
    1690   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.227
    1691   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.227
    1692   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.227
    1693   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.227
    1694   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.227
    1695   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.227
    1696   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.228
    1697   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.228
    1698   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.228
    1699   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.228
    1700   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.239
    1701   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.240
    1702   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.250
    1703   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.250
    1704   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.250
    1705   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.250
    1706   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.250
    1707   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.250
    1708   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.250
    1709   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.251
    1710   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.251
    1711   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.251
    1712   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.251
    1713   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.261
    1714   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.263
    1715   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.273
    1716   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.273
    1717   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.273
    1718   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.273
    1719   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.273
    1720   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.273
    1721   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.273
    1722   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.274
    1723   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.274
    1724   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.274
    1725   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.274
    1726   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.284
    1727   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.286
    1728   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.291
    1729   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.291
    1730   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.291
    1731   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.291
    1732   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.291
    1733   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.291
    1734   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.292
    1735   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.295
    1736   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.295
    1737   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.295
    1738   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.295
    1739   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.295
    1740   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.295
    1741   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.295
    1742   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.297
    1743   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.306
    1744   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.306
    1745   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.306
    1746   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.306
    1747   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.306
    1748   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.306
    1749   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.306
    1750   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.306
    1751   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.307
    1752   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.309
    1753   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.313
    1754   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.314
    1755   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.314
    1756   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.314
    1757   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.314
    1758   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.314
    1759   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.314
    1760   pwr_rst_inst/rst_1                                                           Q       reg    top|clk:r           4.406   998.314
    1761   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.318
    1762   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.318
    1763   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.318
    1764   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.318
    1765   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.318
    1766   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.318
    1767   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.318
    1768   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.330
    1769   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.332
    1770   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.341
    1771   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.341
    1772   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.341
    1773   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.341
    1774   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.341
    1775   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.341
    1776   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.341
    1777   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.353
    1778   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.364
    1779   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.364
    1780   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.364
    1781   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.364
    1782   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.375
    1783   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.387
    1784   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.387
    1785   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.387
    1786   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.387
    1787   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.398
    1788   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.419
    1789   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.419
    1790   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.419
    1791   pwr_rst_inst/rst_4                                                           Q       reg    top|clk:r           4.406   998.419
    1792   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.421
    1793   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.466
    1794   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.475
    1795   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.475
    1796   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[1]        Q       reg    top|clk:r           4.406   998.475
    1797   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.512
    1798   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.512
    1799   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.512
    1800   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[2]                           Q       reg    top|clk:r           4.406   998.512
    1801   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.521
    1802   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.521
    1803   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.521
    1804   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[1]                         Q       reg    top|clk:r           4.406   998.521
    1805   pwr_rst_inst/delay_clock_count[1]                                            Q       reg    top|clk:r           4.406   998.555
    1806   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        Q       reg    top|clk:r           4.406   998.594
    1807   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        Q       reg    top|clk:r           4.406   998.594
    1808   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        Q       reg    top|clk:r           4.406   998.594
    1809   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/delay_count[0]        Q       reg    top|clk:r           4.406   998.602
    1810   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/delay_count[0]                         Q       reg    top|clk:r           4.406   998.621
    1811   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/delay_count[0]                         Q       reg    top|clk:r           4.406   998.621
    1812   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/delay_count[0]                         Q       reg    top|clk:r           4.406   998.621
    1813   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/delay_count[0]                         Q       reg    top|clk:r           4.406   998.621
    1814   pwr_rst_inst/delay_clock_count[0]                                            Q       reg    top|clk:r           4.406   998.637
    1815   ad9914_ctrl_inst_1/reg_byte_num_reg[2]                                       Q       reg    top|clk:r           4.406   998.691
    1816   ad9914_ctrl_inst_2/reg_byte_num_reg[2]                                       Q       reg    top|clk:r           4.406   998.691
    1817   ad9914_ctrl_inst_3/reg_byte_num_reg[2]                                       Q       reg    top|clk:r           4.406   998.691
    1818   ad9914_ctrl_inst_4/reg_byte_num_reg[2]                                       Q       reg    top|clk:r           4.406   998.691
    1819   pwr_rst_inst/rst_3                                                           Q       reg    top|clk:r           4.406   998.711
    1820   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   998.761
    1821   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   998.761
    1822   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   998.761
    1823   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[1]                           Q       reg    top|clk:r           4.406   998.761
    1824   ad9914_ctrl_inst_4/fsm_state_cur[6]                                          Q       reg    top|clk:r           4.406   998.761
    1825   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/reg_index[0]                           Q       reg    top|clk:r           4.406   998.779
    1826   ad9914_ctrl_inst_1/fsm_state_cur[12]                                         Q       reg    top|clk:r           4.406   998.779
    1827   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/reg_index[0]                           Q       reg    top|clk:r           4.406   998.779
    1828   ad9914_ctrl_inst_2/fsm_state_cur[12]                                         Q       reg    top|clk:r           4.406   998.779
    1829   ad9914_ctrl_inst_3/fsm_state_cur[12]                                         Q       reg    top|clk:r           4.406   998.779
    1830   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/reg_index[0]                           Q       reg    top|clk:r           4.406   998.779
    1831   ad9914_ctrl_inst_4/fsm_state_cur[12]                                         Q       reg    top|clk:r           4.406   998.779
    1832   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/reg_index[0]                           Q       reg    top|clk:r           4.406   998.782
    1833   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1834   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1835   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1836   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1837   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1838   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1839   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1840   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1841   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1842   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1843   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1844   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1845   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1846   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1847   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1848   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1849   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1850   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1851   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1852   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1853   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1854   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1855   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1856   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1857   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1858   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1859   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1860   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1861   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1862   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1863   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1864   ad9914_ctrl_inst_1/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1865   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1866   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1867   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1868   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1869   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1870   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1871   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1872   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1873   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1874   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1875   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1876   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1877   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1878   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1879   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1880   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1881   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1882   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1883   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1884   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1885   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1886   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1887   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1888   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1889   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1890   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1891   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1892   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1893   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1894   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1895   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1896   ad9914_ctrl_inst_2/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1897   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1898   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1899   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1900   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1901   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1902   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1903   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1904   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1905   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1906   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1907   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1908   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1909   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1910   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1911   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1912   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1913   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1914   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1915   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1916   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1917   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1918   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1919   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1920   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1921   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1922   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1923   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1924   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1925   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1926   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1927   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1928   ad9914_ctrl_inst_3/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1929   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1930   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1931   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1932   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1933   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1934   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1935   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1936   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1937   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1938   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1939   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1940   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1941   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1942   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1943   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1944   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1945   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1946   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1947   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1948   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1949   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1950   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1951   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1952   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1953   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[0]          Q       reg    top|clk:r           4.406   998.836
    1954   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[1]          Q       reg    top|clk:r           4.406   998.836
    1955   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[2]          Q       reg    top|clk:r           4.406   998.836
    1956   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[3]          Q       reg    top|clk:r           4.406   998.836
    1957   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[4]          Q       reg    top|clk:r           4.406   998.836
    1958   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[5]          Q       reg    top|clk:r           4.406   998.836
    1959   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[6]          Q       reg    top|clk:r           4.406   998.836
    1960   ad9914_ctrl_inst_4/ad9914_reg_wr_inst/parallel_wr_inst/rdata_reg[7]          Q       reg    top|clk:r           4.406   998.836
    1961   ad9914_ctrl_inst_1/reg_base_addr_reg[0]                                      Q       reg    top|clk:r           4.406   998.882
    1962   ad9914_ctrl_inst_1/reg_base_addr_reg[2]                                      Q       reg    top|clk:r           4.406   998.882
    1963   ad9914_ctrl_inst_1/reg_base_addr_reg[3]                                      Q       reg    top|clk:r           4.406   998.882
    1964   ad9914_ctrl_inst_1/reg_wvar_reg[11]                                          Q       reg    top|clk:r           4.406   998.882
    1965   ad9914_ctrl_inst_1/reg_wvar_reg[2]                                           Q       reg    top|clk:r           4.406   998.882
    1966   ad9914_ctrl_inst_1/reg_wvar_reg[3]                                           Q       reg    top|clk:r           4.406   998.882
    1967   ad9914_ctrl_inst_1/reg_wvar_reg[15]                                          Q       reg    top|clk:r           4.406   998.882
    1968   ad9914_ctrl_inst_1/reg_wvar_reg[6]                                           Q       reg    top|clk:r           4.406   998.882
    1969   ad9914_ctrl_inst_1/reg_wvar_reg[7]                                           Q       reg    top|clk:r           4.406   998.882
    1970   ad9914_ctrl_inst_1/reg_wvar_reg[10]                                          Q       reg    top|clk:r           4.406   998.882
    1971   ad9914_ctrl_inst_1/reg_wvar_reg[13]                                          Q       reg    top|clk:r           4.406   998.882
    1972   ad9914_ctrl_inst_1/reg_wvar_reg[14]                                          Q       reg    top|clk:r           4.406   998.882
    1973   ad9914_ctrl_inst_1/reg_wvar_reg[16]                                          Q       reg    top|clk:r           4.406   998.882
    1974   ad9914_ctrl_inst_1/reg_wvar_reg[17]                                          Q       reg    top|clk:r           4.406   998.882
    1975   ad9914_ctrl_inst_1/reg_wvar_reg[18]                                          Q       reg    top|clk:r           4.406   998.882
    1976   ad9914_ctrl_inst_1/reg_wvar_reg[20]                                          Q       reg    top|clk:r           4.406   998.882
    1977   ad9914_ctrl_inst_1/reg_wvar_reg[21]                                          Q       reg    top|clk:r           4.406   998.882
    1978   ad9914_ctrl_inst_1/reg_wvar_reg[24]                                          Q       reg    top|clk:r           4.406   998.882
    1979   ad9914_ctrl_inst_2/reg_base_addr_reg[0]                                      Q       reg    top|clk:r           4.406   998.882
    1980   ad9914_ctrl_inst_2/reg_base_addr_reg[2]                                      Q       reg    top|clk:r           4.406   998.882
    1981   ad9914_ctrl_inst_2/reg_base_addr_reg[3]                                      Q       reg    top|clk:r           4.406   998.882
    1982   ad9914_ctrl_inst_2/reg_wvar_reg[2]                                           Q       reg    top|clk:r           4.406   998.882
    1983   ad9914_ctrl_inst_2/reg_wvar_reg[6]                                           Q       reg    top|clk:r           4.406   998.882
    1984   ad9914_ctrl_inst_2/reg_wvar_reg[9]                                           Q       reg    top|clk:r           4.406   998.882
    1985   ad9914_ctrl_inst_2/reg_wvar_reg[13]                                          Q       reg    top|clk:r           4.406   998.882
    1986   ad9914_ctrl_inst_2/reg_wvar_reg[14]                                          Q       reg    top|clk:r           4.406   998.882
    1987   ad9914_ctrl_inst_2/reg_wvar_reg[16]                                          Q       reg    top|clk:r           4.406   998.882
    1988   ad9914_ctrl_inst_2/reg_wvar_reg[18]                                          Q       reg    top|clk:r           4.406   998.882
    1989   ad9914_ctrl_inst_2/reg_wvar_reg[19]                                          Q       reg    top|clk:r           4.406   998.882
    1990   ad9914_ctrl_inst_2/reg_wvar_reg[21]                                          Q       reg    top|clk:r           4.406   998.882
    1991   ad9914_ctrl_inst_2/reg_wvar_reg[23]                                          Q       reg    top|clk:r           4.406   998.882
    1992   ad9914_ctrl_inst_2/reg_wvar_reg[25]                                          Q       reg    top|clk:r           4.406   998.882
    1993   ad9914_ctrl_inst_2/reg_wvar_reg[26]                                          Q       reg    top|clk:r           4.406   998.882
    1994   ad9914_ctrl_inst_2/reg_wvar_reg[28]                                          Q       reg    top|clk:r           4.406   998.882
    1995   ad9914_ctrl_inst_3/reg_base_addr_reg[0]                                      Q       reg    top|clk:r           4.406   998.882
    1996   ad9914_ctrl_inst_3/reg_base_addr_reg[2]                                      Q       reg    top|clk:r           4.406   998.882
    1997   ad9914_ctrl_inst_3/reg_base_addr_reg[3]                                      Q       reg    top|clk:r           4.406   998.882
    1998   ad9914_ctrl_inst_3/reg_wvar_reg[2]                                           Q       reg    top|clk:r           4.406   998.882
    1999   ad9914_ctrl_inst_3/reg_wvar_reg[3]                                           Q       reg    top|clk:r           4.406   998.882
    2000   ad9914_ctrl_inst_3/reg_wvar_reg[15]                                          Q       reg    top|clk:r           4.406   998.882
    2001   ad9914_ctrl_inst_3/reg_wvar_reg[6]                                           Q       reg    top|clk:r           4.406   998.882
    2002   ad9914_ctrl_inst_3/reg_wvar_reg[11]                                          Q       reg    top|clk:r           4.406   998.882
    2003   ad9914_ctrl_inst_3/reg_wvar_reg[12]                                          Q       reg    top|clk:r           4.406   998.882
    2004   ad9914_ctrl_inst_3/reg_wvar_reg[13]                                          Q       reg    top|clk:r           4.406   998.882
    2005   ad9914_ctrl_inst_3/reg_wvar_reg[14]                                          Q       reg    top|clk:r           4.406   998.882
    2006   ad9914_ctrl_inst_3/reg_wvar_reg[16]                                          Q       reg    top|clk:r           4.406   998.882
    2007   ad9914_ctrl_inst_3/reg_wvar_reg[18]                                          Q       reg    top|clk:r           4.406   998.882
    2008   ad9914_ctrl_inst_3/reg_wvar_reg[20]                                          Q       reg    top|clk:r           4.406   998.882
    2009   ad9914_ctrl_inst_3/reg_wvar_reg[21]                                          Q       reg    top|clk:r           4.406   998.882
    2010   ad9914_ctrl_inst_3/reg_wvar_reg[23]                                          Q       reg    top|clk:r           4.406   998.882
    2011   ad9914_ctrl_inst_3/reg_wvar_reg[24]                                          Q       reg    top|clk:r           4.406   998.882
    2012   ad9914_ctrl_inst_3/reg_wvar_reg[27]                                          Q       reg    top|clk:r           4.406   998.882
    2013   ad9914_ctrl_inst_3/reg_wvar_reg[28]                                          Q       reg    top|clk:r           4.406   998.882
    2014   ad9914_ctrl_inst_4/reg_base_addr_reg[0]                                      Q       reg    top|clk:r           4.406   998.882
    2015   ad9914_ctrl_inst_4/reg_base_addr_reg[2]                                      Q       reg    top|clk:r           4.406   998.882
    2016   ad9914_ctrl_inst_4/reg_base_addr_reg[3]                                      Q       reg    top|clk:r           4.406   998.882
    2017   ad9914_ctrl_inst_4/reg_wvar_reg[0]                                           Q       reg    top|clk:r           4.406   998.882
    2018   ad9914_ctrl_inst_4/reg_wvar_reg[1]                                           Q       reg    top|clk:r           4.406   998.882
    2019   ad9914_ctrl_inst_4/reg_wvar_reg[3]                                           Q       reg    top|clk:r           4.406   998.882
    2020   ad9914_ctrl_inst_4/reg_wvar_reg[30]                                          Q       reg    top|clk:r           4.406   998.882
    2021   ad9914_ctrl_inst_4/reg_wvar_reg[6]                                           Q       reg    top|clk:r           4.406   998.882
    2022   ad9914_ctrl_inst_4/reg_wvar_reg[7]                                           Q       reg    top|clk:r           4.406   998.882
    2023   ad9914_ctrl_inst_4/reg_wvar_reg[29]                                          Q       reg    top|clk:r           4.406   998.882
    2024   ad9914_ctrl_inst_4/reg_wvar_reg[10]                                          Q       reg    top|clk:r           4.406   998.882
    2025   ad9914_ctrl_inst_4/reg_wvar_reg[12]                                          Q       reg    top|clk:r           4.406   998.882
    2026   ad9914_ctrl_inst_4/reg_wvar_reg[13]                                          Q       reg    top|clk:r           4.406   998.882
    2027   ad9914_ctrl_inst_4/reg_wvar_reg[14]                                          Q       reg    top|clk:r           4.406   998.882
    2028   ad9914_ctrl_inst_4/reg_wvar_reg[16]                                          Q       reg    top|clk:r           4.406   998.882
    2029   ad9914_ctrl_inst_4/reg_wvar_reg[18]                                          Q       reg    top|clk:r           4.406   998.882
    2030   ad9914_ctrl_inst_4/reg_wvar_reg[20]                                          Q       reg    top|clk:r           4.406   998.882
    2031   ad9914_ctrl_inst_4/reg_wvar_reg[21]                                          Q       reg    top|clk:r           4.406   998.882
    2032   ad9914_ctrl_inst_4/reg_wvar_reg[22]                                          Q       reg    top|clk:r           4.406   998.882
    2033   ad9914_ctrl_inst_4/reg_wvar_reg[25]                                          Q       reg    top|clk:r           4.406   998.882
    2034   ad9914_ctrl_inst_4/reg_wvar_reg[28]                                          Q       reg    top|clk:r           4.406   998.882
    2035   ad9914_ctrl_inst_1/reg_base_addr_reg[1]                                      Q       reg    top|clk:r           4.406   998.916
    2036   ad9914_ctrl_inst_1/reg_base_addr_reg[4]                                      Q       reg    top|clk:r           4.406   998.916
    2037   ad9914_ctrl_inst_1/reg_base_addr_reg[5]                                      Q       reg    top|clk:r           4.406   998.916
    2038   ad9914_ctrl_inst_1/reg_wvar_reg[0]                                           Q       reg    top|clk:r           4.406   998.916
    2039   ad9914_ctrl_inst_1/reg_wvar_reg[4]                                           Q       reg    top|clk:r           4.406   998.916
    2040   ad9914_ctrl_inst_1/reg_wvar_reg[8]                                           Q       reg    top|clk:r           4.406   998.916
    2041   ad9914_ctrl_inst_1/reg_wvar_reg[12]                                          Q       reg    top|clk:r           4.406   998.916
    2042   ad9914_ctrl_inst_1/reg_wvar_reg[19]                                          Q       reg    top|clk:r           4.406   998.916
    2043   ad9914_ctrl_inst_1/reg_wvar_reg[25]                                          Q       reg    top|clk:r           4.406   998.916
    2044   ad9914_ctrl_inst_2/reg_base_addr_reg[1]                                      Q       reg    top|clk:r           4.406   998.916
    2045   ad9914_ctrl_inst_2/reg_base_addr_reg[4]                                      Q       reg    top|clk:r           4.406   998.916
    2046   ad9914_ctrl_inst_2/reg_base_addr_reg[5]                                      Q       reg    top|clk:r           4.406   998.916
    2047   ad9914_ctrl_inst_2/reg_wvar_reg[0]                                           Q       reg    top|clk:r           4.406   998.916
    2048   ad9914_ctrl_inst_2/reg_wvar_reg[3]                                           Q       reg    top|clk:r           4.406   998.916
    2049   ad9914_ctrl_inst_2/reg_wvar_reg[4]                                           Q       reg    top|clk:r           4.406   998.916
    2050   ad9914_ctrl_inst_2/reg_wvar_reg[5]                                           Q       reg    top|clk:r           4.406   998.916
    2051   ad9914_ctrl_inst_2/reg_wvar_reg[7]                                           Q       reg    top|clk:r           4.406   998.916
    2052   ad9914_ctrl_inst_2/reg_wvar_reg[8]                                           Q       reg    top|clk:r           4.406   998.916
    2053   ad9914_ctrl_inst_2/reg_wvar_reg[12]                                          Q       reg    top|clk:r           4.406   998.916
    2054   ad9914_ctrl_inst_2/reg_wvar_reg[17]                                          Q       reg    top|clk:r           4.406   998.916
    2055   ad9914_ctrl_inst_3/reg_base_addr_reg[1]                                      Q       reg    top|clk:r           4.406   998.916
    2056   ad9914_ctrl_inst_3/reg_base_addr_reg[4]                                      Q       reg    top|clk:r           4.406   998.916
    2057   ad9914_ctrl_inst_3/reg_base_addr_reg[5]                                      Q       reg    top|clk:r           4.406   998.916
    2058   ad9914_ctrl_inst_3/reg_wvar_reg[0]                                           Q       reg    top|clk:r           4.406   998.916
    2059   ad9914_ctrl_inst_3/reg_wvar_reg[4]                                           Q       reg    top|clk:r           4.406   998.916
    2060   ad9914_ctrl_inst_3/reg_wvar_reg[7]                                           Q       reg    top|clk:r           4.406   998.916
    2061   ad9914_ctrl_inst_3/reg_wvar_reg[8]                                           Q       reg    top|clk:r           4.406   998.916
    2062   ad9914_ctrl_inst_3/reg_wvar_reg[17]                                          Q       reg    top|clk:r           4.406   998.916
    2063   ad9914_ctrl_inst_3/reg_wvar_reg[19]                                          Q       reg    top|clk:r           4.406   998.916
    2064   ad9914_ctrl_inst_3/reg_wvar_reg[30]                                          Q       reg    top|clk:r           4.406   998.916
    2065   ad9914_ctrl_inst_4/reg_base_addr_reg[1]                                      Q       reg    top|clk:r           4.406   998.916
    2066   ad9914_ctrl_inst_4/reg_base_addr_reg[4]                                      Q       reg    top|clk:r           4.406   998.916
    2067   ad9914_ctrl_inst_4/reg_base_addr_reg[5]                                      Q       reg    top|clk:r           4.406   998.916
    2068   ad9914_ctrl_inst_4/reg_wvar_reg[2]                                           Q       reg    top|clk:r           4.406   998.916
    2069   ad9914_ctrl_inst_4/reg_wvar_reg[4]                                           Q       reg    top|clk:r           4.406   998.916
    2070   ad9914_ctrl_inst_4/reg_wvar_reg[15]                                          Q       reg    top|clk:r           4.406   998.916
    2071   ad9914_ctrl_inst_4/reg_wvar_reg[17]                                          Q       reg    top|clk:r           4.406   998.916
    2072   ad9914_ctrl_inst_4/reg_wvar_reg[19]                                          Q       reg    top|clk:r           4.406   998.916
