14:00:30 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
14:00:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
14:00:39 INFO  : Registering command handlers for Vitis TCF services
14:00:39 INFO  : Platform repository initialization has completed.
14:00:39 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:00:39 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:00:39 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:00:43 INFO  : XSCT server has started successfully.
14:00:43 INFO  : Successfully done setting XSCT server connection channel  
14:00:45 INFO  : plnx-install-location is set to ''
14:00:45 INFO  : Successfully done setting workspace for the tool. 
14:00:45 INFO  : Successfully done query RDI_DATADIR 
14:06:09 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
14:06:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
14:06:13 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:06:13 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:06:13 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:06:13 INFO  : Registering command handlers for Vitis TCF services
14:06:13 INFO  : Platform repository initialization has completed.
14:06:15 INFO  : XSCT server has started successfully.
14:06:15 INFO  : plnx-install-location is set to ''
14:06:15 INFO  : Successfully done setting XSCT server connection channel  
14:06:15 INFO  : Successfully done query RDI_DATADIR 
14:06:15 INFO  : Successfully done setting workspace for the tool. 
14:12:08 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
14:12:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
14:12:26 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:12:26 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:12:26 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:12:26 INFO  : Registering command handlers for Vitis TCF services
14:12:26 INFO  : Platform repository initialization has completed.
14:12:27 INFO  : XSCT server has started successfully.
14:12:28 INFO  : Successfully done setting XSCT server connection channel  
14:12:28 INFO  : plnx-install-location is set to ''
14:12:28 INFO  : Successfully done setting workspace for the tool. 
14:12:28 INFO  : Successfully done query RDI_DATADIR 
14:19:03 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
14:19:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
14:19:15 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:19:15 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:19:15 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:19:15 INFO  : Registering command handlers for Vitis TCF services
14:19:15 INFO  : Platform repository initialization has completed.
14:19:17 INFO  : XSCT server has started successfully.
14:19:17 INFO  : Successfully done setting XSCT server connection channel  
14:19:17 INFO  : plnx-install-location is set to ''
14:19:17 INFO  : Successfully done setting workspace for the tool. 
14:19:17 INFO  : Successfully done query RDI_DATADIR 
14:20:11 INFO  : Result from executing command 'getProjects': VDMA_Pynq-Z2-Video
14:20:11 INFO  : Result from executing command 'getPlatforms': 
14:20:12 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:20:12 INFO  : Platform 'VDMA_Pynq-Z2-Video' is added to custom repositories.
14:20:25 INFO  : Platform 'VDMA_Pynq-Z2-Video' is added to custom repositories.
14:48:25 INFO  : Result from executing command 'getProjects': VDMA_Pynq-Z2-Video
14:48:25 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm
14:48:25 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
14:50:15 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
14:50:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:31 INFO  : 'jtag frequency' command is executed.
14:50:31 INFO  : Context for 'APU' is selected.
14:50:31 INFO  : System reset is completed.
14:50:34 INFO  : 'after 3000' command is executed.
14:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:50:37 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit"
14:50:37 INFO  : Context for 'APU' is selected.
14:50:37 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa'.
14:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:37 INFO  : Context for 'APU' is selected.
14:50:37 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl' is done.
14:50:37 INFO  : 'ps7_init' command is executed.
14:50:37 INFO  : 'ps7_post_config' command is executed.
14:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:38 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:38 INFO  : 'con' command is executed.
14:50:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:38 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test_system\_ide\scripts\debugger_vdma_test-default.tcl'
14:50:57 INFO  : Disconnected from the channel tcfchan#2.
14:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:58 INFO  : 'jtag frequency' command is executed.
14:50:58 INFO  : Context for 'APU' is selected.
14:50:58 INFO  : System reset is completed.
14:51:01 INFO  : 'after 3000' command is executed.
14:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:51:04 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit"
14:51:04 INFO  : Context for 'APU' is selected.
14:51:04 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa'.
14:51:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:04 INFO  : Context for 'APU' is selected.
14:51:04 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl' is done.
14:51:04 INFO  : 'ps7_init' command is executed.
14:51:04 INFO  : 'ps7_post_config' command is executed.
14:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:05 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:05 INFO  : 'con' command is executed.
14:51:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:05 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test_system\_ide\scripts\debugger_vdma_test-default.tcl'
16:05:34 INFO  : Disconnected from the channel tcfchan#3.
14:37:23 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
14:37:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
14:37:24 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:37:24 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:37:24 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:37:28 INFO  : XSCT server has started successfully.
14:37:28 INFO  : plnx-install-location is set to ''
14:37:28 INFO  : Successfully done setting XSCT server connection channel  
14:37:28 INFO  : Successfully done setting workspace for the tool. 
14:37:28 INFO  : Platform repository initialization has completed.
14:37:29 INFO  : Registering command handlers for Vitis TCF services
14:37:34 INFO  : Successfully done query RDI_DATADIR 
14:42:45 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
14:42:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:43:00 INFO  : 'jtag frequency' command is executed.
14:43:00 INFO  : Context for 'APU' is selected.
14:43:00 INFO  : System reset is completed.
14:43:03 INFO  : 'after 3000' command is executed.
14:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:43:06 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit"
14:43:06 INFO  : Context for 'APU' is selected.
14:43:06 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa'.
14:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:06 INFO  : Context for 'APU' is selected.
14:43:06 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl' is done.
14:43:06 INFO  : 'ps7_init' command is executed.
14:43:06 INFO  : 'ps7_post_config' command is executed.
14:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:07 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:07 INFO  : 'con' command is executed.
14:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:07 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test_system\_ide\scripts\debugger_vdma_test-default.tcl'
15:11:30 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
15:14:11 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
15:14:24 INFO  : Disconnected from the channel tcfchan#1.
15:14:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:14:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:38 INFO  : 'jtag frequency' command is executed.
15:14:39 INFO  : Context for 'APU' is selected.
15:14:39 INFO  : System reset is completed.
15:14:42 INFO  : 'after 3000' command is executed.
15:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:14:44 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit"
15:14:44 INFO  : Context for 'APU' is selected.
15:14:47 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa'.
15:14:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:47 INFO  : Context for 'APU' is selected.
15:14:47 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl' is done.
15:14:47 INFO  : 'ps7_init' command is executed.
15:14:47 INFO  : 'ps7_post_config' command is executed.
15:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:48 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:48 INFO  : 'con' command is executed.
15:14:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:48 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test_system\_ide\scripts\debugger_vdma_test-default.tcl'
15:15:12 INFO  : Disconnected from the channel tcfchan#2.
15:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:15:13 INFO  : 'jtag frequency' command is executed.
15:15:13 INFO  : Context for 'APU' is selected.
15:15:13 INFO  : System reset is completed.
15:15:16 INFO  : 'after 3000' command is executed.
15:15:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:15:19 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit"
15:15:19 INFO  : Context for 'APU' is selected.
15:15:21 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa'.
15:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:21 INFO  : Context for 'APU' is selected.
15:15:21 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl' is done.
15:15:21 INFO  : 'ps7_init' command is executed.
15:15:21 INFO  : 'ps7_post_config' command is executed.
15:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:22 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/hw/VDMA_Pynq-Z2-Video.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/Debug/VDMA_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:22 INFO  : 'con' command is executed.
15:15:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:22 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test_system\_ide\scripts\debugger_vdma_test-default.tcl'
16:22:48 INFO  : Hardware specification for platform project 'VDMA_Pynq-Z2-Video' is updated.
16:23:39 INFO  : Result from executing command 'getProjects': VDMA_Pynq-Z2-Video
16:23:39 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm
16:23:40 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
16:23:43 INFO  : Updating application flags with new BSP settings...
16:23:44 INFO  : Successfully updated application flags for project VDMA_test.
16:24:03 INFO  : Disconnected from the channel tcfchan#3.
16:24:04 INFO  : The hardware specification used by project 'VDMA_test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:24:04 INFO  : The file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test\_ide\bitstream\VDMA_Pynq-Z2-Video.bit' stored in project is removed.
16:24:04 INFO  : The updated bitstream files are copied from platform to folder 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test\_ide\bitstream' in project 'VDMA_test'.
16:24:04 INFO  : The file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:24:11 INFO  : The updated ps init files are copied from platform to folder 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_test\_ide\psinit' in project 'VDMA_test'.
16:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:12 INFO  : 'jtag frequency' command is executed.
16:24:12 INFO  : Context for 'APU' is selected.
16:24:12 INFO  : System reset is completed.
16:24:15 INFO  : 'after 3000' command is executed.
16:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:24:15 ERROR : couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:24:15 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:24:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:24:15 ERROR : couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:23 INFO  : 'jtag frequency' command is executed.
16:24:23 INFO  : Context for 'APU' is selected.
16:24:23 INFO  : System reset is completed.
16:24:26 INFO  : 'after 3000' command is executed.
16:24:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:24:26 ERROR : couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:24:26 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:24:26 ERROR : couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:24:51 INFO  : Hardware specification for platform project 'VDMA_Pynq-Z2-Video' is updated.
16:25:10 INFO  : Result from executing command 'getProjects': VDMA_Pynq-Z2-Video
16:25:10 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm
16:25:10 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_test'...
16:25:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:25:14 INFO  : 'jtag frequency' command is executed.
16:25:14 INFO  : Context for 'APU' is selected.
16:25:14 INFO  : System reset is completed.
16:25:17 INFO  : 'after 3000' command is executed.
16:25:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:25:17 ERROR : couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:25:17 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:25:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:25:17 ERROR : couldn't open "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_test/_ide/bitstream/VDMA_Pynq-Z2-Video.bit": no such file or directory
16:26:35 DEBUG : Logs will be stored at 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/IDE.log'.
16:26:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\temp_xsdb_launch_script.tcl
16:26:37 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

16:26:37 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

16:26:37 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

16:26:39 INFO  : XSCT server has started successfully.
16:26:39 INFO  : Successfully done setting XSCT server connection channel  
16:26:39 INFO  : plnx-install-location is set to ''
16:26:39 INFO  : Successfully done setting workspace for the tool. 
16:27:17 INFO  : Registering command handlers for Vitis TCF services
16:27:17 INFO  : Platform repository initialization has completed.
16:27:23 INFO  : Successfully done query RDI_DATADIR 
16:28:31 INFO  : Result from executing command 'getProjects': VDMA_Pynq-Z2-Video;design_1_wrapper
16:28:31 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm
16:28:31 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:28:31 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:28:43 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:30:41 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:30:41 INFO  : Result from executing command 'getPlatforms': VDMA_Pynq-Z2-Video|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_Pynq-Z2-Video/export/VDMA_Pynq-Z2-Video/VDMA_Pynq-Z2-Video.xpfm;design_1_wrapper|C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:30:41 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:48 INFO  : 'jtag frequency' command is executed.
16:30:48 INFO  : Context for 'APU' is selected.
16:30:48 INFO  : System reset is completed.
16:30:51 INFO  : 'after 3000' command is executed.
16:30:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:30:54 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:30:54 INFO  : Context for 'APU' is selected.
16:30:54 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:30:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:54 INFO  : Context for 'APU' is selected.
16:30:54 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:30:54 INFO  : 'ps7_init' command is executed.
16:30:54 INFO  : 'ps7_post_config' command is executed.
16:30:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:30:54 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:31:41 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:31:48 INFO  : Disconnected from the channel tcfchan#2.
16:31:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:31:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:32:05 INFO  : 'jtag frequency' command is executed.
16:32:05 INFO  : Context for 'APU' is selected.
16:32:05 INFO  : System reset is completed.
16:32:08 INFO  : 'after 3000' command is executed.
16:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:32:10 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:32:10 INFO  : Context for 'APU' is selected.
16:32:10 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:10 INFO  : Context for 'APU' is selected.
16:32:10 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:32:11 INFO  : 'ps7_init' command is executed.
16:32:11 INFO  : 'ps7_post_config' command is executed.
16:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:11 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:11 INFO  : 'con' command is executed.
16:32:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:11 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
16:39:15 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_TEST_2'...
16:39:41 INFO  : Disconnected from the channel tcfchan#3.
16:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:39:43 INFO  : 'jtag frequency' command is executed.
16:39:43 INFO  : Context for 'APU' is selected.
16:39:43 INFO  : System reset is completed.
16:39:46 INFO  : 'after 3000' command is executed.
16:39:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:39:48 INFO  : Device configured successfully with "C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit"
16:39:49 INFO  : Context for 'APU' is selected.
16:39:49 INFO  : Hardware design and registers information is loaded from 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:49 INFO  : Context for 'APU' is selected.
16:39:49 INFO  : Sourcing of 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl' is done.
16:39:49 INFO  : 'ps7_init' command is executed.
16:39:49 INFO  : 'ps7_post_config' command is executed.
16:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:49 INFO  : The application 'C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/PXL/EOS_PXL_2025/Pynq-Z2-Video/vitis/VDMA_TEST_2/Debug/VDMA_TEST_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:49 INFO  : 'con' command is executed.
16:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:39:49 INFO  : Launch script is exported to file 'C:\PXL\EOS_PXL_2025\Pynq-Z2-Video\vitis\VDMA_TEST_2_system\_ide\scripts\debugger_vdma_test_2-default.tcl'
