Summary
======
Overall execution cycle = 445630583
Total execution cycles per core:
- Processor 0 = 438793166
- Processor 1 = 415820477
- Processor 2 = 445630583
- Processor 3 = 414696896
======
Number of compute cycles per core:
- Processor 0 = 11337782
- Processor 1 = 11290799
- Processor 2 = 11337671
- Processor 3 = 11301515
======
Number of load/store instructions per core:
- Processor 0: Load = 1832392, Store = 744111
- Processor 1: Load = 1821846, Store = 585998
- Processor 2: Load = 1838008, Store = 766181
- Processor 3: Load = 1832174, Store = 579291
======
Number of idle cycles
- Processor 0 = 427455384
- Processor 1 = 404529678
- Processor 2 = 434292912
- Processor 3 = 403395381
======
Data cache miss rate for each core
- Processor 0 = 0.4568071529511124 (1176965/2576503)
- Processor 1 = 0.3995811190425958 (962129/2407844)
- Processor 2 = 0.46612630650079545 (1213881/2604189)
- Processor 3 = 0.3980750290798332 (959944/2411465)
======
Amount of Data traffic in bytes on the bus
= 5756646
======
Number of invalidations or updates on the bus
= 1241807
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2209476, numSharedAccess = 367027
- Cache 1: numPrivateAccess = 2045063, numSharedAccess = 362781
- Cache 2: numPrivateAccess = 2270572, numSharedAccess = 333617
- Cache 3: numPrivateAccess = 2049122, numSharedAccess = 362343
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 1
- Cache 2: numO = 1
- Cache 3: numO = 0
