
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.13
 Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k frisc.v

yosys> verific -vlog2k frisc.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'frisc.v'

yosys> synth_rs -top frisc -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.2.41

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top frisc

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] frisc.v:3: compiling module 'frisc'
VERIFIC-WARNING [VERI-1209] frisc.v:5384: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5385: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5386: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5387: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5388: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5389: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5390: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5391: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5392: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5393: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5394: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5395: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5396: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5397: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5398: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5399: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5400: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5401: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5402: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5403: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5404: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5405: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5406: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5407: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5408: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5409: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5410: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5411: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5412: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5413: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5414: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5415: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5416: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5417: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5418: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5419: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5420: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5421: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5422: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5423: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5424: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5425: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5426: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5427: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5428: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5429: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5430: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5431: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5432: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5433: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5434: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5435: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5436: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5437: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5438: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5439: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5440: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5441: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5442: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5443: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5444: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5445: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5446: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5447: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5448: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5449: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5450: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5451: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5452: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5453: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5454: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5455: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5456: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5457: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5458: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5459: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5460: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5461: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5462: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5463: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5464: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5465: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5466: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5467: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5468: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5469: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5470: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5471: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5472: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5473: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5474: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5475: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5476: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5477: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5478: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5479: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5480: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5481: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5482: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5483: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5484: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5485: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5486: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5487: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5488: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5489: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5490: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5491: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5492: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5493: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5494: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5495: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5496: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5497: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5498: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5499: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5500: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5501: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5502: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5503: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5504: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5505: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5506: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5507: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5508: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5509: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5510: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5511: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5512: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5513: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5514: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5515: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5516: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5517: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5518: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5519: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5520: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5521: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5522: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5523: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5524: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5525: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5526: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5527: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5528: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5529: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5530: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5531: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5532: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5533: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5534: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5535: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5536: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5537: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5538: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5539: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5540: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5541: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5542: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5543: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5544: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5545: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5546: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5547: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5548: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5549: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5550: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5551: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5552: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5553: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5554: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5555: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5556: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5557: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5558: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5559: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5560: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5561: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5562: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5563: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5564: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5565: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5566: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5567: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5568: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5569: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5570: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5571: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5572: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5573: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5574: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5575: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5576: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5577: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5578: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5579: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5580: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5581: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5582: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5583: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5584: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5585: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5586: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5587: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5588: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5589: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5590: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5591: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5592: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5593: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5594: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5595: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5596: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5597: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5598: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5599: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5600: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5601: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5602: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5603: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5604: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5605: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5606: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5607: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5608: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5609: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5610: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5611: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5612: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5613: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5614: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5615: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5616: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5617: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5618: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5619: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5620: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5621: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5622: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5623: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5624: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5625: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5626: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5627: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5628: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5629: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5630: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5631: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5632: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5633: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5634: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5635: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5636: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5637: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5638: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5639: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5640: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5641: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5642: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5643: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5644: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5645: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5646: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5647: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5648: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5649: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5650: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5651: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5652: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5653: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5654: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5655: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5656: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5657: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5658: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5659: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5660: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5661: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5662: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5663: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5664: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5665: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5666: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5667: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5668: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5669: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5670: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5671: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5672: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5673: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5674: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5675: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5676: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5677: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5678: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5679: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5680: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5681: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5682: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5683: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5684: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5685: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5686: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5687: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5688: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5689: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5690: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5691: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5692: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5693: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5694: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5695: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5696: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5697: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5698: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5699: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5700: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5701: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5702: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5703: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5704: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5705: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5706: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5707: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5708: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5709: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5710: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5711: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5712: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5713: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5714: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5715: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5716: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5717: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5718: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5719: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5720: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5721: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5722: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5723: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5724: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5725: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5726: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5727: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5728: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5729: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5730: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5731: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5732: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5733: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5734: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5735: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5736: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5737: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5738: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5739: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5740: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5741: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5742: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5743: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5744: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5745: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5746: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5747: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5748: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5749: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5750: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5751: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5752: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5753: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5754: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5755: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5756: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5757: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5758: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5759: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5760: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5761: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5762: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5763: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5764: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5765: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5766: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5767: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5768: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5769: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5770: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5771: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5772: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5773: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5774: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5775: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5776: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5777: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5778: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5779: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5780: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5781: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5782: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5783: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5784: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5785: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5786: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5787: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5788: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5789: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5790: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5791: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5792: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5793: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5794: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5795: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5796: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5797: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5798: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5799: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5800: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5801: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5802: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5803: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5804: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5805: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5806: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5807: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5808: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5809: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5810: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5811: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5812: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5813: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5814: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5815: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5816: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5817: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5818: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5819: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5820: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5821: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5822: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5823: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5824: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5825: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5826: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5827: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5828: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5829: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5830: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5831: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5832: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5833: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5834: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5835: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5836: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5837: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5838: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5839: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5840: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5841: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5842: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5843: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5844: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5845: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5846: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5847: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5848: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5849: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5850: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5851: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5852: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5853: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5854: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5855: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5856: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5857: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5858: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5859: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5860: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5861: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5862: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5863: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5864: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5865: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5866: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5867: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5868: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5869: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5870: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5871: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5872: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5873: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5874: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5875: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5876: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5877: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5878: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5879: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5880: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5881: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5882: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5883: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5884: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5885: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5886: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5887: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5888: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5889: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5890: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5891: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5892: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5893: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5894: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5895: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5896: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5897: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5898: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5899: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5900: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5901: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5902: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5903: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5904: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5905: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5906: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5907: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5908: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5909: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5910: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5911: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5912: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5913: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5914: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5915: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5916: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5917: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5918: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5919: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5920: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5921: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5922: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5923: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5924: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5925: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5926: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5927: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5928: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5929: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5930: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5931: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5932: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5933: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5934: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5935: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5936: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5937: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5938: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5939: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5940: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5941: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5942: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5943: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5944: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5945: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5946: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5947: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5948: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5949: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5950: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5951: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5952: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5953: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5954: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5955: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5956: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5957: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5958: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5959: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5960: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5961: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5962: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5963: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5964: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5965: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5966: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5967: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5968: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5969: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5970: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5971: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5972: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5973: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5974: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5975: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5976: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5977: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5978: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5979: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5980: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5981: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5982: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5983: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5984: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5985: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5986: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5987: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5988: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5989: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5990: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5991: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5992: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5993: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5994: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5995: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5996: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5997: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5998: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:5999: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6000: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6001: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6002: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6003: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6004: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6005: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6006: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6007: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6008: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6009: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6010: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6011: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6012: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6013: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6014: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6015: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6016: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6017: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6018: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6019: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6020: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6021: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6022: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6023: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6024: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6025: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6026: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6027: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6028: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6029: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6030: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6031: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6032: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6033: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6034: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6035: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6036: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6037: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6038: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6039: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6040: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6041: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6042: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6043: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6044: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6045: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6046: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6047: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6048: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6049: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6050: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6051: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6052: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6053: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6054: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6055: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6056: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6057: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6058: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6059: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6060: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6061: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6062: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6063: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6064: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6065: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6066: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6067: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6068: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6069: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6070: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6071: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6072: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6073: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6074: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6075: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6076: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6077: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6078: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6079: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6080: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6081: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6082: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6083: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6084: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6085: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6086: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6087: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6088: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6089: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6090: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6091: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6092: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6093: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6094: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6095: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6096: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6097: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6098: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6099: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6100: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6101: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6102: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6103: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6104: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6105: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6106: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6107: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6108: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6109: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6110: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6111: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6112: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6113: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6114: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6115: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6116: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6117: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6118: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6119: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6120: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6121: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6122: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6123: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6124: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6125: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6126: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6127: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6128: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6129: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6130: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6131: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6132: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6133: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6134: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6135: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6136: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6137: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6138: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6139: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6140: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6141: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6142: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6143: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6144: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6145: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6146: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6147: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6148: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6149: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6150: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6151: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6152: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6153: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6154: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6155: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6156: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6157: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6158: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6159: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6160: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6161: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6162: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6163: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6164: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6165: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6166: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6167: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6168: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6169: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6170: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6171: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6172: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6173: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6174: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6175: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6176: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6177: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6178: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6179: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6180: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6181: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6182: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6183: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6184: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6185: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6186: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6187: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6188: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6189: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6190: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6191: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6192: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6193: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6194: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6195: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6196: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6197: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6198: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6199: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6200: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6201: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6202: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6203: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6204: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6205: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6206: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6207: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6208: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6209: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6210: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6211: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6212: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6213: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6214: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6215: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6216: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6217: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6218: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6219: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6220: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6221: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6222: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6223: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6224: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6225: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6226: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6227: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6228: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6229: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6230: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6231: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6232: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6233: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6234: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6235: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6236: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6237: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6238: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6239: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6240: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6241: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6242: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6243: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6244: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6245: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6246: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6247: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6248: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6249: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6250: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6251: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6252: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6253: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6254: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6255: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6256: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6257: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6258: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6259: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6260: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6261: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6262: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6263: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6264: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6265: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6266: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6267: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6268: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6269: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6270: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6271: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6272: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6273: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6274: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6275: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6276: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6277: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6278: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6279: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6280: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6281: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6282: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6283: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6284: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6285: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6286: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6287: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6288: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6289: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6290: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6291: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6292: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6293: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6294: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6295: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6296: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6297: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6298: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6299: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6300: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6301: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6302: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6303: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6304: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6305: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6306: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6307: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6308: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6309: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6310: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6311: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6312: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6313: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6314: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6315: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6316: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6317: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6318: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6319: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6320: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6321: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6322: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6323: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6324: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6325: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6326: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6327: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6328: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6329: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6330: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6331: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6332: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6333: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6334: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6335: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6336: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6337: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6338: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6339: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6340: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6341: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6342: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6343: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6344: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6345: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6346: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6347: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6348: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6349: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6350: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6351: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6352: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6353: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6354: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6355: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6356: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6357: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6358: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6359: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6360: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6361: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6362: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6363: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6364: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6365: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6366: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6367: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6368: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6369: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6370: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6371: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6372: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6373: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6374: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6375: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6376: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6377: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6378: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6379: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6380: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6381: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6382: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6383: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6384: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6385: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6386: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6387: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6388: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6389: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6390: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6391: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6392: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6393: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6394: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6395: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6396: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6397: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6398: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6399: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6400: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6401: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6402: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6403: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6404: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6405: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6406: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6407: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6408: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6409: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6410: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6411: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6412: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6413: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6414: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6415: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6416: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6417: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6418: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6419: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6420: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6421: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6422: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6423: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6424: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6425: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6426: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6427: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6428: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6429: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6430: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6431: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6432: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6433: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6434: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6435: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6436: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6437: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6438: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6439: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6440: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6441: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6442: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6443: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6444: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6445: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6446: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6447: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6448: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6449: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6450: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6451: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6452: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6453: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6454: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6455: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6456: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6457: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6458: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6459: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6460: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6461: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6462: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6463: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6464: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6465: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6466: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6467: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6468: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6469: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6470: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6471: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6472: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6473: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6474: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6475: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6476: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6477: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6478: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6479: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6480: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6481: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6482: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6483: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6484: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6485: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6486: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6487: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6488: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6489: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6490: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6491: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6492: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6493: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6494: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6495: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6496: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6497: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6498: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6499: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6500: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6501: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6502: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6503: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6504: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6505: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6506: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6507: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6508: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6509: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6510: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6511: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6512: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6513: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6514: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6515: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6516: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6517: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6518: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6519: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6520: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6521: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6522: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6523: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6524: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6525: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6526: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6527: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6528: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6529: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6530: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6531: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6532: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6533: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6534: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6535: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6536: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6537: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6538: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6539: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6540: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6541: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6542: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6543: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6544: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6545: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6546: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6547: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6548: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6549: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6550: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6551: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6552: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6553: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6554: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6555: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6556: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6557: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6558: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6559: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6560: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6561: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6562: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6563: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6564: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6565: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6566: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6567: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6568: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6569: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6570: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6571: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6572: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6573: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6574: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6575: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6576: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6577: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6578: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6579: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6580: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6581: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6582: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6583: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6584: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6585: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6586: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6587: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6588: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6589: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6590: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6591: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6592: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6593: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6594: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6595: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6596: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6597: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6598: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6599: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6600: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6601: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6602: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6603: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6604: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6605: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6606: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6607: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6608: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6609: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6610: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6611: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6612: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6613: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6614: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6615: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6616: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6617: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6618: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6619: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6620: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6621: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6622: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6623: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6624: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6625: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6626: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6627: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6628: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6629: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6630: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6631: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6632: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6633: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6634: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6635: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6636: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6637: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6638: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6639: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6640: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6641: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6642: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6643: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6644: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6645: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6646: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6647: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6648: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6649: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6650: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6651: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6652: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6653: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6654: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6655: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6656: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6657: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6658: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6659: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6660: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6661: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6662: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6663: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6664: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6665: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6666: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6667: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6668: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6669: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6670: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6671: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6672: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6673: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6674: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6675: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6676: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6677: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6678: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6679: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6680: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6681: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6682: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6683: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6684: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6685: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6686: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6687: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6688: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6689: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6690: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6691: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6692: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6693: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6694: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6695: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6696: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6697: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6698: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6699: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6700: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6701: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6702: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6703: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6704: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6705: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6706: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6707: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6708: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6709: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6710: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6711: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6712: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6713: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6714: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6715: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6716: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6717: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6718: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6719: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6720: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6721: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6722: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6723: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6724: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6725: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6726: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6727: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6728: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6729: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6730: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6731: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6732: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6733: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6734: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6735: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6736: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6737: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6738: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6739: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6740: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6741: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6742: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6743: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6744: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6745: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6746: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6747: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6748: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6749: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6750: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6751: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6752: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6753: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6754: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6755: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6756: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6757: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6758: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6759: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6760: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6761: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6762: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6763: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6764: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6765: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6766: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6767: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6768: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6769: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6770: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6771: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6772: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6773: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6774: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6775: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6776: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6777: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6778: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6779: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6780: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6781: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6782: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6783: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6784: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6785: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6786: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6787: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6788: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6789: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6790: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6791: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6792: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6793: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6794: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6795: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6796: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6797: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6798: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6799: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6800: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6801: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6802: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6803: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6804: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6805: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6806: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6807: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6808: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6809: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6810: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6811: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6812: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6813: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6814: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6815: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6816: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6817: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6818: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6819: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6820: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6821: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6822: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6823: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6824: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6825: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6826: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6827: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6828: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6829: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6830: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6831: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6832: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6833: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6834: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6835: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6836: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6837: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6838: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6839: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6840: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6841: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6842: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6843: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6844: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6845: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6846: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6847: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6848: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6849: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6850: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6851: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6852: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6853: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6854: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6855: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6856: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6857: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6858: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6859: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6860: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6861: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6862: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6863: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6864: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6865: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6866: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6867: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6868: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6869: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6870: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6871: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6872: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6873: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6874: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6875: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6876: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6877: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6878: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6879: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6880: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6881: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6882: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6883: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6884: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6885: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6886: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6887: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6888: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6889: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6890: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6891: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6892: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6893: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6894: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6895: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6896: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6897: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6898: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6899: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6900: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6901: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6902: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6903: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6904: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6905: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6906: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6907: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6908: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6909: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6910: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6911: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6912: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6913: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6914: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6915: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6916: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6917: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6918: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6919: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6920: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6921: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6922: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6923: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6924: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6925: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6926: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6927: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6928: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6929: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6930: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6931: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6932: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6933: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6934: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6935: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6936: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6937: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6938: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6939: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6940: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6941: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6942: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6943: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6944: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6945: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6946: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6947: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6948: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6949: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6950: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6951: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6952: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6953: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6954: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6955: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6956: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6957: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6958: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6959: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6960: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6961: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6962: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6963: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6964: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6965: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6966: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6967: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6968: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6969: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6970: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6971: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6972: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6973: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6974: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6975: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6976: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6977: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6978: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6979: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6980: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6981: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6982: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6983: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6984: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6985: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6986: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6987: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6988: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6989: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6990: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6991: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6992: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6993: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6994: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6995: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6996: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6997: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6998: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:6999: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7000: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7001: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7002: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7003: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7004: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7005: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7006: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7007: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7008: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7009: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7010: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7011: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7012: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7013: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7014: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7015: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7016: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7017: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7018: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7019: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7020: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7021: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7022: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7023: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7024: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7025: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7026: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7027: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7028: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7029: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7030: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7031: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7032: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7033: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7034: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7035: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7036: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7037: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7038: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7039: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7040: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7041: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7042: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7043: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7044: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7045: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7046: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7047: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7048: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7049: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7050: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7051: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7052: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7053: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7054: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7055: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7056: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7057: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7058: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7059: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7060: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7061: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7062: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7063: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7064: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7065: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7066: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7067: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7068: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7069: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7070: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7071: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7072: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7073: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7074: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7075: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7076: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7077: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7078: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7079: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7080: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7081: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7082: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7083: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7084: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7085: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7086: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7087: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7088: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7089: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7090: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7091: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7092: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7093: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7094: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7095: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7096: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7097: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7098: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] frisc.v:7099: expression size 8 truncated to fit in target size 1
Importing module frisc.

3.3.1. Analyzing design hierarchy..
Top module:  \frisc

3.3.2. Analyzing design hierarchy..
Top module:  \frisc
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..
Removed 0 unused cells and 2605 unused wires.
<suppressed ~2603 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module frisc...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

3.11.9. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

3.13.9. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2661$frisc.v:5384$4381 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_2663$frisc.v:5385$4384 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2663$frisc.v:5385$4384 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_2665$frisc.v:5386$4387 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2665$frisc.v:5386$4387 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_2667$frisc.v:5387$4390 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2667$frisc.v:5387$4390 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_2669$frisc.v:5388$4393 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2669$frisc.v:5388$4393 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_2671$frisc.v:5389$4396 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2671$frisc.v:5389$4396 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_2673$frisc.v:5390$4399 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2673$frisc.v:5390$4399 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2675$frisc.v:5391$4402 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2675$frisc.v:5391$4402 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2677$frisc.v:5392$4405 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_2679$frisc.v:5393$4408 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2679$frisc.v:5393$4408 ($shr).
Removed top 14 bits (of 16) from port A of cell frisc.$verific$shift_right_2681$frisc.v:5394$4411 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2681$frisc.v:5394$4411 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_2683$frisc.v:5395$4414 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2683$frisc.v:5395$4414 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_2685$frisc.v:5396$4417 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2685$frisc.v:5396$4417 ($shr).
Removed top 4 bits (of 32) from port A of cell frisc.$verific$shift_right_2687$frisc.v:5397$4420 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2687$frisc.v:5397$4420 ($shr).
Removed top 60 bits (of 64) from port A of cell frisc.$verific$shift_right_2689$frisc.v:5398$4423 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2689$frisc.v:5398$4423 ($shr).
Removed top 63 bits (of 64) from port A of cell frisc.$verific$shift_right_2691$frisc.v:5399$4426 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2691$frisc.v:5399$4426 ($shr).
Removed top 63 bits (of 64) from port A of cell frisc.$verific$shift_right_2693$frisc.v:5400$4429 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2693$frisc.v:5400$4429 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2695$frisc.v:5401$4432 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2697$frisc.v:5402$4435 ($shr).
Removed top 5 bits (of 64) from port A of cell frisc.$verific$shift_right_2699$frisc.v:5403$4438 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2699$frisc.v:5403$4438 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2701$frisc.v:5404$4441 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_2703$frisc.v:5405$4444 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2703$frisc.v:5405$4444 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_2705$frisc.v:5406$4447 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2705$frisc.v:5406$4447 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2707$frisc.v:5407$4450 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2707$frisc.v:5407$4450 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_2709$frisc.v:5408$4453 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2709$frisc.v:5408$4453 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_2711$frisc.v:5409$4456 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2711$frisc.v:5409$4456 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_2713$frisc.v:5410$4459 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2713$frisc.v:5410$4459 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2715$frisc.v:5411$4462 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2715$frisc.v:5411$4462 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_2717$frisc.v:5412$4465 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2717$frisc.v:5412$4465 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2719$frisc.v:5413$4468 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2719$frisc.v:5413$4468 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2721$frisc.v:5414$4471 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2721$frisc.v:5414$4471 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_2723$frisc.v:5415$4474 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2723$frisc.v:5415$4474 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_2725$frisc.v:5416$4477 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2725$frisc.v:5416$4477 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_2727$frisc.v:5417$4480 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2727$frisc.v:5417$4480 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2729$frisc.v:5418$4483 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2729$frisc.v:5418$4483 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2731$frisc.v:5419$4486 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2731$frisc.v:5419$4486 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2733$frisc.v:5420$4489 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2733$frisc.v:5420$4489 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2735$frisc.v:5421$4492 ($shr).
Removed top 12 bits (of 16) from port A of cell frisc.$verific$shift_right_2737$frisc.v:5422$4495 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2737$frisc.v:5422$4495 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2739$frisc.v:5423$4498 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2739$frisc.v:5423$4498 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_2741$frisc.v:5424$4501 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2741$frisc.v:5424$4501 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2743$frisc.v:5425$4504 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2743$frisc.v:5425$4504 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_2745$frisc.v:5426$4507 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2745$frisc.v:5426$4507 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2747$frisc.v:5427$4510 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2747$frisc.v:5427$4510 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_2749$frisc.v:5428$4513 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2749$frisc.v:5428$4513 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2751$frisc.v:5429$4516 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2751$frisc.v:5429$4516 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2753$frisc.v:5430$4519 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2753$frisc.v:5430$4519 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_2755$frisc.v:5431$4522 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2755$frisc.v:5431$4522 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_2757$frisc.v:5432$4525 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2757$frisc.v:5432$4525 ($shr).
Removed top 8 bits (of 16) from port A of cell frisc.$verific$shift_right_2759$frisc.v:5433$4528 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2759$frisc.v:5433$4528 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_2761$frisc.v:5434$4531 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2761$frisc.v:5434$4531 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2763$frisc.v:5435$4534 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2765$frisc.v:5436$4537 ($shr).
Removed top 4 bits (of 16) from port A of cell frisc.$verific$shift_right_2767$frisc.v:5437$4540 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2767$frisc.v:5437$4540 ($shr).
Removed top 30 bits (of 32) from port A of cell frisc.$verific$shift_right_2769$frisc.v:5438$4543 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2769$frisc.v:5438$4543 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_2771$frisc.v:5439$4546 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2771$frisc.v:5439$4546 ($shr).
Removed top 12 bits (of 16) from port A of cell frisc.$verific$shift_right_2773$frisc.v:5440$4549 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2773$frisc.v:5440$4549 ($shr).
Removed top 14 bits (of 16) from port A of cell frisc.$verific$shift_right_2775$frisc.v:5441$4552 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2775$frisc.v:5441$4552 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_2777$frisc.v:5442$4555 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2777$frisc.v:5442$4555 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_2779$frisc.v:5443$4558 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2779$frisc.v:5443$4558 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_2781$frisc.v:5444$4561 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2781$frisc.v:5444$4561 ($shr).
Removed top 31 bits (of 64) from port A of cell frisc.$verific$shift_right_2783$frisc.v:5445$4564 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2783$frisc.v:5445$4564 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_2785$frisc.v:5446$4567 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2785$frisc.v:5446$4567 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_2787$frisc.v:5447$4570 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2787$frisc.v:5447$4570 ($shr).
Removed top 14 bits (of 64) from port A of cell frisc.$verific$shift_right_2789$frisc.v:5448$4573 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2789$frisc.v:5448$4573 ($shr).
Removed top 8 bits (of 16) from port A of cell frisc.$verific$shift_right_2791$frisc.v:5449$4576 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2791$frisc.v:5449$4576 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_2793$frisc.v:5450$4579 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2793$frisc.v:5450$4579 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_2795$frisc.v:5451$4582 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2795$frisc.v:5451$4582 ($shr).
Removed top 8 bits (of 16) from port A of cell frisc.$verific$shift_right_2797$frisc.v:5452$4585 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2797$frisc.v:5452$4585 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_2799$frisc.v:5453$4588 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2799$frisc.v:5453$4588 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_2801$frisc.v:5454$4591 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2801$frisc.v:5454$4591 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_2803$frisc.v:5455$4594 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2803$frisc.v:5455$4594 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2805$frisc.v:5456$4597 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_2807$frisc.v:5457$4600 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2807$frisc.v:5457$4600 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_2809$frisc.v:5458$4603 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2809$frisc.v:5458$4603 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2811$frisc.v:5459$4606 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_2813$frisc.v:5460$4609 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2813$frisc.v:5460$4609 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2815$frisc.v:5461$4612 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_2817$frisc.v:5462$4615 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2817$frisc.v:5462$4615 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_2819$frisc.v:5463$4618 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2819$frisc.v:5463$4618 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_2821$frisc.v:5464$4621 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2821$frisc.v:5464$4621 ($shr).
Removed top 3 bits (of 8) from port A of cell frisc.$verific$shift_right_2823$frisc.v:5465$4624 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2823$frisc.v:5465$4624 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_2825$frisc.v:5466$4627 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2825$frisc.v:5466$4627 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_2827$frisc.v:5467$4630 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2827$frisc.v:5467$4630 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2829$frisc.v:5468$4633 ($shr).
Removed top 28 bits (of 32) from port A of cell frisc.$verific$shift_right_2831$frisc.v:5469$4636 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2831$frisc.v:5469$4636 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_2833$frisc.v:5470$4639 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2833$frisc.v:5470$4639 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_2835$frisc.v:5471$4642 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2835$frisc.v:5471$4642 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_2837$frisc.v:5472$4645 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2837$frisc.v:5472$4645 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_2839$frisc.v:5473$4648 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2839$frisc.v:5473$4648 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2841$frisc.v:5474$4651 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_2843$frisc.v:5475$4654 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2843$frisc.v:5475$4654 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_2845$frisc.v:5476$4657 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2845$frisc.v:5476$4657 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2847$frisc.v:5477$4660 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_2849$frisc.v:5478$4663 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2849$frisc.v:5478$4663 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_2851$frisc.v:5479$4666 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2851$frisc.v:5479$4666 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2853$frisc.v:5480$4669 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2853$frisc.v:5480$4669 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2855$frisc.v:5481$4672 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_2857$frisc.v:5482$4675 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2857$frisc.v:5482$4675 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_2859$frisc.v:5483$4678 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2859$frisc.v:5483$4678 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2861$frisc.v:5484$4681 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2861$frisc.v:5484$4681 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_2863$frisc.v:5485$4684 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2863$frisc.v:5485$4684 ($shr).
Removed top 5 bits (of 32) from port A of cell frisc.$verific$shift_right_2865$frisc.v:5486$4687 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2865$frisc.v:5486$4687 ($shr).
Removed top 3 bits (of 8) from port A of cell frisc.$verific$shift_right_2867$frisc.v:5487$4690 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2867$frisc.v:5487$4690 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2869$frisc.v:5488$4693 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_2871$frisc.v:5489$4696 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2871$frisc.v:5489$4696 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_2873$frisc.v:5490$4699 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2873$frisc.v:5490$4699 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2875$frisc.v:5491$4702 ($shr).
Removed top 4 bits (of 32) from port A of cell frisc.$verific$shift_right_2877$frisc.v:5492$4705 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2877$frisc.v:5492$4705 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_2879$frisc.v:5493$4708 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2879$frisc.v:5493$4708 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2881$frisc.v:5494$4711 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2883$frisc.v:5495$4714 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_2885$frisc.v:5496$4717 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2885$frisc.v:5496$4717 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2887$frisc.v:5497$4720 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_2889$frisc.v:5498$4723 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2889$frisc.v:5498$4723 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_2891$frisc.v:5499$4726 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2891$frisc.v:5499$4726 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_2893$frisc.v:5500$4729 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2893$frisc.v:5500$4729 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_2895$frisc.v:5501$4732 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2895$frisc.v:5501$4732 ($shr).
Removed top 2 bits (of 8) from port A of cell frisc.$verific$shift_right_2897$frisc.v:5502$4735 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2897$frisc.v:5502$4735 ($shr).
Removed top 8 bits (of 32) from port A of cell frisc.$verific$shift_right_2899$frisc.v:5503$4738 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2899$frisc.v:5503$4738 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_2901$frisc.v:5504$4741 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2901$frisc.v:5504$4741 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_2903$frisc.v:5505$4744 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2903$frisc.v:5505$4744 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_2905$frisc.v:5506$4747 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2905$frisc.v:5506$4747 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_2907$frisc.v:5507$4750 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2907$frisc.v:5507$4750 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2909$frisc.v:5508$4753 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_2911$frisc.v:5509$4756 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2911$frisc.v:5509$4756 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_2913$frisc.v:5510$4759 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2913$frisc.v:5510$4759 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_2915$frisc.v:5511$4762 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2915$frisc.v:5511$4762 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_2917$frisc.v:5512$4765 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2917$frisc.v:5512$4765 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2919$frisc.v:5513$4768 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_2921$frisc.v:5514$4771 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2921$frisc.v:5514$4771 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_2923$frisc.v:5515$4774 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2923$frisc.v:5515$4774 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_2925$frisc.v:5516$4777 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2925$frisc.v:5516$4777 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_2927$frisc.v:5517$4780 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2927$frisc.v:5517$4780 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_2929$frisc.v:5518$4783 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2929$frisc.v:5518$4783 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2931$frisc.v:5519$4786 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_2933$frisc.v:5520$4789 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2933$frisc.v:5520$4789 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_2935$frisc.v:5521$4792 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2935$frisc.v:5521$4792 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_2937$frisc.v:5522$4795 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2937$frisc.v:5522$4795 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_2939$frisc.v:5523$4798 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2939$frisc.v:5523$4798 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_2941$frisc.v:5524$4801 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2941$frisc.v:5524$4801 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2943$frisc.v:5525$4804 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2943$frisc.v:5525$4804 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2945$frisc.v:5526$4807 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2947$frisc.v:5527$4810 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2947$frisc.v:5527$4810 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2949$frisc.v:5528$4813 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2951$frisc.v:5529$4816 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2951$frisc.v:5529$4816 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_2953$frisc.v:5530$4819 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2953$frisc.v:5530$4819 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2955$frisc.v:5531$4822 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2955$frisc.v:5531$4822 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_2957$frisc.v:5532$4825 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2957$frisc.v:5532$4825 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2959$frisc.v:5533$4828 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_2961$frisc.v:5534$4831 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2961$frisc.v:5534$4831 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_2963$frisc.v:5535$4834 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2963$frisc.v:5535$4834 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_2965$frisc.v:5536$4837 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2965$frisc.v:5536$4837 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_2967$frisc.v:5537$4840 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2967$frisc.v:5537$4840 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_2969$frisc.v:5538$4843 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2969$frisc.v:5538$4843 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_2971$frisc.v:5539$4846 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2971$frisc.v:5539$4846 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_2973$frisc.v:5540$4849 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2973$frisc.v:5540$4849 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2975$frisc.v:5541$4852 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_2977$frisc.v:5542$4855 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2977$frisc.v:5542$4855 ($shr).
Removed top 11 bits (of 32) from port A of cell frisc.$verific$shift_right_2979$frisc.v:5543$4858 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2979$frisc.v:5543$4858 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2981$frisc.v:5544$4861 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_2983$frisc.v:5545$4864 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_2985$frisc.v:5546$4867 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_2985$frisc.v:5546$4867 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2987$frisc.v:5547$4870 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2987$frisc.v:5547$4870 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_2989$frisc.v:5548$4873 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_2989$frisc.v:5548$4873 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_2991$frisc.v:5549$4876 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2991$frisc.v:5549$4876 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_2993$frisc.v:5550$4879 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2993$frisc.v:5550$4879 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_2995$frisc.v:5551$4882 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2995$frisc.v:5551$4882 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_2997$frisc.v:5552$4885 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_2997$frisc.v:5552$4885 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_2999$frisc.v:5553$4888 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3001$frisc.v:5554$4891 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3001$frisc.v:5554$4891 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3003$frisc.v:5555$4894 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3005$frisc.v:5556$4897 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3005$frisc.v:5556$4897 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_3007$frisc.v:5557$4900 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3007$frisc.v:5557$4900 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3009$frisc.v:5558$4903 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_3011$frisc.v:5559$4906 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3011$frisc.v:5559$4906 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3013$frisc.v:5560$4909 ($shr).
Removed top 9 bits (of 64) from port A of cell frisc.$verific$shift_right_3015$frisc.v:5561$4912 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3015$frisc.v:5561$4912 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3017$frisc.v:5562$4915 ($shr).
Removed top 14 bits (of 16) from port A of cell frisc.$verific$shift_right_3019$frisc.v:5563$4918 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3019$frisc.v:5563$4918 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_3021$frisc.v:5564$4921 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3021$frisc.v:5564$4921 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_3023$frisc.v:5565$4924 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3023$frisc.v:5565$4924 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_3025$frisc.v:5566$4927 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3025$frisc.v:5566$4927 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_3027$frisc.v:5567$4930 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3027$frisc.v:5567$4930 ($shr).
Removed top 30 bits (of 32) from port A of cell frisc.$verific$shift_right_3029$frisc.v:5568$4933 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3029$frisc.v:5568$4933 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3031$frisc.v:5569$4936 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3031$frisc.v:5569$4936 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_3033$frisc.v:5570$4939 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3033$frisc.v:5570$4939 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_3035$frisc.v:5571$4942 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3035$frisc.v:5571$4942 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3037$frisc.v:5572$4945 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3037$frisc.v:5572$4945 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3039$frisc.v:5573$4948 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3039$frisc.v:5573$4948 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3041$frisc.v:5574$4951 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3041$frisc.v:5574$4951 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3043$frisc.v:5575$4954 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3043$frisc.v:5575$4954 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3045$frisc.v:5576$4957 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3045$frisc.v:5576$4957 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3047$frisc.v:5577$4960 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3047$frisc.v:5577$4960 ($shr).
Removed top 8 bits (of 32) from port A of cell frisc.$verific$shift_right_3049$frisc.v:5578$4963 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3049$frisc.v:5578$4963 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_3051$frisc.v:5579$4966 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3051$frisc.v:5579$4966 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3053$frisc.v:5580$4969 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3055$frisc.v:5581$4972 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3055$frisc.v:5581$4972 ($shr).
Removed top 3 bits (of 8) from port A of cell frisc.$verific$shift_right_3057$frisc.v:5582$4975 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3057$frisc.v:5582$4975 ($shr).
Removed top 8 bits (of 32) from port A of cell frisc.$verific$shift_right_3059$frisc.v:5583$4978 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3059$frisc.v:5583$4978 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_3061$frisc.v:5584$4981 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3061$frisc.v:5584$4981 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3063$frisc.v:5585$4984 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3065$frisc.v:5586$4987 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3065$frisc.v:5586$4987 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_3067$frisc.v:5587$4990 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3067$frisc.v:5587$4990 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3069$frisc.v:5588$4993 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3071$frisc.v:5589$4996 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3071$frisc.v:5589$4996 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_3073$frisc.v:5590$4999 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3073$frisc.v:5590$4999 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3075$frisc.v:5591$5002 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3075$frisc.v:5591$5002 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3077$frisc.v:5592$5005 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3079$frisc.v:5593$5008 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3079$frisc.v:5593$5008 ($shr).
Removed top 10 bits (of 64) from port A of cell frisc.$verific$shift_right_3081$frisc.v:5594$5011 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3081$frisc.v:5594$5011 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_3083$frisc.v:5595$5014 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3083$frisc.v:5595$5014 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_3085$frisc.v:5596$5017 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3085$frisc.v:5596$5017 ($shr).
Removed top 15 bits (of 16) from port A of cell frisc.$verific$shift_right_3087$frisc.v:5597$5020 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3087$frisc.v:5597$5020 ($shr).
Removed top 3 bits (of 8) from port A of cell frisc.$verific$shift_right_3089$frisc.v:5598$5023 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3089$frisc.v:5598$5023 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3091$frisc.v:5599$5026 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3093$frisc.v:5600$5029 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3095$frisc.v:5601$5032 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3097$frisc.v:5602$5035 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3099$frisc.v:5603$5038 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3099$frisc.v:5603$5038 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_3101$frisc.v:5604$5041 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3101$frisc.v:5604$5041 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3103$frisc.v:5605$5044 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3103$frisc.v:5605$5044 ($shr).
Removed top 8 bits (of 32) from port A of cell frisc.$verific$shift_right_3105$frisc.v:5606$5047 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3105$frisc.v:5606$5047 ($shr).
Removed top 2 bits (of 8) from port A of cell frisc.$verific$shift_right_3107$frisc.v:5607$5050 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3107$frisc.v:5607$5050 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_3109$frisc.v:5608$5053 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3109$frisc.v:5608$5053 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3111$frisc.v:5609$5056 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3111$frisc.v:5609$5056 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_3113$frisc.v:5610$5059 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3113$frisc.v:5610$5059 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3115$frisc.v:5611$5062 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3115$frisc.v:5611$5062 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3117$frisc.v:5612$5065 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3117$frisc.v:5612$5065 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_3119$frisc.v:5613$5068 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3119$frisc.v:5613$5068 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3121$frisc.v:5614$5071 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3123$frisc.v:5615$5074 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3125$frisc.v:5616$5077 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3127$frisc.v:5617$5080 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3127$frisc.v:5617$5080 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3129$frisc.v:5618$5083 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3131$frisc.v:5619$5086 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3131$frisc.v:5619$5086 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3133$frisc.v:5620$5089 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_3135$frisc.v:5621$5092 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3135$frisc.v:5621$5092 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3137$frisc.v:5622$5095 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3137$frisc.v:5622$5095 ($shr).
Removed top 4 bits (of 32) from port A of cell frisc.$verific$shift_right_3139$frisc.v:5623$5098 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3139$frisc.v:5623$5098 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3141$frisc.v:5624$5101 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3143$frisc.v:5625$5104 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3143$frisc.v:5625$5104 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_3145$frisc.v:5626$5107 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3145$frisc.v:5626$5107 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3147$frisc.v:5627$5110 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3147$frisc.v:5627$5110 ($shr).
Removed top 8 bits (of 32) from port A of cell frisc.$verific$shift_right_3149$frisc.v:5628$5113 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3149$frisc.v:5628$5113 ($shr).
Removed top 6 bits (of 64) from port A of cell frisc.$verific$shift_right_3151$frisc.v:5629$5116 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3151$frisc.v:5629$5116 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3153$frisc.v:5630$5119 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3153$frisc.v:5630$5119 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_3155$frisc.v:5631$5122 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3155$frisc.v:5631$5122 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3157$frisc.v:5632$5125 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3159$frisc.v:5633$5128 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_3161$frisc.v:5634$5131 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3161$frisc.v:5634$5131 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_3163$frisc.v:5635$5134 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3163$frisc.v:5635$5134 ($shr).
Removed top 12 bits (of 16) from port A of cell frisc.$verific$shift_right_3165$frisc.v:5636$5137 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3165$frisc.v:5636$5137 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3167$frisc.v:5637$5140 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3169$frisc.v:5638$5143 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3171$frisc.v:5639$5146 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3173$frisc.v:5640$5149 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3175$frisc.v:5641$5152 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3175$frisc.v:5641$5152 ($shr).
Removed top 8 bits (of 32) from port A of cell frisc.$verific$shift_right_3177$frisc.v:5642$5155 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3177$frisc.v:5642$5155 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_3179$frisc.v:5643$5158 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3179$frisc.v:5643$5158 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3181$frisc.v:5644$5161 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3183$frisc.v:5645$5164 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3185$frisc.v:5646$5167 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3185$frisc.v:5646$5167 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_3187$frisc.v:5647$5170 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3187$frisc.v:5647$5170 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3189$frisc.v:5648$5173 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3189$frisc.v:5648$5173 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3191$frisc.v:5649$5176 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3193$frisc.v:5650$5179 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3193$frisc.v:5650$5179 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_3195$frisc.v:5651$5182 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3195$frisc.v:5651$5182 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3197$frisc.v:5652$5185 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3197$frisc.v:5652$5185 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3199$frisc.v:5653$5188 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3201$frisc.v:5654$5191 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3203$frisc.v:5655$5194 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3205$frisc.v:5656$5197 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3205$frisc.v:5656$5197 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_3207$frisc.v:5657$5200 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3207$frisc.v:5657$5200 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3209$frisc.v:5658$5203 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3209$frisc.v:5658$5203 ($shr).
Removed top 8 bits (of 32) from port A of cell frisc.$verific$shift_right_3211$frisc.v:5659$5206 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3211$frisc.v:5659$5206 ($shr).
Removed top 6 bits (of 64) from port A of cell frisc.$verific$shift_right_3213$frisc.v:5660$5209 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3213$frisc.v:5660$5209 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3215$frisc.v:5661$5212 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3215$frisc.v:5661$5212 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_3217$frisc.v:5662$5215 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3217$frisc.v:5662$5215 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3219$frisc.v:5663$5218 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3221$frisc.v:5664$5221 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3223$frisc.v:5665$5224 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3223$frisc.v:5665$5224 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3225$frisc.v:5666$5227 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3227$frisc.v:5667$5230 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3229$frisc.v:5668$5233 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_3231$frisc.v:5669$5236 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3231$frisc.v:5669$5236 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3233$frisc.v:5670$5239 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3233$frisc.v:5670$5239 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3235$frisc.v:5671$5242 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3235$frisc.v:5671$5242 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_3237$frisc.v:5672$5245 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3237$frisc.v:5672$5245 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3239$frisc.v:5673$5248 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3239$frisc.v:5673$5248 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3241$frisc.v:5674$5251 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3241$frisc.v:5674$5251 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3243$frisc.v:5675$5254 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3245$frisc.v:5676$5257 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3247$frisc.v:5677$5260 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3247$frisc.v:5677$5260 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3249$frisc.v:5678$5263 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3249$frisc.v:5678$5263 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3251$frisc.v:5679$5266 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3251$frisc.v:5679$5266 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3253$frisc.v:5680$5269 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3253$frisc.v:5680$5269 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_3255$frisc.v:5681$5272 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3255$frisc.v:5681$5272 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3257$frisc.v:5682$5275 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3257$frisc.v:5682$5275 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_3259$frisc.v:5683$5278 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3259$frisc.v:5683$5278 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3261$frisc.v:5684$5281 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3261$frisc.v:5684$5281 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_3263$frisc.v:5685$5284 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3263$frisc.v:5685$5284 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_3265$frisc.v:5686$5287 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3265$frisc.v:5686$5287 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3267$frisc.v:5687$5290 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3269$frisc.v:5688$5293 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3269$frisc.v:5688$5293 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3271$frisc.v:5689$5296 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3273$frisc.v:5690$5299 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_3275$frisc.v:5691$5302 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3275$frisc.v:5691$5302 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3277$frisc.v:5692$5305 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3277$frisc.v:5692$5305 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_3279$frisc.v:5693$5308 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3279$frisc.v:5693$5308 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3281$frisc.v:5694$5311 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3281$frisc.v:5694$5311 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_3283$frisc.v:5695$5314 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3283$frisc.v:5695$5314 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_3285$frisc.v:5696$5317 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3285$frisc.v:5696$5317 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_3287$frisc.v:5697$5320 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3287$frisc.v:5697$5320 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3289$frisc.v:5698$5323 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3289$frisc.v:5698$5323 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3291$frisc.v:5699$5326 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3291$frisc.v:5699$5326 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3293$frisc.v:5700$5329 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3293$frisc.v:5700$5329 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3295$frisc.v:5701$5332 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3295$frisc.v:5701$5332 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3297$frisc.v:5702$5335 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3297$frisc.v:5702$5335 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3299$frisc.v:5703$5338 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3299$frisc.v:5703$5338 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3301$frisc.v:5704$5341 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3301$frisc.v:5704$5341 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3303$frisc.v:5705$5344 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3303$frisc.v:5705$5344 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3305$frisc.v:5706$5347 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3305$frisc.v:5706$5347 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3307$frisc.v:5707$5350 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3307$frisc.v:5707$5350 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3309$frisc.v:5708$5353 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3309$frisc.v:5708$5353 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3311$frisc.v:5709$5356 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3311$frisc.v:5709$5356 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3313$frisc.v:5710$5359 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3313$frisc.v:5710$5359 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3315$frisc.v:5711$5362 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3315$frisc.v:5711$5362 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3317$frisc.v:5712$5365 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3317$frisc.v:5712$5365 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3319$frisc.v:5713$5368 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3319$frisc.v:5713$5368 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3321$frisc.v:5714$5371 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3321$frisc.v:5714$5371 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3323$frisc.v:5715$5374 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3323$frisc.v:5715$5374 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3325$frisc.v:5716$5377 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_3327$frisc.v:5717$5380 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3327$frisc.v:5717$5380 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3329$frisc.v:5718$5383 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_3331$frisc.v:5719$5386 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3331$frisc.v:5719$5386 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3333$frisc.v:5720$5389 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3333$frisc.v:5720$5389 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3335$frisc.v:5721$5392 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3335$frisc.v:5721$5392 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3337$frisc.v:5722$5395 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3337$frisc.v:5722$5395 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3339$frisc.v:5723$5398 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3339$frisc.v:5723$5398 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3341$frisc.v:5724$5401 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3341$frisc.v:5724$5401 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_3343$frisc.v:5725$5404 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3343$frisc.v:5725$5404 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_3345$frisc.v:5726$5407 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3345$frisc.v:5726$5407 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3347$frisc.v:5727$5410 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3347$frisc.v:5727$5410 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_3349$frisc.v:5728$5413 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3349$frisc.v:5728$5413 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3351$frisc.v:5729$5416 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3351$frisc.v:5729$5416 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3353$frisc.v:5730$5419 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3353$frisc.v:5730$5419 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3355$frisc.v:5731$5422 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3355$frisc.v:5731$5422 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3357$frisc.v:5732$5425 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3359$frisc.v:5733$5428 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3359$frisc.v:5733$5428 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3361$frisc.v:5734$5431 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3361$frisc.v:5734$5431 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3363$frisc.v:5735$5434 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_3365$frisc.v:5736$5437 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3365$frisc.v:5736$5437 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3367$frisc.v:5737$5440 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3367$frisc.v:5737$5440 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3369$frisc.v:5738$5443 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3369$frisc.v:5738$5443 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3371$frisc.v:5739$5446 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3373$frisc.v:5740$5449 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3373$frisc.v:5740$5449 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3375$frisc.v:5741$5452 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3377$frisc.v:5742$5455 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3379$frisc.v:5743$5458 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3379$frisc.v:5743$5458 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3381$frisc.v:5744$5461 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3381$frisc.v:5744$5461 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3383$frisc.v:5745$5464 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3383$frisc.v:5745$5464 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3385$frisc.v:5746$5467 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3387$frisc.v:5747$5470 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3387$frisc.v:5747$5470 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3389$frisc.v:5748$5473 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3391$frisc.v:5749$5476 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3391$frisc.v:5749$5476 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_3393$frisc.v:5750$5479 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3393$frisc.v:5750$5479 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3395$frisc.v:5751$5482 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3395$frisc.v:5751$5482 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3397$frisc.v:5752$5485 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3397$frisc.v:5752$5485 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3399$frisc.v:5753$5488 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3401$frisc.v:5754$5491 ($shr).
Removed top 16 bits (of 64) from port A of cell frisc.$verific$shift_right_3403$frisc.v:5755$5494 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3403$frisc.v:5755$5494 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3405$frisc.v:5756$5497 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3405$frisc.v:5756$5497 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_3407$frisc.v:5757$5500 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3407$frisc.v:5757$5500 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3409$frisc.v:5758$5503 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3409$frisc.v:5758$5503 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_3411$frisc.v:5759$5506 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3411$frisc.v:5759$5506 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_3413$frisc.v:5760$5509 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3413$frisc.v:5760$5509 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3415$frisc.v:5761$5512 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3417$frisc.v:5762$5515 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_3419$frisc.v:5763$5518 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3419$frisc.v:5763$5518 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3421$frisc.v:5764$5521 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3421$frisc.v:5764$5521 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3423$frisc.v:5765$5524 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3423$frisc.v:5765$5524 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3425$frisc.v:5766$5527 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3425$frisc.v:5766$5527 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3427$frisc.v:5767$5530 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3427$frisc.v:5767$5530 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3429$frisc.v:5768$5533 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3431$frisc.v:5769$5536 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_3433$frisc.v:5770$5539 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3433$frisc.v:5770$5539 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3435$frisc.v:5771$5542 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3435$frisc.v:5771$5542 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_3437$frisc.v:5772$5545 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3437$frisc.v:5772$5545 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3439$frisc.v:5773$5548 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3439$frisc.v:5773$5548 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_3441$frisc.v:5774$5551 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3441$frisc.v:5774$5551 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_3443$frisc.v:5775$5554 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3443$frisc.v:5775$5554 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_3445$frisc.v:5776$5557 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3445$frisc.v:5776$5557 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3447$frisc.v:5777$5560 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3447$frisc.v:5777$5560 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3449$frisc.v:5778$5563 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3449$frisc.v:5778$5563 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3451$frisc.v:5779$5566 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3451$frisc.v:5779$5566 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3453$frisc.v:5780$5569 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3453$frisc.v:5780$5569 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3455$frisc.v:5781$5572 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3455$frisc.v:5781$5572 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3457$frisc.v:5782$5575 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3457$frisc.v:5782$5575 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3459$frisc.v:5783$5578 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3459$frisc.v:5783$5578 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3461$frisc.v:5784$5581 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3461$frisc.v:5784$5581 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3463$frisc.v:5785$5584 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3463$frisc.v:5785$5584 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3465$frisc.v:5786$5587 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3465$frisc.v:5786$5587 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3467$frisc.v:5787$5590 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3467$frisc.v:5787$5590 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3469$frisc.v:5788$5593 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3469$frisc.v:5788$5593 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3471$frisc.v:5789$5596 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3471$frisc.v:5789$5596 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3473$frisc.v:5790$5599 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3473$frisc.v:5790$5599 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3475$frisc.v:5791$5602 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3475$frisc.v:5791$5602 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3477$frisc.v:5792$5605 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3477$frisc.v:5792$5605 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3479$frisc.v:5793$5608 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3479$frisc.v:5793$5608 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3481$frisc.v:5794$5611 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3483$frisc.v:5795$5614 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3485$frisc.v:5796$5617 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3485$frisc.v:5796$5617 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3487$frisc.v:5797$5620 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3487$frisc.v:5797$5620 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3489$frisc.v:5798$5623 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3489$frisc.v:5798$5623 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3491$frisc.v:5799$5626 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3491$frisc.v:5799$5626 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3493$frisc.v:5800$5629 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3493$frisc.v:5800$5629 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3495$frisc.v:5801$5632 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3495$frisc.v:5801$5632 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3497$frisc.v:5802$5635 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3497$frisc.v:5802$5635 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3499$frisc.v:5803$5638 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3499$frisc.v:5803$5638 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3501$frisc.v:5804$5641 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3501$frisc.v:5804$5641 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3503$frisc.v:5805$5644 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3503$frisc.v:5805$5644 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3505$frisc.v:5806$5647 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3505$frisc.v:5806$5647 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_3507$frisc.v:5807$5650 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3507$frisc.v:5807$5650 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3509$frisc.v:5808$5653 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3509$frisc.v:5808$5653 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3511$frisc.v:5809$5656 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3513$frisc.v:5810$5659 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3513$frisc.v:5810$5659 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3515$frisc.v:5811$5662 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3515$frisc.v:5811$5662 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3517$frisc.v:5812$5665 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3517$frisc.v:5812$5665 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_3519$frisc.v:5813$5668 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3519$frisc.v:5813$5668 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3521$frisc.v:5814$5671 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3521$frisc.v:5814$5671 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3523$frisc.v:5815$5674 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_3525$frisc.v:5816$5677 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3525$frisc.v:5816$5677 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3527$frisc.v:5817$5680 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3527$frisc.v:5817$5680 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_3529$frisc.v:5818$5683 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3529$frisc.v:5818$5683 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3531$frisc.v:5819$5686 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3533$frisc.v:5820$5689 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3533$frisc.v:5820$5689 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3535$frisc.v:5821$5692 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3535$frisc.v:5821$5692 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3537$frisc.v:5822$5695 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3537$frisc.v:5822$5695 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3539$frisc.v:5823$5698 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3539$frisc.v:5823$5698 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3541$frisc.v:5824$5701 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3541$frisc.v:5824$5701 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3543$frisc.v:5825$5704 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3545$frisc.v:5826$5707 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3545$frisc.v:5826$5707 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3547$frisc.v:5827$5710 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3549$frisc.v:5828$5713 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_3551$frisc.v:5829$5716 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3551$frisc.v:5829$5716 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3553$frisc.v:5830$5719 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3553$frisc.v:5830$5719 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3555$frisc.v:5831$5722 ($shr).
Removed top 11 bits (of 32) from port A of cell frisc.$verific$shift_right_3557$frisc.v:5832$5725 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3557$frisc.v:5832$5725 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3559$frisc.v:5833$5728 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3561$frisc.v:5834$5731 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3561$frisc.v:5834$5731 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3563$frisc.v:5835$5734 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3565$frisc.v:5836$5737 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_3567$frisc.v:5837$5740 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3567$frisc.v:5837$5740 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3569$frisc.v:5838$5743 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3569$frisc.v:5838$5743 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3571$frisc.v:5839$5746 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3571$frisc.v:5839$5746 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3573$frisc.v:5840$5749 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3573$frisc.v:5840$5749 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3575$frisc.v:5841$5752 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3575$frisc.v:5841$5752 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_3577$frisc.v:5842$5755 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3577$frisc.v:5842$5755 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_3579$frisc.v:5843$5758 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3579$frisc.v:5843$5758 ($shr).
Removed top 17 bits (of 64) from port A of cell frisc.$verific$shift_right_3581$frisc.v:5844$5761 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3581$frisc.v:5844$5761 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3583$frisc.v:5845$5764 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3583$frisc.v:5845$5764 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3585$frisc.v:5846$5767 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3585$frisc.v:5846$5767 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3587$frisc.v:5847$5770 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3587$frisc.v:5847$5770 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3589$frisc.v:5848$5773 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3589$frisc.v:5848$5773 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3591$frisc.v:5849$5776 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3591$frisc.v:5849$5776 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3593$frisc.v:5850$5779 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3593$frisc.v:5850$5779 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3595$frisc.v:5851$5782 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3595$frisc.v:5851$5782 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3597$frisc.v:5852$5785 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3597$frisc.v:5852$5785 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3599$frisc.v:5853$5788 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3599$frisc.v:5853$5788 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3601$frisc.v:5854$5791 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3601$frisc.v:5854$5791 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3603$frisc.v:5855$5794 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3603$frisc.v:5855$5794 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3605$frisc.v:5856$5797 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3605$frisc.v:5856$5797 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3607$frisc.v:5857$5800 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3607$frisc.v:5857$5800 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3609$frisc.v:5858$5803 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3609$frisc.v:5858$5803 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3611$frisc.v:5859$5806 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3611$frisc.v:5859$5806 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3613$frisc.v:5860$5809 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3615$frisc.v:5861$5812 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3617$frisc.v:5862$5815 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3617$frisc.v:5862$5815 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3619$frisc.v:5863$5818 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3619$frisc.v:5863$5818 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3621$frisc.v:5864$5821 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3621$frisc.v:5864$5821 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3623$frisc.v:5865$5824 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3623$frisc.v:5865$5824 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3625$frisc.v:5866$5827 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3625$frisc.v:5866$5827 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3627$frisc.v:5867$5830 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3627$frisc.v:5867$5830 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_3629$frisc.v:5868$5833 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3629$frisc.v:5868$5833 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_3631$frisc.v:5869$5836 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3631$frisc.v:5869$5836 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3633$frisc.v:5870$5839 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3633$frisc.v:5870$5839 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3635$frisc.v:5871$5842 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3635$frisc.v:5871$5842 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3637$frisc.v:5872$5845 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3639$frisc.v:5873$5848 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3639$frisc.v:5873$5848 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3641$frisc.v:5874$5851 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3641$frisc.v:5874$5851 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3643$frisc.v:5875$5854 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3643$frisc.v:5875$5854 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3645$frisc.v:5876$5857 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3645$frisc.v:5876$5857 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3647$frisc.v:5877$5860 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3649$frisc.v:5878$5863 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3651$frisc.v:5879$5866 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3653$frisc.v:5880$5869 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3655$frisc.v:5881$5872 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_3657$frisc.v:5882$5875 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3657$frisc.v:5882$5875 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3659$frisc.v:5883$5878 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3659$frisc.v:5883$5878 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3661$frisc.v:5884$5881 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3661$frisc.v:5884$5881 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3663$frisc.v:5885$5884 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3665$frisc.v:5886$5887 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3665$frisc.v:5886$5887 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3667$frisc.v:5887$5890 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3669$frisc.v:5888$5893 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_3671$frisc.v:5889$5896 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3671$frisc.v:5889$5896 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3673$frisc.v:5890$5899 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3673$frisc.v:5890$5899 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3675$frisc.v:5891$5902 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3675$frisc.v:5891$5902 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3677$frisc.v:5892$5905 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3677$frisc.v:5892$5905 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3679$frisc.v:5893$5908 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3679$frisc.v:5893$5908 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3681$frisc.v:5894$5911 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3683$frisc.v:5895$5914 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_3685$frisc.v:5896$5917 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3685$frisc.v:5896$5917 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3687$frisc.v:5897$5920 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3687$frisc.v:5897$5920 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_3689$frisc.v:5898$5923 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3689$frisc.v:5898$5923 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3691$frisc.v:5899$5926 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3691$frisc.v:5899$5926 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_3693$frisc.v:5900$5929 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3693$frisc.v:5900$5929 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_3695$frisc.v:5901$5932 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3695$frisc.v:5901$5932 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_3697$frisc.v:5902$5935 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3697$frisc.v:5902$5935 ($shr).
Removed top 5 bits (of 64) from port A of cell frisc.$verific$shift_right_3699$frisc.v:5903$5938 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3699$frisc.v:5903$5938 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3701$frisc.v:5904$5941 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3701$frisc.v:5904$5941 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3703$frisc.v:5905$5944 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3703$frisc.v:5905$5944 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3705$frisc.v:5906$5947 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3705$frisc.v:5906$5947 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3707$frisc.v:5907$5950 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3707$frisc.v:5907$5950 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3709$frisc.v:5908$5953 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3709$frisc.v:5908$5953 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3711$frisc.v:5909$5956 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3711$frisc.v:5909$5956 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3713$frisc.v:5910$5959 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3713$frisc.v:5910$5959 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3715$frisc.v:5911$5962 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3715$frisc.v:5911$5962 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3717$frisc.v:5912$5965 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3717$frisc.v:5912$5965 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3719$frisc.v:5913$5968 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3719$frisc.v:5913$5968 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3721$frisc.v:5914$5971 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3721$frisc.v:5914$5971 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3723$frisc.v:5915$5974 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3723$frisc.v:5915$5974 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3725$frisc.v:5916$5977 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3725$frisc.v:5916$5977 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3727$frisc.v:5917$5980 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3727$frisc.v:5917$5980 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3729$frisc.v:5918$5983 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3729$frisc.v:5918$5983 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3731$frisc.v:5919$5986 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3733$frisc.v:5920$5989 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3733$frisc.v:5920$5989 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_3735$frisc.v:5921$5992 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3735$frisc.v:5921$5992 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3737$frisc.v:5922$5995 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3737$frisc.v:5922$5995 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3739$frisc.v:5923$5998 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3739$frisc.v:5923$5998 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3741$frisc.v:5924$6001 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3741$frisc.v:5924$6001 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3743$frisc.v:5925$6004 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3743$frisc.v:5925$6004 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_3745$frisc.v:5926$6007 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3745$frisc.v:5926$6007 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3747$frisc.v:5927$6010 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3747$frisc.v:5927$6010 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3749$frisc.v:5928$6013 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3749$frisc.v:5928$6013 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3751$frisc.v:5929$6016 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3751$frisc.v:5929$6016 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3753$frisc.v:5930$6019 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3753$frisc.v:5930$6019 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3755$frisc.v:5931$6022 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3757$frisc.v:5932$6025 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3757$frisc.v:5932$6025 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3759$frisc.v:5933$6028 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3759$frisc.v:5933$6028 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_3761$frisc.v:5934$6031 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3761$frisc.v:5934$6031 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3763$frisc.v:5935$6034 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3765$frisc.v:5936$6037 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3767$frisc.v:5937$6040 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3767$frisc.v:5937$6040 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3769$frisc.v:5938$6043 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3769$frisc.v:5938$6043 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3771$frisc.v:5939$6046 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3771$frisc.v:5939$6046 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3773$frisc.v:5940$6049 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3775$frisc.v:5941$6052 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3775$frisc.v:5941$6052 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3777$frisc.v:5942$6055 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3779$frisc.v:5943$6058 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3781$frisc.v:5944$6061 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3781$frisc.v:5944$6061 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_3783$frisc.v:5945$6064 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3783$frisc.v:5945$6064 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3785$frisc.v:5946$6067 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3785$frisc.v:5946$6067 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3787$frisc.v:5947$6070 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3787$frisc.v:5947$6070 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_3789$frisc.v:5948$6073 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3789$frisc.v:5948$6073 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_3791$frisc.v:5949$6076 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3791$frisc.v:5949$6076 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_3793$frisc.v:5950$6079 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3793$frisc.v:5950$6079 ($shr).
Removed top 5 bits (of 64) from port A of cell frisc.$verific$shift_right_3795$frisc.v:5951$6082 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3795$frisc.v:5951$6082 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_3797$frisc.v:5952$6085 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3797$frisc.v:5952$6085 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_3799$frisc.v:5953$6088 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3799$frisc.v:5953$6088 ($shr).
Removed top 5 bits (of 64) from port A of cell frisc.$verific$shift_right_3801$frisc.v:5954$6091 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3801$frisc.v:5954$6091 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3803$frisc.v:5955$6094 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3803$frisc.v:5955$6094 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3805$frisc.v:5956$6097 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3805$frisc.v:5956$6097 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3807$frisc.v:5957$6100 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3807$frisc.v:5957$6100 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3809$frisc.v:5958$6103 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3809$frisc.v:5958$6103 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3811$frisc.v:5959$6106 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3811$frisc.v:5959$6106 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3813$frisc.v:5960$6109 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3813$frisc.v:5960$6109 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3815$frisc.v:5961$6112 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3815$frisc.v:5961$6112 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3817$frisc.v:5962$6115 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3817$frisc.v:5962$6115 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3819$frisc.v:5963$6118 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3819$frisc.v:5963$6118 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3821$frisc.v:5964$6121 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3821$frisc.v:5964$6121 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3823$frisc.v:5965$6124 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3823$frisc.v:5965$6124 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3825$frisc.v:5966$6127 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3825$frisc.v:5966$6127 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3827$frisc.v:5967$6130 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3827$frisc.v:5967$6130 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3829$frisc.v:5968$6133 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3829$frisc.v:5968$6133 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3831$frisc.v:5969$6136 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3831$frisc.v:5969$6136 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3833$frisc.v:5970$6139 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3835$frisc.v:5971$6142 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3835$frisc.v:5971$6142 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3837$frisc.v:5972$6145 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3837$frisc.v:5972$6145 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3839$frisc.v:5973$6148 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3839$frisc.v:5973$6148 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3841$frisc.v:5974$6151 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3841$frisc.v:5974$6151 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3843$frisc.v:5975$6154 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3843$frisc.v:5975$6154 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3845$frisc.v:5976$6157 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3845$frisc.v:5976$6157 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3847$frisc.v:5977$6160 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3847$frisc.v:5977$6160 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3849$frisc.v:5978$6163 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3849$frisc.v:5978$6163 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3851$frisc.v:5979$6166 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3851$frisc.v:5979$6166 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3853$frisc.v:5980$6169 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3853$frisc.v:5980$6169 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3855$frisc.v:5981$6172 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3857$frisc.v:5982$6175 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3857$frisc.v:5982$6175 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_3859$frisc.v:5983$6178 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3859$frisc.v:5983$6178 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3861$frisc.v:5984$6181 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3863$frisc.v:5985$6184 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3863$frisc.v:5985$6184 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3865$frisc.v:5986$6187 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3865$frisc.v:5986$6187 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3867$frisc.v:5987$6190 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3869$frisc.v:5988$6193 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3869$frisc.v:5988$6193 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_3871$frisc.v:5989$6196 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3871$frisc.v:5989$6196 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3873$frisc.v:5990$6199 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3875$frisc.v:5991$6202 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3877$frisc.v:5992$6205 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3879$frisc.v:5993$6208 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3879$frisc.v:5993$6208 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_3881$frisc.v:5994$6211 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3881$frisc.v:5994$6211 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3883$frisc.v:5995$6214 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3883$frisc.v:5995$6214 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_3885$frisc.v:5996$6217 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3885$frisc.v:5996$6217 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_3887$frisc.v:5997$6220 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3887$frisc.v:5997$6220 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_3889$frisc.v:5998$6223 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3891$frisc.v:5999$6226 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_3893$frisc.v:6000$6229 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3893$frisc.v:6000$6229 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3895$frisc.v:6001$6232 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3895$frisc.v:6001$6232 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3897$frisc.v:6002$6235 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3897$frisc.v:6002$6235 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3899$frisc.v:6003$6238 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3899$frisc.v:6003$6238 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_3901$frisc.v:6004$6241 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3901$frisc.v:6004$6241 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_3903$frisc.v:6005$6244 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3903$frisc.v:6005$6244 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_3905$frisc.v:6006$6247 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3905$frisc.v:6006$6247 ($shr).
Removed top 17 bits (of 64) from port A of cell frisc.$verific$shift_right_3907$frisc.v:6007$6250 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3907$frisc.v:6007$6250 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_3909$frisc.v:6008$6253 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3909$frisc.v:6008$6253 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_3911$frisc.v:6009$6256 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3911$frisc.v:6009$6256 ($shr).
Removed top 5 bits (of 64) from port A of cell frisc.$verific$shift_right_3913$frisc.v:6010$6259 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3913$frisc.v:6010$6259 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3915$frisc.v:6011$6262 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3915$frisc.v:6011$6262 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3917$frisc.v:6012$6265 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3917$frisc.v:6012$6265 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3919$frisc.v:6013$6268 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3919$frisc.v:6013$6268 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3921$frisc.v:6014$6271 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3921$frisc.v:6014$6271 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3923$frisc.v:6015$6274 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3923$frisc.v:6015$6274 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3925$frisc.v:6016$6277 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3925$frisc.v:6016$6277 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3927$frisc.v:6017$6280 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3927$frisc.v:6017$6280 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3929$frisc.v:6018$6283 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3929$frisc.v:6018$6283 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3931$frisc.v:6019$6286 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3931$frisc.v:6019$6286 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3933$frisc.v:6020$6289 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3933$frisc.v:6020$6289 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3935$frisc.v:6021$6292 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3935$frisc.v:6021$6292 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3937$frisc.v:6022$6295 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3937$frisc.v:6022$6295 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3939$frisc.v:6023$6298 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3939$frisc.v:6023$6298 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3941$frisc.v:6024$6301 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3941$frisc.v:6024$6301 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_3943$frisc.v:6025$6304 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3943$frisc.v:6025$6304 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3945$frisc.v:6026$6307 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3947$frisc.v:6027$6310 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3947$frisc.v:6027$6310 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3949$frisc.v:6028$6313 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3949$frisc.v:6028$6313 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3951$frisc.v:6029$6316 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3951$frisc.v:6029$6316 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_3953$frisc.v:6030$6319 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3953$frisc.v:6030$6319 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3955$frisc.v:6031$6322 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3955$frisc.v:6031$6322 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3957$frisc.v:6032$6325 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3957$frisc.v:6032$6325 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_3959$frisc.v:6033$6328 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3959$frisc.v:6033$6328 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3961$frisc.v:6034$6331 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3961$frisc.v:6034$6331 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3963$frisc.v:6035$6334 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3963$frisc.v:6035$6334 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_3965$frisc.v:6036$6337 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_3965$frisc.v:6036$6337 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3967$frisc.v:6037$6340 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3967$frisc.v:6037$6340 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3969$frisc.v:6038$6343 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3969$frisc.v:6038$6343 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3971$frisc.v:6039$6346 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3971$frisc.v:6039$6346 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3973$frisc.v:6040$6349 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3973$frisc.v:6040$6349 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3975$frisc.v:6041$6352 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3975$frisc.v:6041$6352 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3977$frisc.v:6042$6355 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3979$frisc.v:6043$6358 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3981$frisc.v:6044$6361 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3981$frisc.v:6044$6361 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3983$frisc.v:6045$6364 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3985$frisc.v:6046$6367 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3985$frisc.v:6046$6367 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_3987$frisc.v:6047$6370 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3987$frisc.v:6047$6370 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3989$frisc.v:6048$6373 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3989$frisc.v:6048$6373 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_3991$frisc.v:6049$6376 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_3991$frisc.v:6049$6376 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3993$frisc.v:6050$6379 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3995$frisc.v:6051$6382 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_3997$frisc.v:6052$6385 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_3997$frisc.v:6052$6385 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_3999$frisc.v:6053$6388 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_3999$frisc.v:6053$6388 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_4001$frisc.v:6054$6391 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4001$frisc.v:6054$6391 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4003$frisc.v:6055$6394 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4003$frisc.v:6055$6394 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4005$frisc.v:6056$6397 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4005$frisc.v:6056$6397 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4007$frisc.v:6057$6400 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4009$frisc.v:6058$6403 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_4011$frisc.v:6059$6406 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4011$frisc.v:6059$6406 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_4013$frisc.v:6060$6409 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4013$frisc.v:6060$6409 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4015$frisc.v:6061$6412 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4015$frisc.v:6061$6412 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4017$frisc.v:6062$6415 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4017$frisc.v:6062$6415 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4019$frisc.v:6063$6418 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4019$frisc.v:6063$6418 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_4021$frisc.v:6064$6421 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4021$frisc.v:6064$6421 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4023$frisc.v:6065$6424 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4023$frisc.v:6065$6424 ($shr).
Removed top 5 bits (of 64) from port A of cell frisc.$verific$shift_right_4025$frisc.v:6066$6427 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4025$frisc.v:6066$6427 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_4027$frisc.v:6067$6430 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4027$frisc.v:6067$6430 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4029$frisc.v:6068$6433 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4029$frisc.v:6068$6433 ($shr).
Removed top 17 bits (of 64) from port A of cell frisc.$verific$shift_right_4031$frisc.v:6069$6436 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4031$frisc.v:6069$6436 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4033$frisc.v:6070$6439 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4033$frisc.v:6070$6439 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4035$frisc.v:6071$6442 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4035$frisc.v:6071$6442 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4037$frisc.v:6072$6445 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4037$frisc.v:6072$6445 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4039$frisc.v:6073$6448 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4039$frisc.v:6073$6448 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4041$frisc.v:6074$6451 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4041$frisc.v:6074$6451 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4043$frisc.v:6075$6454 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4043$frisc.v:6075$6454 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4045$frisc.v:6076$6457 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4045$frisc.v:6076$6457 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4047$frisc.v:6077$6460 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4047$frisc.v:6077$6460 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4049$frisc.v:6078$6463 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4049$frisc.v:6078$6463 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4051$frisc.v:6079$6466 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4051$frisc.v:6079$6466 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4053$frisc.v:6080$6469 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4053$frisc.v:6080$6469 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4055$frisc.v:6081$6472 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4055$frisc.v:6081$6472 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4057$frisc.v:6082$6475 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4057$frisc.v:6082$6475 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4059$frisc.v:6083$6478 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4059$frisc.v:6083$6478 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4061$frisc.v:6084$6481 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4061$frisc.v:6084$6481 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4063$frisc.v:6085$6484 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4065$frisc.v:6086$6487 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4065$frisc.v:6086$6487 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4067$frisc.v:6087$6490 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4067$frisc.v:6087$6490 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4069$frisc.v:6088$6493 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4069$frisc.v:6088$6493 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4071$frisc.v:6089$6496 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4071$frisc.v:6089$6496 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_4073$frisc.v:6090$6499 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4073$frisc.v:6090$6499 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4075$frisc.v:6091$6502 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4075$frisc.v:6091$6502 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4077$frisc.v:6092$6505 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4077$frisc.v:6092$6505 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4079$frisc.v:6093$6508 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_4081$frisc.v:6094$6511 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4081$frisc.v:6094$6511 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4083$frisc.v:6095$6514 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4083$frisc.v:6095$6514 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4085$frisc.v:6096$6517 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4085$frisc.v:6096$6517 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4087$frisc.v:6097$6520 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4087$frisc.v:6097$6520 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4089$frisc.v:6098$6523 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4089$frisc.v:6098$6523 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4091$frisc.v:6099$6526 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4093$frisc.v:6100$6529 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4093$frisc.v:6100$6529 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_4095$frisc.v:6101$6532 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4095$frisc.v:6101$6532 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4097$frisc.v:6102$6535 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4097$frisc.v:6102$6535 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4099$frisc.v:6103$6538 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4101$frisc.v:6104$6541 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4103$frisc.v:6105$6544 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4103$frisc.v:6105$6544 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4105$frisc.v:6106$6547 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4107$frisc.v:6107$6550 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4107$frisc.v:6107$6550 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4109$frisc.v:6108$6553 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4109$frisc.v:6108$6553 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4111$frisc.v:6109$6556 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4111$frisc.v:6109$6556 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4113$frisc.v:6110$6559 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4113$frisc.v:6110$6559 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4115$frisc.v:6111$6562 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4115$frisc.v:6111$6562 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4117$frisc.v:6112$6565 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4117$frisc.v:6112$6565 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4119$frisc.v:6113$6568 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4121$frisc.v:6114$6571 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4121$frisc.v:6114$6571 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4123$frisc.v:6115$6574 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4125$frisc.v:6116$6577 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4125$frisc.v:6116$6577 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4127$frisc.v:6117$6580 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4127$frisc.v:6117$6580 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4129$frisc.v:6118$6583 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4129$frisc.v:6118$6583 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4131$frisc.v:6119$6586 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4131$frisc.v:6119$6586 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4133$frisc.v:6120$6589 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4133$frisc.v:6120$6589 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4135$frisc.v:6121$6592 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4135$frisc.v:6121$6592 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4137$frisc.v:6122$6595 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4137$frisc.v:6122$6595 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4139$frisc.v:6123$6598 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4141$frisc.v:6124$6601 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4143$frisc.v:6125$6604 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_4145$frisc.v:6126$6607 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4145$frisc.v:6126$6607 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_4147$frisc.v:6127$6610 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4147$frisc.v:6127$6610 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4149$frisc.v:6128$6613 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4151$frisc.v:6129$6616 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4151$frisc.v:6129$6616 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4153$frisc.v:6130$6619 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4153$frisc.v:6130$6619 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4155$frisc.v:6131$6622 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4155$frisc.v:6131$6622 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4157$frisc.v:6132$6625 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4157$frisc.v:6132$6625 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4159$frisc.v:6133$6628 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4159$frisc.v:6133$6628 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_4161$frisc.v:6134$6631 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4161$frisc.v:6134$6631 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4163$frisc.v:6135$6634 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4163$frisc.v:6135$6634 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4165$frisc.v:6136$6637 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4165$frisc.v:6136$6637 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4167$frisc.v:6137$6640 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4167$frisc.v:6137$6640 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4169$frisc.v:6138$6643 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4169$frisc.v:6138$6643 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_4171$frisc.v:6139$6646 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4171$frisc.v:6139$6646 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4173$frisc.v:6140$6649 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4173$frisc.v:6140$6649 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4175$frisc.v:6141$6652 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4177$frisc.v:6142$6655 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4179$frisc.v:6143$6658 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4181$frisc.v:6144$6661 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4181$frisc.v:6144$6661 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4183$frisc.v:6145$6664 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4183$frisc.v:6145$6664 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4185$frisc.v:6146$6667 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4185$frisc.v:6146$6667 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4187$frisc.v:6147$6670 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4187$frisc.v:6147$6670 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4189$frisc.v:6148$6673 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4189$frisc.v:6148$6673 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4191$frisc.v:6149$6676 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4191$frisc.v:6149$6676 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4193$frisc.v:6150$6679 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4195$frisc.v:6151$6682 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4195$frisc.v:6151$6682 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4197$frisc.v:6152$6685 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4197$frisc.v:6152$6685 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4199$frisc.v:6153$6688 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4199$frisc.v:6153$6688 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4201$frisc.v:6154$6691 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4201$frisc.v:6154$6691 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4203$frisc.v:6155$6694 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4203$frisc.v:6155$6694 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4205$frisc.v:6156$6697 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4205$frisc.v:6156$6697 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4207$frisc.v:6157$6700 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_4209$frisc.v:6158$6703 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4209$frisc.v:6158$6703 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4211$frisc.v:6159$6706 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4211$frisc.v:6159$6706 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4213$frisc.v:6160$6709 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4215$frisc.v:6161$6712 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4217$frisc.v:6162$6715 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4217$frisc.v:6162$6715 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4219$frisc.v:6163$6718 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4219$frisc.v:6163$6718 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4221$frisc.v:6164$6721 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4221$frisc.v:6164$6721 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4223$frisc.v:6165$6724 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4223$frisc.v:6165$6724 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4225$frisc.v:6166$6727 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4225$frisc.v:6166$6727 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4227$frisc.v:6167$6730 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4227$frisc.v:6167$6730 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4229$frisc.v:6168$6733 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4229$frisc.v:6168$6733 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4231$frisc.v:6169$6736 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4233$frisc.v:6170$6739 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4233$frisc.v:6170$6739 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4235$frisc.v:6171$6742 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4235$frisc.v:6171$6742 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4237$frisc.v:6172$6745 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4237$frisc.v:6172$6745 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4239$frisc.v:6173$6748 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_4241$frisc.v:6174$6751 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4241$frisc.v:6174$6751 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_4243$frisc.v:6175$6754 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4243$frisc.v:6175$6754 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4245$frisc.v:6176$6757 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4245$frisc.v:6176$6757 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_4247$frisc.v:6177$6760 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4247$frisc.v:6177$6760 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4249$frisc.v:6178$6763 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4249$frisc.v:6178$6763 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4251$frisc.v:6179$6766 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4251$frisc.v:6179$6766 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4253$frisc.v:6180$6769 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4255$frisc.v:6181$6772 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4257$frisc.v:6182$6775 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4259$frisc.v:6183$6778 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4259$frisc.v:6183$6778 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_4261$frisc.v:6184$6781 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4261$frisc.v:6184$6781 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4263$frisc.v:6185$6784 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4263$frisc.v:6185$6784 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4265$frisc.v:6186$6787 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4265$frisc.v:6186$6787 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4267$frisc.v:6187$6790 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4267$frisc.v:6187$6790 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4269$frisc.v:6188$6793 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4269$frisc.v:6188$6793 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4271$frisc.v:6189$6796 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4271$frisc.v:6189$6796 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4273$frisc.v:6190$6799 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4273$frisc.v:6190$6799 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4275$frisc.v:6191$6802 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4275$frisc.v:6191$6802 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4277$frisc.v:6192$6805 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4277$frisc.v:6192$6805 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4279$frisc.v:6193$6808 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4279$frisc.v:6193$6808 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4281$frisc.v:6194$6811 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4281$frisc.v:6194$6811 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4283$frisc.v:6195$6814 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4285$frisc.v:6196$6817 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4285$frisc.v:6196$6817 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4287$frisc.v:6197$6820 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4287$frisc.v:6197$6820 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4289$frisc.v:6198$6823 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4291$frisc.v:6199$6826 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4293$frisc.v:6200$6829 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4293$frisc.v:6200$6829 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4295$frisc.v:6201$6832 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4295$frisc.v:6201$6832 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4297$frisc.v:6202$6835 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4297$frisc.v:6202$6835 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4299$frisc.v:6203$6838 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4299$frisc.v:6203$6838 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4301$frisc.v:6204$6841 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4301$frisc.v:6204$6841 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4303$frisc.v:6205$6844 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4303$frisc.v:6205$6844 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4305$frisc.v:6206$6847 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4307$frisc.v:6207$6850 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4307$frisc.v:6207$6850 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4309$frisc.v:6208$6853 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4309$frisc.v:6208$6853 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4311$frisc.v:6209$6856 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4311$frisc.v:6209$6856 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4313$frisc.v:6210$6859 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4313$frisc.v:6210$6859 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4315$frisc.v:6211$6862 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4315$frisc.v:6211$6862 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4317$frisc.v:6212$6865 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4319$frisc.v:6213$6868 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4319$frisc.v:6213$6868 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4321$frisc.v:6214$6871 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4321$frisc.v:6214$6871 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4323$frisc.v:6215$6874 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4323$frisc.v:6215$6874 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4325$frisc.v:6216$6877 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4325$frisc.v:6216$6877 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4327$frisc.v:6217$6880 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4327$frisc.v:6217$6880 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4329$frisc.v:6218$6883 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4329$frisc.v:6218$6883 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4331$frisc.v:6219$6886 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4331$frisc.v:6219$6886 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4333$frisc.v:6220$6889 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4333$frisc.v:6220$6889 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4335$frisc.v:6221$6892 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4337$frisc.v:6222$6895 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4337$frisc.v:6222$6895 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4339$frisc.v:6223$6898 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4339$frisc.v:6223$6898 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4341$frisc.v:6224$6901 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_4343$frisc.v:6225$6904 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4343$frisc.v:6225$6904 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4345$frisc.v:6226$6907 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_4347$frisc.v:6227$6910 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4347$frisc.v:6227$6910 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4349$frisc.v:6228$6913 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4351$frisc.v:6229$6916 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4351$frisc.v:6229$6916 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4353$frisc.v:6230$6919 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4353$frisc.v:6230$6919 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4355$frisc.v:6231$6922 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4355$frisc.v:6231$6922 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4357$frisc.v:6232$6925 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4357$frisc.v:6232$6925 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4359$frisc.v:6233$6928 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4359$frisc.v:6233$6928 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4361$frisc.v:6234$6931 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4361$frisc.v:6234$6931 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4363$frisc.v:6235$6934 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4363$frisc.v:6235$6934 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4365$frisc.v:6236$6937 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4365$frisc.v:6236$6937 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4367$frisc.v:6237$6940 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4367$frisc.v:6237$6940 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4369$frisc.v:6238$6943 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4369$frisc.v:6238$6943 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4371$frisc.v:6239$6946 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4373$frisc.v:6240$6949 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4375$frisc.v:6241$6952 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4375$frisc.v:6241$6952 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_4377$frisc.v:6242$6955 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4377$frisc.v:6242$6955 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4379$frisc.v:6243$6958 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4381$frisc.v:6244$6961 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4381$frisc.v:6244$6961 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4383$frisc.v:6245$6964 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4383$frisc.v:6245$6964 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4385$frisc.v:6246$6967 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4385$frisc.v:6246$6967 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4387$frisc.v:6247$6970 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4387$frisc.v:6247$6970 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4389$frisc.v:6248$6973 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4389$frisc.v:6248$6973 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4391$frisc.v:6249$6976 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4391$frisc.v:6249$6976 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4393$frisc.v:6250$6979 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4393$frisc.v:6250$6979 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4395$frisc.v:6251$6982 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4395$frisc.v:6251$6982 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_4397$frisc.v:6252$6985 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4397$frisc.v:6252$6985 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4399$frisc.v:6253$6988 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4401$frisc.v:6254$6991 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4401$frisc.v:6254$6991 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4403$frisc.v:6255$6994 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4403$frisc.v:6255$6994 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4405$frisc.v:6256$6997 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4405$frisc.v:6256$6997 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4407$frisc.v:6257$7000 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4407$frisc.v:6257$7000 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4409$frisc.v:6258$7003 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4409$frisc.v:6258$7003 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4411$frisc.v:6259$7006 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4411$frisc.v:6259$7006 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_4413$frisc.v:6260$7009 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4413$frisc.v:6260$7009 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4415$frisc.v:6261$7012 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4417$frisc.v:6262$7015 ($shr).
Removed top 8 bits (of 64) from port A of cell frisc.$verific$shift_right_4419$frisc.v:6263$7018 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4419$frisc.v:6263$7018 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4421$frisc.v:6264$7021 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4421$frisc.v:6264$7021 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4423$frisc.v:6265$7024 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4423$frisc.v:6265$7024 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4425$frisc.v:6266$7027 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4425$frisc.v:6266$7027 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4427$frisc.v:6267$7030 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_4429$frisc.v:6268$7033 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4429$frisc.v:6268$7033 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_4431$frisc.v:6269$7036 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4431$frisc.v:6269$7036 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4433$frisc.v:6270$7039 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4433$frisc.v:6270$7039 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4435$frisc.v:6271$7042 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4435$frisc.v:6271$7042 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4437$frisc.v:6272$7045 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4437$frisc.v:6272$7045 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4439$frisc.v:6273$7048 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4439$frisc.v:6273$7048 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4441$frisc.v:6274$7051 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4441$frisc.v:6274$7051 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4443$frisc.v:6275$7054 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4445$frisc.v:6276$7057 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4445$frisc.v:6276$7057 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4447$frisc.v:6277$7060 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4449$frisc.v:6278$7063 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4449$frisc.v:6278$7063 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4451$frisc.v:6279$7066 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4451$frisc.v:6279$7066 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4453$frisc.v:6280$7069 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4453$frisc.v:6280$7069 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4455$frisc.v:6281$7072 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4455$frisc.v:6281$7072 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4457$frisc.v:6282$7075 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4457$frisc.v:6282$7075 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4459$frisc.v:6283$7078 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4459$frisc.v:6283$7078 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4461$frisc.v:6284$7081 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4461$frisc.v:6284$7081 ($shr).
Removed top 8 bits (of 64) from port A of cell frisc.$verific$shift_right_4463$frisc.v:6285$7084 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4463$frisc.v:6285$7084 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4465$frisc.v:6286$7087 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4465$frisc.v:6286$7087 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4467$frisc.v:6287$7090 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4467$frisc.v:6287$7090 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4469$frisc.v:6288$7093 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4471$frisc.v:6289$7096 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4471$frisc.v:6289$7096 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4473$frisc.v:6290$7099 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4473$frisc.v:6290$7099 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4475$frisc.v:6291$7102 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4475$frisc.v:6291$7102 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4477$frisc.v:6292$7105 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4479$frisc.v:6293$7108 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4479$frisc.v:6293$7108 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_4481$frisc.v:6294$7111 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4481$frisc.v:6294$7111 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4483$frisc.v:6295$7114 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_4485$frisc.v:6296$7117 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4485$frisc.v:6296$7117 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_4487$frisc.v:6297$7120 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4487$frisc.v:6297$7120 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4489$frisc.v:6298$7123 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4489$frisc.v:6298$7123 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4491$frisc.v:6299$7126 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4491$frisc.v:6299$7126 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4493$frisc.v:6300$7129 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4493$frisc.v:6300$7129 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4495$frisc.v:6301$7132 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4495$frisc.v:6301$7132 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4497$frisc.v:6302$7135 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4499$frisc.v:6303$7138 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4501$frisc.v:6304$7141 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4501$frisc.v:6304$7141 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4503$frisc.v:6305$7144 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4503$frisc.v:6305$7144 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4505$frisc.v:6306$7147 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4505$frisc.v:6306$7147 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4507$frisc.v:6307$7150 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4509$frisc.v:6308$7153 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4509$frisc.v:6308$7153 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4511$frisc.v:6309$7156 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4511$frisc.v:6309$7156 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4513$frisc.v:6310$7159 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_4515$frisc.v:6311$7162 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4515$frisc.v:6311$7162 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4517$frisc.v:6312$7165 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4517$frisc.v:6312$7165 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4519$frisc.v:6313$7168 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4519$frisc.v:6313$7168 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4521$frisc.v:6314$7171 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4521$frisc.v:6314$7171 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4523$frisc.v:6315$7174 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4523$frisc.v:6315$7174 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4525$frisc.v:6316$7177 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4527$frisc.v:6317$7180 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4529$frisc.v:6318$7183 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4531$frisc.v:6319$7186 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4531$frisc.v:6319$7186 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_4533$frisc.v:6320$7189 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4533$frisc.v:6320$7189 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4535$frisc.v:6321$7192 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4537$frisc.v:6322$7195 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4539$frisc.v:6323$7198 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4539$frisc.v:6323$7198 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4541$frisc.v:6324$7201 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4541$frisc.v:6324$7201 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4543$frisc.v:6325$7204 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4543$frisc.v:6325$7204 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4545$frisc.v:6326$7207 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4545$frisc.v:6326$7207 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4547$frisc.v:6327$7210 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4547$frisc.v:6327$7210 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4549$frisc.v:6328$7213 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4549$frisc.v:6328$7213 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4551$frisc.v:6329$7216 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4551$frisc.v:6329$7216 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_4553$frisc.v:6330$7219 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4553$frisc.v:6330$7219 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4555$frisc.v:6331$7222 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4557$frisc.v:6332$7225 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4559$frisc.v:6333$7228 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4561$frisc.v:6334$7231 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4561$frisc.v:6334$7231 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_4563$frisc.v:6335$7234 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4563$frisc.v:6335$7234 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4565$frisc.v:6336$7237 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4567$frisc.v:6337$7240 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4569$frisc.v:6338$7243 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4569$frisc.v:6338$7243 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4571$frisc.v:6339$7246 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4571$frisc.v:6339$7246 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4573$frisc.v:6340$7249 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4573$frisc.v:6340$7249 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4575$frisc.v:6341$7252 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4575$frisc.v:6341$7252 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4577$frisc.v:6342$7255 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4577$frisc.v:6342$7255 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4579$frisc.v:6343$7258 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4579$frisc.v:6343$7258 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4581$frisc.v:6344$7261 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4581$frisc.v:6344$7261 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4583$frisc.v:6345$7264 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4583$frisc.v:6345$7264 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4585$frisc.v:6346$7267 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4585$frisc.v:6346$7267 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4587$frisc.v:6347$7270 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4587$frisc.v:6347$7270 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4589$frisc.v:6348$7273 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4591$frisc.v:6349$7276 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4593$frisc.v:6350$7279 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4593$frisc.v:6350$7279 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_4595$frisc.v:6351$7282 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4595$frisc.v:6351$7282 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4597$frisc.v:6352$7285 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4597$frisc.v:6352$7285 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4599$frisc.v:6353$7288 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4599$frisc.v:6353$7288 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4601$frisc.v:6354$7291 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4601$frisc.v:6354$7291 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4603$frisc.v:6355$7294 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4605$frisc.v:6356$7297 ($shr).
Removed top 16 bits (of 64) from port A of cell frisc.$verific$shift_right_4607$frisc.v:6357$7300 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4607$frisc.v:6357$7300 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_4609$frisc.v:6358$7303 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4609$frisc.v:6358$7303 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_4611$frisc.v:6359$7306 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4611$frisc.v:6359$7306 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4613$frisc.v:6360$7309 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4613$frisc.v:6360$7309 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4615$frisc.v:6361$7312 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4615$frisc.v:6361$7312 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4617$frisc.v:6362$7315 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4617$frisc.v:6362$7315 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4619$frisc.v:6363$7318 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4619$frisc.v:6363$7318 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4621$frisc.v:6364$7321 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4621$frisc.v:6364$7321 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4623$frisc.v:6365$7324 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4623$frisc.v:6365$7324 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4625$frisc.v:6366$7327 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4625$frisc.v:6366$7327 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4627$frisc.v:6367$7330 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4627$frisc.v:6367$7330 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4629$frisc.v:6368$7333 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4629$frisc.v:6368$7333 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4631$frisc.v:6369$7336 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4631$frisc.v:6369$7336 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4633$frisc.v:6370$7339 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4635$frisc.v:6371$7342 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4637$frisc.v:6372$7345 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4637$frisc.v:6372$7345 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4639$frisc.v:6373$7348 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4639$frisc.v:6373$7348 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4641$frisc.v:6374$7351 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4641$frisc.v:6374$7351 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4643$frisc.v:6375$7354 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4643$frisc.v:6375$7354 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4645$frisc.v:6376$7357 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4647$frisc.v:6377$7360 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4647$frisc.v:6377$7360 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4649$frisc.v:6378$7363 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4649$frisc.v:6378$7363 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4651$frisc.v:6379$7366 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4653$frisc.v:6380$7369 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_4655$frisc.v:6381$7372 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4655$frisc.v:6381$7372 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4657$frisc.v:6382$7375 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4657$frisc.v:6382$7375 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4659$frisc.v:6383$7378 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4659$frisc.v:6383$7378 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_4661$frisc.v:6384$7381 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4661$frisc.v:6384$7381 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4663$frisc.v:6385$7384 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4663$frisc.v:6385$7384 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_4665$frisc.v:6386$7387 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4665$frisc.v:6386$7387 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4667$frisc.v:6387$7390 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4667$frisc.v:6387$7390 ($shr).
Removed top 5 bits (of 64) from port A of cell frisc.$verific$shift_right_4669$frisc.v:6388$7393 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4669$frisc.v:6388$7393 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4671$frisc.v:6389$7396 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4671$frisc.v:6389$7396 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4673$frisc.v:6390$7399 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4673$frisc.v:6390$7399 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4675$frisc.v:6391$7402 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4675$frisc.v:6391$7402 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4677$frisc.v:6392$7405 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4677$frisc.v:6392$7405 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4679$frisc.v:6393$7408 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4679$frisc.v:6393$7408 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4681$frisc.v:6394$7411 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4681$frisc.v:6394$7411 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4683$frisc.v:6395$7414 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4683$frisc.v:6395$7414 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4685$frisc.v:6396$7417 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4685$frisc.v:6396$7417 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4687$frisc.v:6397$7420 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4689$frisc.v:6398$7423 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4691$frisc.v:6399$7426 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4693$frisc.v:6400$7429 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4695$frisc.v:6401$7432 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4695$frisc.v:6401$7432 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4697$frisc.v:6402$7435 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4697$frisc.v:6402$7435 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4699$frisc.v:6403$7438 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4699$frisc.v:6403$7438 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4701$frisc.v:6404$7441 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4703$frisc.v:6405$7444 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4703$frisc.v:6405$7444 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4705$frisc.v:6406$7447 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4705$frisc.v:6406$7447 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4707$frisc.v:6407$7450 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4709$frisc.v:6408$7453 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4711$frisc.v:6409$7456 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4711$frisc.v:6409$7456 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4713$frisc.v:6410$7459 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4713$frisc.v:6410$7459 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4715$frisc.v:6411$7462 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4715$frisc.v:6411$7462 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4717$frisc.v:6412$7465 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4717$frisc.v:6412$7465 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_4719$frisc.v:6413$7468 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4719$frisc.v:6413$7468 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_4721$frisc.v:6414$7471 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4721$frisc.v:6414$7471 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_4723$frisc.v:6415$7474 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4723$frisc.v:6415$7474 ($shr).
Removed top 8 bits (of 64) from port A of cell frisc.$verific$shift_right_4725$frisc.v:6416$7477 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4725$frisc.v:6416$7477 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4727$frisc.v:6417$7480 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4727$frisc.v:6417$7480 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4729$frisc.v:6418$7483 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4729$frisc.v:6418$7483 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_4731$frisc.v:6419$7486 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4731$frisc.v:6419$7486 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4733$frisc.v:6420$7489 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4733$frisc.v:6420$7489 ($shr).
Removed top 17 bits (of 64) from port A of cell frisc.$verific$shift_right_4735$frisc.v:6421$7492 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4735$frisc.v:6421$7492 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4737$frisc.v:6422$7495 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4737$frisc.v:6422$7495 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4739$frisc.v:6423$7498 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4739$frisc.v:6423$7498 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4741$frisc.v:6424$7501 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4741$frisc.v:6424$7501 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4743$frisc.v:6425$7504 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4743$frisc.v:6425$7504 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4745$frisc.v:6426$7507 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4745$frisc.v:6426$7507 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4747$frisc.v:6427$7510 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4747$frisc.v:6427$7510 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4749$frisc.v:6428$7513 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4749$frisc.v:6428$7513 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4751$frisc.v:6429$7516 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4751$frisc.v:6429$7516 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4753$frisc.v:6430$7519 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4753$frisc.v:6430$7519 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4755$frisc.v:6431$7522 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4755$frisc.v:6431$7522 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4757$frisc.v:6432$7525 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4759$frisc.v:6433$7528 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4761$frisc.v:6434$7531 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4761$frisc.v:6434$7531 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4763$frisc.v:6435$7534 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4763$frisc.v:6435$7534 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4765$frisc.v:6436$7537 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4765$frisc.v:6436$7537 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_4767$frisc.v:6437$7540 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4767$frisc.v:6437$7540 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4769$frisc.v:6438$7543 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4769$frisc.v:6438$7543 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4771$frisc.v:6439$7546 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4771$frisc.v:6439$7546 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4773$frisc.v:6440$7549 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4775$frisc.v:6441$7552 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4777$frisc.v:6442$7555 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4779$frisc.v:6443$7558 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4779$frisc.v:6443$7558 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4781$frisc.v:6444$7561 ($shr).
Removed top 5 bits (of 64) from port A of cell frisc.$verific$shift_right_4783$frisc.v:6445$7564 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4783$frisc.v:6445$7564 ($shr).
Removed top 8 bits (of 64) from port A of cell frisc.$verific$shift_right_4785$frisc.v:6446$7567 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4785$frisc.v:6446$7567 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4787$frisc.v:6447$7570 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4787$frisc.v:6447$7570 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4789$frisc.v:6448$7573 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4789$frisc.v:6448$7573 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4791$frisc.v:6449$7576 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4793$frisc.v:6450$7579 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4795$frisc.v:6451$7582 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4795$frisc.v:6451$7582 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4797$frisc.v:6452$7585 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4797$frisc.v:6452$7585 ($shr).
Removed top 8 bits (of 32) from port A of cell frisc.$verific$shift_right_4799$frisc.v:6453$7588 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4799$frisc.v:6453$7588 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4801$frisc.v:6454$7591 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4801$frisc.v:6454$7591 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_4803$frisc.v:6455$7594 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4803$frisc.v:6455$7594 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_4805$frisc.v:6456$7597 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4805$frisc.v:6456$7597 ($shr).
Removed top 2 bits (of 8) from port A of cell frisc.$verific$shift_right_4807$frisc.v:6457$7600 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4807$frisc.v:6457$7600 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_4809$frisc.v:6458$7603 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4809$frisc.v:6458$7603 ($shr).
Removed top 8 bits (of 64) from port A of cell frisc.$verific$shift_right_4811$frisc.v:6459$7606 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4811$frisc.v:6459$7606 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4813$frisc.v:6460$7609 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4813$frisc.v:6460$7609 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_4815$frisc.v:6461$7612 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4815$frisc.v:6461$7612 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_4817$frisc.v:6462$7615 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4817$frisc.v:6462$7615 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4819$frisc.v:6463$7618 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4819$frisc.v:6463$7618 ($shr).
Removed top 17 bits (of 64) from port A of cell frisc.$verific$shift_right_4821$frisc.v:6464$7621 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4821$frisc.v:6464$7621 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4823$frisc.v:6465$7624 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4823$frisc.v:6465$7624 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4825$frisc.v:6466$7627 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4825$frisc.v:6466$7627 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4827$frisc.v:6467$7630 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4827$frisc.v:6467$7630 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4829$frisc.v:6468$7633 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4829$frisc.v:6468$7633 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4831$frisc.v:6469$7636 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4831$frisc.v:6469$7636 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4833$frisc.v:6470$7639 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4833$frisc.v:6470$7639 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4835$frisc.v:6471$7642 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4835$frisc.v:6471$7642 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4837$frisc.v:6472$7645 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4837$frisc.v:6472$7645 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4839$frisc.v:6473$7648 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4839$frisc.v:6473$7648 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4841$frisc.v:6474$7651 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4841$frisc.v:6474$7651 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4843$frisc.v:6475$7654 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4843$frisc.v:6475$7654 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4845$frisc.v:6476$7657 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4847$frisc.v:6477$7660 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4849$frisc.v:6478$7663 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4849$frisc.v:6478$7663 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4851$frisc.v:6479$7666 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4851$frisc.v:6479$7666 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4853$frisc.v:6480$7669 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4853$frisc.v:6480$7669 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4855$frisc.v:6481$7672 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4855$frisc.v:6481$7672 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4857$frisc.v:6482$7675 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4859$frisc.v:6483$7678 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4861$frisc.v:6484$7681 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4861$frisc.v:6484$7681 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4863$frisc.v:6485$7684 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4865$frisc.v:6486$7687 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4867$frisc.v:6487$7690 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4869$frisc.v:6488$7693 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4869$frisc.v:6488$7693 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_4871$frisc.v:6489$7696 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4871$frisc.v:6489$7696 ($shr).
Removed top 11 bits (of 32) from port A of cell frisc.$verific$shift_right_4873$frisc.v:6490$7699 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4873$frisc.v:6490$7699 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4875$frisc.v:6491$7702 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_4877$frisc.v:6492$7705 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4877$frisc.v:6492$7705 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_4879$frisc.v:6493$7708 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4879$frisc.v:6493$7708 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4881$frisc.v:6494$7711 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4881$frisc.v:6494$7711 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4883$frisc.v:6495$7714 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4883$frisc.v:6495$7714 ($shr).
Removed top 17 bits (of 64) from port A of cell frisc.$verific$shift_right_4885$frisc.v:6496$7717 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4885$frisc.v:6496$7717 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4887$frisc.v:6497$7720 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4887$frisc.v:6497$7720 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4889$frisc.v:6498$7723 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4889$frisc.v:6498$7723 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_4891$frisc.v:6499$7726 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4891$frisc.v:6499$7726 ($shr).
Removed top 4 bits (of 16) from port A of cell frisc.$verific$shift_right_4893$frisc.v:6500$7729 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4893$frisc.v:6500$7729 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_4895$frisc.v:6501$7732 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4895$frisc.v:6501$7732 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4897$frisc.v:6502$7735 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4897$frisc.v:6502$7735 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4899$frisc.v:6503$7738 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4899$frisc.v:6503$7738 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4901$frisc.v:6504$7741 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4903$frisc.v:6505$7744 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4903$frisc.v:6505$7744 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4905$frisc.v:6506$7747 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4905$frisc.v:6506$7747 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_4907$frisc.v:6507$7750 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4907$frisc.v:6507$7750 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4909$frisc.v:6508$7753 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4909$frisc.v:6508$7753 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_4911$frisc.v:6509$7756 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_4911$frisc.v:6509$7756 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_4913$frisc.v:6510$7759 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4913$frisc.v:6510$7759 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4915$frisc.v:6511$7762 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4915$frisc.v:6511$7762 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4917$frisc.v:6512$7765 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4917$frisc.v:6512$7765 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4919$frisc.v:6513$7768 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4919$frisc.v:6513$7768 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4921$frisc.v:6514$7771 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4921$frisc.v:6514$7771 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4923$frisc.v:6515$7774 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4923$frisc.v:6515$7774 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4925$frisc.v:6516$7777 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4925$frisc.v:6516$7777 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4927$frisc.v:6517$7780 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4927$frisc.v:6517$7780 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4929$frisc.v:6518$7783 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4929$frisc.v:6518$7783 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4931$frisc.v:6519$7786 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4931$frisc.v:6519$7786 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4933$frisc.v:6520$7789 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4933$frisc.v:6520$7789 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4935$frisc.v:6521$7792 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4937$frisc.v:6522$7795 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4937$frisc.v:6522$7795 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4939$frisc.v:6523$7798 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4939$frisc.v:6523$7798 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_4941$frisc.v:6524$7801 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4941$frisc.v:6524$7801 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_4943$frisc.v:6525$7804 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4943$frisc.v:6525$7804 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_4945$frisc.v:6526$7807 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4945$frisc.v:6526$7807 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4947$frisc.v:6527$7810 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_4949$frisc.v:6528$7813 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4949$frisc.v:6528$7813 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4951$frisc.v:6529$7816 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4953$frisc.v:6530$7819 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4953$frisc.v:6530$7819 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_4955$frisc.v:6531$7822 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4955$frisc.v:6531$7822 ($shr).
Removed top 11 bits (of 32) from port A of cell frisc.$verific$shift_right_4957$frisc.v:6532$7825 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4957$frisc.v:6532$7825 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4959$frisc.v:6533$7828 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_4961$frisc.v:6534$7831 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4961$frisc.v:6534$7831 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_4963$frisc.v:6535$7834 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4963$frisc.v:6535$7834 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4965$frisc.v:6536$7837 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4965$frisc.v:6536$7837 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4967$frisc.v:6537$7840 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_4969$frisc.v:6538$7843 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4969$frisc.v:6538$7843 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_4971$frisc.v:6539$7846 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4971$frisc.v:6539$7846 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_4973$frisc.v:6540$7849 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4973$frisc.v:6540$7849 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4975$frisc.v:6541$7852 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4975$frisc.v:6541$7852 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4977$frisc.v:6542$7855 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4977$frisc.v:6542$7855 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_4979$frisc.v:6543$7858 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4979$frisc.v:6543$7858 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4981$frisc.v:6544$7861 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_4983$frisc.v:6545$7864 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4983$frisc.v:6545$7864 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_4985$frisc.v:6546$7867 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_4985$frisc.v:6546$7867 ($shr).
Removed top 17 bits (of 64) from port A of cell frisc.$verific$shift_right_4987$frisc.v:6547$7870 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4987$frisc.v:6547$7870 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_4989$frisc.v:6548$7873 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4989$frisc.v:6548$7873 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_4991$frisc.v:6549$7876 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_4991$frisc.v:6549$7876 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_4993$frisc.v:6550$7879 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4993$frisc.v:6550$7879 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_4995$frisc.v:6551$7882 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4997$frisc.v:6552$7885 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_4999$frisc.v:6553$7888 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_4999$frisc.v:6553$7888 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_5001$frisc.v:6554$7891 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5001$frisc.v:6554$7891 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_5003$frisc.v:6555$7894 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5003$frisc.v:6555$7894 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_5005$frisc.v:6556$7897 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5005$frisc.v:6556$7897 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5007$frisc.v:6557$7900 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5007$frisc.v:6557$7900 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5009$frisc.v:6558$7903 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5009$frisc.v:6558$7903 ($shr).
Removed top 1 bits (of 4) from port A of cell frisc.$verific$shift_right_5011$frisc.v:6559$7906 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5011$frisc.v:6559$7906 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_5013$frisc.v:6560$7909 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5013$frisc.v:6560$7909 ($shr).
Removed top 17 bits (of 64) from port A of cell frisc.$verific$shift_right_5015$frisc.v:6561$7912 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5015$frisc.v:6561$7912 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5017$frisc.v:6562$7915 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5017$frisc.v:6562$7915 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5019$frisc.v:6563$7918 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5019$frisc.v:6563$7918 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5021$frisc.v:6564$7921 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5021$frisc.v:6564$7921 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5023$frisc.v:6565$7924 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5023$frisc.v:6565$7924 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5025$frisc.v:6566$7927 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5025$frisc.v:6566$7927 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5027$frisc.v:6567$7930 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5027$frisc.v:6567$7930 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5029$frisc.v:6568$7933 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5029$frisc.v:6568$7933 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5031$frisc.v:6569$7936 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5031$frisc.v:6569$7936 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5033$frisc.v:6570$7939 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5033$frisc.v:6570$7939 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5035$frisc.v:6571$7942 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5037$frisc.v:6572$7945 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5039$frisc.v:6573$7948 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_5041$frisc.v:6574$7951 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5041$frisc.v:6574$7951 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5043$frisc.v:6575$7954 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5043$frisc.v:6575$7954 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5045$frisc.v:6576$7957 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5045$frisc.v:6576$7957 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5047$frisc.v:6577$7960 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5047$frisc.v:6577$7960 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_5049$frisc.v:6578$7963 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5049$frisc.v:6578$7963 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5051$frisc.v:6579$7966 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5053$frisc.v:6580$7969 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5053$frisc.v:6580$7969 ($shr).
Removed top 8 bits (of 64) from port A of cell frisc.$verific$shift_right_5055$frisc.v:6581$7972 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5055$frisc.v:6581$7972 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5057$frisc.v:6582$7975 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5057$frisc.v:6582$7975 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5059$frisc.v:6583$7978 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5059$frisc.v:6583$7978 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5061$frisc.v:6584$7981 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5063$frisc.v:6585$7984 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5063$frisc.v:6585$7984 ($shr).
Removed top 9 bits (of 64) from port A of cell frisc.$verific$shift_right_5065$frisc.v:6586$7987 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5065$frisc.v:6586$7987 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5067$frisc.v:6587$7990 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5067$frisc.v:6587$7990 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5069$frisc.v:6588$7993 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5069$frisc.v:6588$7993 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5071$frisc.v:6589$7996 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5071$frisc.v:6589$7996 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_5073$frisc.v:6590$7999 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5073$frisc.v:6590$7999 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_5075$frisc.v:6591$8002 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5075$frisc.v:6591$8002 ($shr).
Removed top 8 bits (of 64) from port A of cell frisc.$verific$shift_right_5077$frisc.v:6592$8005 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5077$frisc.v:6592$8005 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_5079$frisc.v:6593$8008 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5079$frisc.v:6593$8008 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5081$frisc.v:6594$8011 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5081$frisc.v:6594$8011 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5083$frisc.v:6595$8014 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5085$frisc.v:6596$8017 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5085$frisc.v:6596$8017 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_5087$frisc.v:6597$8020 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5087$frisc.v:6597$8020 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_5089$frisc.v:6598$8023 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5089$frisc.v:6598$8023 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5091$frisc.v:6599$8026 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5093$frisc.v:6600$8029 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5095$frisc.v:6601$8032 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5095$frisc.v:6601$8032 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_5097$frisc.v:6602$8035 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5097$frisc.v:6602$8035 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_5099$frisc.v:6603$8038 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5099$frisc.v:6603$8038 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5101$frisc.v:6604$8041 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5101$frisc.v:6604$8041 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5103$frisc.v:6605$8044 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5103$frisc.v:6605$8044 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5105$frisc.v:6606$8047 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5105$frisc.v:6606$8047 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5107$frisc.v:6607$8050 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5107$frisc.v:6607$8050 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5109$frisc.v:6608$8053 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5109$frisc.v:6608$8053 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5111$frisc.v:6609$8056 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5111$frisc.v:6609$8056 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5113$frisc.v:6610$8059 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5113$frisc.v:6610$8059 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5115$frisc.v:6611$8062 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5115$frisc.v:6611$8062 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5117$frisc.v:6612$8065 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5117$frisc.v:6612$8065 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5119$frisc.v:6613$8068 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5119$frisc.v:6613$8068 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5121$frisc.v:6614$8071 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5121$frisc.v:6614$8071 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5123$frisc.v:6615$8074 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5125$frisc.v:6616$8077 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5127$frisc.v:6617$8080 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5127$frisc.v:6617$8080 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5129$frisc.v:6618$8083 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5131$frisc.v:6619$8086 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5133$frisc.v:6620$8089 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5133$frisc.v:6620$8089 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5135$frisc.v:6621$8092 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5135$frisc.v:6621$8092 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5137$frisc.v:6622$8095 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5137$frisc.v:6622$8095 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5139$frisc.v:6623$8098 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_5141$frisc.v:6624$8101 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5141$frisc.v:6624$8101 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_5143$frisc.v:6625$8104 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5143$frisc.v:6625$8104 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_5145$frisc.v:6626$8107 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5145$frisc.v:6626$8107 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5147$frisc.v:6627$8110 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5147$frisc.v:6627$8110 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_5149$frisc.v:6628$8113 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5149$frisc.v:6628$8113 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5151$frisc.v:6629$8116 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5153$frisc.v:6630$8119 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5155$frisc.v:6631$8122 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5155$frisc.v:6631$8122 ($shr).
Removed top 8 bits (of 64) from port A of cell frisc.$verific$shift_right_5157$frisc.v:6632$8125 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5157$frisc.v:6632$8125 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5159$frisc.v:6633$8128 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5159$frisc.v:6633$8128 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_5161$frisc.v:6634$8131 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5161$frisc.v:6634$8131 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5163$frisc.v:6635$8134 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5165$frisc.v:6636$8137 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5165$frisc.v:6636$8137 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5167$frisc.v:6637$8140 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5169$frisc.v:6638$8143 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5169$frisc.v:6638$8143 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5171$frisc.v:6639$8146 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5171$frisc.v:6639$8146 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5173$frisc.v:6640$8149 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5173$frisc.v:6640$8149 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_5175$frisc.v:6641$8152 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5175$frisc.v:6641$8152 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5177$frisc.v:6642$8155 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5177$frisc.v:6642$8155 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5179$frisc.v:6643$8158 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5179$frisc.v:6643$8158 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5181$frisc.v:6644$8161 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5181$frisc.v:6644$8161 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5183$frisc.v:6645$8164 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5183$frisc.v:6645$8164 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5185$frisc.v:6646$8167 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5185$frisc.v:6646$8167 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5187$frisc.v:6647$8170 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5187$frisc.v:6647$8170 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5189$frisc.v:6648$8173 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5189$frisc.v:6648$8173 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5191$frisc.v:6649$8176 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5191$frisc.v:6649$8176 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5193$frisc.v:6650$8179 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5193$frisc.v:6650$8179 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5195$frisc.v:6651$8182 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5195$frisc.v:6651$8182 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5197$frisc.v:6652$8185 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5199$frisc.v:6653$8188 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5201$frisc.v:6654$8191 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5201$frisc.v:6654$8191 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5203$frisc.v:6655$8194 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5203$frisc.v:6655$8194 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5205$frisc.v:6656$8197 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5205$frisc.v:6656$8197 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5207$frisc.v:6657$8200 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5209$frisc.v:6658$8203 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5209$frisc.v:6658$8203 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_5211$frisc.v:6659$8206 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5211$frisc.v:6659$8206 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5213$frisc.v:6660$8209 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5213$frisc.v:6660$8209 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5215$frisc.v:6661$8212 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5215$frisc.v:6661$8212 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5217$frisc.v:6662$8215 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5217$frisc.v:6662$8215 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5219$frisc.v:6663$8218 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5219$frisc.v:6663$8218 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5221$frisc.v:6664$8221 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5221$frisc.v:6664$8221 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5223$frisc.v:6665$8224 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5223$frisc.v:6665$8224 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5225$frisc.v:6666$8227 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5227$frisc.v:6667$8230 ($shr).
Removed top 7 bits (of 64) from port A of cell frisc.$verific$shift_right_5229$frisc.v:6668$8233 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5229$frisc.v:6668$8233 ($shr).
Removed top 28 bits (of 32) from port A of cell frisc.$verific$shift_right_5231$frisc.v:6669$8236 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5231$frisc.v:6669$8236 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5233$frisc.v:6670$8239 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5235$frisc.v:6671$8242 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5235$frisc.v:6671$8242 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5237$frisc.v:6672$8245 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5237$frisc.v:6672$8245 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5239$frisc.v:6673$8248 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5241$frisc.v:6674$8251 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5243$frisc.v:6675$8254 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5243$frisc.v:6675$8254 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5245$frisc.v:6676$8257 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5245$frisc.v:6676$8257 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5247$frisc.v:6677$8260 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5247$frisc.v:6677$8260 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5249$frisc.v:6678$8263 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5249$frisc.v:6678$8263 ($shr).
Removed top 31 bits (of 32) from port A of cell frisc.$verific$shift_right_5251$frisc.v:6679$8266 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5251$frisc.v:6679$8266 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5253$frisc.v:6680$8269 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5255$frisc.v:6681$8272 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5255$frisc.v:6681$8272 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5257$frisc.v:6682$8275 ($shr).
Removed top 3 bits (of 8) from port A of cell frisc.$verific$shift_right_5259$frisc.v:6683$8278 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5259$frisc.v:6683$8278 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5261$frisc.v:6684$8281 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5261$frisc.v:6684$8281 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5263$frisc.v:6685$8284 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5263$frisc.v:6685$8284 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5265$frisc.v:6686$8287 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5265$frisc.v:6686$8287 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5267$frisc.v:6687$8290 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5267$frisc.v:6687$8290 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5269$frisc.v:6688$8293 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5269$frisc.v:6688$8293 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5271$frisc.v:6689$8296 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5271$frisc.v:6689$8296 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5273$frisc.v:6690$8299 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5273$frisc.v:6690$8299 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5275$frisc.v:6691$8302 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5275$frisc.v:6691$8302 ($shr).
Removed top 15 bits (of 64) from port A of cell frisc.$verific$shift_right_5277$frisc.v:6692$8305 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5277$frisc.v:6692$8305 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_5279$frisc.v:6693$8308 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5279$frisc.v:6693$8308 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5281$frisc.v:6694$8311 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5283$frisc.v:6695$8314 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5285$frisc.v:6696$8317 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5285$frisc.v:6696$8317 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5287$frisc.v:6697$8320 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5289$frisc.v:6698$8323 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5289$frisc.v:6698$8323 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5291$frisc.v:6699$8326 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5291$frisc.v:6699$8326 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5293$frisc.v:6700$8329 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5293$frisc.v:6700$8329 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5295$frisc.v:6701$8332 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5295$frisc.v:6701$8332 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5297$frisc.v:6702$8335 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5297$frisc.v:6702$8335 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5299$frisc.v:6703$8338 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5299$frisc.v:6703$8338 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5301$frisc.v:6704$8341 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5301$frisc.v:6704$8341 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5303$frisc.v:6705$8344 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5303$frisc.v:6705$8344 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5305$frisc.v:6706$8347 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5307$frisc.v:6707$8350 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5307$frisc.v:6707$8350 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5309$frisc.v:6708$8353 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5309$frisc.v:6708$8353 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5311$frisc.v:6709$8356 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5311$frisc.v:6709$8356 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5313$frisc.v:6710$8359 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_5315$frisc.v:6711$8362 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5315$frisc.v:6711$8362 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_5317$frisc.v:6712$8365 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5317$frisc.v:6712$8365 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5319$frisc.v:6713$8368 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5319$frisc.v:6713$8368 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5321$frisc.v:6714$8371 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5321$frisc.v:6714$8371 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5323$frisc.v:6715$8374 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5323$frisc.v:6715$8374 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_5325$frisc.v:6716$8377 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5325$frisc.v:6716$8377 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5327$frisc.v:6717$8380 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5327$frisc.v:6717$8380 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_5329$frisc.v:6718$8383 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5329$frisc.v:6718$8383 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5331$frisc.v:6719$8386 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5331$frisc.v:6719$8386 ($shr).
Removed top 6 bits (of 16) from port A of cell frisc.$verific$shift_right_5333$frisc.v:6720$8389 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5333$frisc.v:6720$8389 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5335$frisc.v:6721$8392 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5335$frisc.v:6721$8392 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_5337$frisc.v:6722$8395 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5337$frisc.v:6722$8395 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5339$frisc.v:6723$8398 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5339$frisc.v:6723$8398 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5341$frisc.v:6724$8401 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5341$frisc.v:6724$8401 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5343$frisc.v:6725$8404 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5343$frisc.v:6725$8404 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5345$frisc.v:6726$8407 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5345$frisc.v:6726$8407 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5347$frisc.v:6727$8410 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5347$frisc.v:6727$8410 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5349$frisc.v:6728$8413 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5349$frisc.v:6728$8413 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5351$frisc.v:6729$8416 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5351$frisc.v:6729$8416 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_5353$frisc.v:6730$8419 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5353$frisc.v:6730$8419 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5355$frisc.v:6731$8422 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5355$frisc.v:6731$8422 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5357$frisc.v:6732$8425 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5359$frisc.v:6733$8428 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5359$frisc.v:6733$8428 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5361$frisc.v:6734$8431 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5361$frisc.v:6734$8431 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5363$frisc.v:6735$8434 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5363$frisc.v:6735$8434 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5365$frisc.v:6736$8437 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5365$frisc.v:6736$8437 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5367$frisc.v:6737$8440 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5367$frisc.v:6737$8440 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5369$frisc.v:6738$8443 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5369$frisc.v:6738$8443 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_5371$frisc.v:6739$8446 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5371$frisc.v:6739$8446 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5373$frisc.v:6740$8449 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5375$frisc.v:6741$8452 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5377$frisc.v:6742$8455 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5377$frisc.v:6742$8455 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5379$frisc.v:6743$8458 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5379$frisc.v:6743$8458 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5381$frisc.v:6744$8461 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5381$frisc.v:6744$8461 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5383$frisc.v:6745$8464 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5383$frisc.v:6745$8464 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5385$frisc.v:6746$8467 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5385$frisc.v:6746$8467 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5387$frisc.v:6747$8470 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5387$frisc.v:6747$8470 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5389$frisc.v:6748$8473 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5389$frisc.v:6748$8473 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_5391$frisc.v:6749$8476 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5391$frisc.v:6749$8476 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5393$frisc.v:6750$8479 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5393$frisc.v:6750$8479 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5395$frisc.v:6751$8482 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5397$frisc.v:6752$8485 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5399$frisc.v:6753$8488 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5401$frisc.v:6754$8491 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5401$frisc.v:6754$8491 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5403$frisc.v:6755$8494 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5403$frisc.v:6755$8494 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5405$frisc.v:6756$8497 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5405$frisc.v:6756$8497 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5407$frisc.v:6757$8500 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5407$frisc.v:6757$8500 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5409$frisc.v:6758$8503 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5411$frisc.v:6759$8506 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5411$frisc.v:6759$8506 ($shr).
Removed top 9 bits (of 64) from port A of cell frisc.$verific$shift_right_5413$frisc.v:6760$8509 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5413$frisc.v:6760$8509 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5415$frisc.v:6761$8512 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5415$frisc.v:6761$8512 ($shr).
Removed top 7 bits (of 32) from port A of cell frisc.$verific$shift_right_5417$frisc.v:6762$8515 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5417$frisc.v:6762$8515 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5419$frisc.v:6763$8518 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5419$frisc.v:6763$8518 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5421$frisc.v:6764$8521 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5421$frisc.v:6764$8521 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_5423$frisc.v:6765$8524 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5423$frisc.v:6765$8524 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5425$frisc.v:6766$8527 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5425$frisc.v:6766$8527 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5427$frisc.v:6767$8530 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5429$frisc.v:6768$8533 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5429$frisc.v:6768$8533 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5431$frisc.v:6769$8536 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5431$frisc.v:6769$8536 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5433$frisc.v:6770$8539 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5433$frisc.v:6770$8539 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5435$frisc.v:6771$8542 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5437$frisc.v:6772$8545 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5437$frisc.v:6772$8545 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5439$frisc.v:6773$8548 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5439$frisc.v:6773$8548 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5441$frisc.v:6774$8551 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5441$frisc.v:6774$8551 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5443$frisc.v:6775$8554 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5445$frisc.v:6776$8557 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5447$frisc.v:6777$8560 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5449$frisc.v:6778$8563 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5451$frisc.v:6779$8566 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5451$frisc.v:6779$8566 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5453$frisc.v:6780$8569 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5453$frisc.v:6780$8569 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5455$frisc.v:6781$8572 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5455$frisc.v:6781$8572 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5457$frisc.v:6782$8575 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5457$frisc.v:6782$8575 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5459$frisc.v:6783$8578 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5459$frisc.v:6783$8578 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5461$frisc.v:6784$8581 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5461$frisc.v:6784$8581 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5463$frisc.v:6785$8584 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5463$frisc.v:6785$8584 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5465$frisc.v:6786$8587 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5465$frisc.v:6786$8587 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_5467$frisc.v:6787$8590 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5467$frisc.v:6787$8590 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5469$frisc.v:6788$8593 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5469$frisc.v:6788$8593 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5471$frisc.v:6789$8596 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5471$frisc.v:6789$8596 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5473$frisc.v:6790$8599 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5473$frisc.v:6790$8599 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5475$frisc.v:6791$8602 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5475$frisc.v:6791$8602 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_5477$frisc.v:6792$8605 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5477$frisc.v:6792$8605 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5479$frisc.v:6793$8608 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5479$frisc.v:6793$8608 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5481$frisc.v:6794$8611 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5481$frisc.v:6794$8611 ($shr).
Removed top 14 bits (of 16) from port A of cell frisc.$verific$shift_right_5483$frisc.v:6795$8614 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5483$frisc.v:6795$8614 ($shr).
Removed top 8 bits (of 64) from port A of cell frisc.$verific$shift_right_5485$frisc.v:6796$8617 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5485$frisc.v:6796$8617 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5487$frisc.v:6797$8620 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5489$frisc.v:6798$8623 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5491$frisc.v:6799$8626 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5493$frisc.v:6800$8629 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5493$frisc.v:6800$8629 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5495$frisc.v:6801$8632 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5495$frisc.v:6801$8632 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5497$frisc.v:6802$8635 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5497$frisc.v:6802$8635 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5499$frisc.v:6803$8638 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5499$frisc.v:6803$8638 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5501$frisc.v:6804$8641 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5503$frisc.v:6805$8644 ($shr).
Removed top 48 bits (of 64) from port A of cell frisc.$verific$shift_right_5505$frisc.v:6806$8647 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5505$frisc.v:6806$8647 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5507$frisc.v:6807$8650 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5509$frisc.v:6808$8653 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5511$frisc.v:6809$8656 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5513$frisc.v:6810$8659 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5515$frisc.v:6811$8662 ($shr).
Removed top 6 bits (of 32) from port A of cell frisc.$verific$shift_right_5517$frisc.v:6812$8665 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5517$frisc.v:6812$8665 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5519$frisc.v:6813$8668 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5521$frisc.v:6814$8671 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5523$frisc.v:6815$8674 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5523$frisc.v:6815$8674 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5525$frisc.v:6816$8677 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5525$frisc.v:6816$8677 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5527$frisc.v:6817$8680 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5527$frisc.v:6817$8680 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5529$frisc.v:6818$8683 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5529$frisc.v:6818$8683 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5531$frisc.v:6819$8686 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5531$frisc.v:6819$8686 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5533$frisc.v:6820$8689 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5533$frisc.v:6820$8689 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5535$frisc.v:6821$8692 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5537$frisc.v:6822$8695 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5537$frisc.v:6822$8695 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5539$frisc.v:6823$8698 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5539$frisc.v:6823$8698 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_5541$frisc.v:6824$8701 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5541$frisc.v:6824$8701 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5543$frisc.v:6825$8704 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5543$frisc.v:6825$8704 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5545$frisc.v:6826$8707 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5547$frisc.v:6827$8710 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5549$frisc.v:6828$8713 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5549$frisc.v:6828$8713 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5551$frisc.v:6829$8716 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5551$frisc.v:6829$8716 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5553$frisc.v:6830$8719 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5553$frisc.v:6830$8719 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5555$frisc.v:6831$8722 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5555$frisc.v:6831$8722 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5557$frisc.v:6832$8725 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5557$frisc.v:6832$8725 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5559$frisc.v:6833$8728 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5559$frisc.v:6833$8728 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5561$frisc.v:6834$8731 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5561$frisc.v:6834$8731 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5563$frisc.v:6835$8734 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5563$frisc.v:6835$8734 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5565$frisc.v:6836$8737 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5565$frisc.v:6836$8737 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5567$frisc.v:6837$8740 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5569$frisc.v:6838$8743 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5569$frisc.v:6838$8743 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5571$frisc.v:6839$8746 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5571$frisc.v:6839$8746 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5573$frisc.v:6840$8749 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5573$frisc.v:6840$8749 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5575$frisc.v:6841$8752 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5577$frisc.v:6842$8755 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5579$frisc.v:6843$8758 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5579$frisc.v:6843$8758 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5581$frisc.v:6844$8761 ($shr).
Removed top 12 bits (of 32) from port A of cell frisc.$verific$shift_right_5583$frisc.v:6845$8764 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5583$frisc.v:6845$8764 ($shr).
Removed top 11 bits (of 32) from port A of cell frisc.$verific$shift_right_5585$frisc.v:6846$8767 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5585$frisc.v:6846$8767 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5587$frisc.v:6847$8770 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5587$frisc.v:6847$8770 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5589$frisc.v:6848$8773 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5589$frisc.v:6848$8773 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5591$frisc.v:6849$8776 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5591$frisc.v:6849$8776 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_5593$frisc.v:6850$8779 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5593$frisc.v:6850$8779 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5595$frisc.v:6851$8782 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5595$frisc.v:6851$8782 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5597$frisc.v:6852$8785 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5597$frisc.v:6852$8785 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5599$frisc.v:6853$8788 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5601$frisc.v:6854$8791 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5601$frisc.v:6854$8791 ($shr).
Removed top 16 bits (of 64) from port A of cell frisc.$verific$shift_right_5603$frisc.v:6855$8794 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5603$frisc.v:6855$8794 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5605$frisc.v:6856$8797 ($shr).
Removed top 2 bits (of 8) from port A of cell frisc.$verific$shift_right_5607$frisc.v:6857$8800 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5607$frisc.v:6857$8800 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_5609$frisc.v:6858$8803 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5609$frisc.v:6858$8803 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5611$frisc.v:6859$8806 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5613$frisc.v:6860$8809 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5613$frisc.v:6860$8809 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5615$frisc.v:6861$8812 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5615$frisc.v:6861$8812 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5617$frisc.v:6862$8815 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5617$frisc.v:6862$8815 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5619$frisc.v:6863$8818 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5619$frisc.v:6863$8818 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5621$frisc.v:6864$8821 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5623$frisc.v:6865$8824 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5625$frisc.v:6866$8827 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5627$frisc.v:6867$8830 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5627$frisc.v:6867$8830 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5629$frisc.v:6868$8833 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5629$frisc.v:6868$8833 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5631$frisc.v:6869$8836 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5631$frisc.v:6869$8836 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5633$frisc.v:6870$8839 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5633$frisc.v:6870$8839 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5635$frisc.v:6871$8842 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5635$frisc.v:6871$8842 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5637$frisc.v:6872$8845 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5637$frisc.v:6872$8845 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5639$frisc.v:6873$8848 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5639$frisc.v:6873$8848 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_5641$frisc.v:6874$8851 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5641$frisc.v:6874$8851 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5643$frisc.v:6875$8854 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5643$frisc.v:6875$8854 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5645$frisc.v:6876$8857 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5647$frisc.v:6877$8860 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5647$frisc.v:6877$8860 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5649$frisc.v:6878$8863 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5649$frisc.v:6878$8863 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5651$frisc.v:6879$8866 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5651$frisc.v:6879$8866 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5653$frisc.v:6880$8869 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5653$frisc.v:6880$8869 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5655$frisc.v:6881$8872 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5655$frisc.v:6881$8872 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_5657$frisc.v:6882$8875 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5657$frisc.v:6882$8875 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5659$frisc.v:6883$8878 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5661$frisc.v:6884$8881 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5663$frisc.v:6885$8884 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5665$frisc.v:6886$8887 ($shr).
Removed top 8 bits (of 32) from port A of cell frisc.$verific$shift_right_5667$frisc.v:6887$8890 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5667$frisc.v:6887$8890 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_5669$frisc.v:6888$8893 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5669$frisc.v:6888$8893 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_5671$frisc.v:6889$8896 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5671$frisc.v:6889$8896 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5673$frisc.v:6890$8899 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5673$frisc.v:6890$8899 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5675$frisc.v:6891$8902 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5677$frisc.v:6892$8905 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_5679$frisc.v:6893$8908 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5679$frisc.v:6893$8908 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5681$frisc.v:6894$8911 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5681$frisc.v:6894$8911 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5683$frisc.v:6895$8914 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5683$frisc.v:6895$8914 ($shr).
Removed top 10 bits (of 32) from port A of cell frisc.$verific$shift_right_5685$frisc.v:6896$8917 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5685$frisc.v:6896$8917 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_5687$frisc.v:6897$8920 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5687$frisc.v:6897$8920 ($shr).
Removed top 2 bits (of 16) from port A of cell frisc.$verific$shift_right_5689$frisc.v:6898$8923 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5689$frisc.v:6898$8923 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5691$frisc.v:6899$8926 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5693$frisc.v:6900$8929 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5695$frisc.v:6901$8932 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5695$frisc.v:6901$8932 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5697$frisc.v:6902$8935 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5699$frisc.v:6903$8938 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5699$frisc.v:6903$8938 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5701$frisc.v:6904$8941 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5701$frisc.v:6904$8941 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5703$frisc.v:6905$8944 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5703$frisc.v:6905$8944 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5705$frisc.v:6906$8947 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5705$frisc.v:6906$8947 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5707$frisc.v:6907$8950 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5707$frisc.v:6907$8950 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5709$frisc.v:6908$8953 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5711$frisc.v:6909$8956 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5711$frisc.v:6909$8956 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5713$frisc.v:6910$8959 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5713$frisc.v:6910$8959 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_5715$frisc.v:6911$8962 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5715$frisc.v:6911$8962 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5717$frisc.v:6912$8965 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5717$frisc.v:6912$8965 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5719$frisc.v:6913$8968 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5721$frisc.v:6914$8971 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5721$frisc.v:6914$8971 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5723$frisc.v:6915$8974 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5723$frisc.v:6915$8974 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5725$frisc.v:6916$8977 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5725$frisc.v:6916$8977 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5727$frisc.v:6917$8980 ($shr).
Removed top 30 bits (of 32) from port A of cell frisc.$verific$shift_right_5729$frisc.v:6918$8983 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5729$frisc.v:6918$8983 ($shr).
Removed top 30 bits (of 32) from port A of cell frisc.$verific$shift_right_5731$frisc.v:6919$8986 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5731$frisc.v:6919$8986 ($shr).
Removed top 15 bits (of 16) from port A of cell frisc.$verific$shift_right_5733$frisc.v:6920$8989 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5733$frisc.v:6920$8989 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5735$frisc.v:6921$8992 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5735$frisc.v:6921$8992 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5737$frisc.v:6922$8995 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5739$frisc.v:6923$8998 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5739$frisc.v:6923$8998 ($shr).
Removed top 3 bits (of 32) from port A of cell frisc.$verific$shift_right_5741$frisc.v:6924$9001 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5741$frisc.v:6924$9001 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5743$frisc.v:6925$9004 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5745$frisc.v:6926$9007 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5745$frisc.v:6926$9007 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5747$frisc.v:6927$9010 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5747$frisc.v:6927$9010 ($shr).
Removed top 2 bits (of 32) from port A of cell frisc.$verific$shift_right_5749$frisc.v:6928$9013 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5749$frisc.v:6928$9013 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5751$frisc.v:6929$9016 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5753$frisc.v:6930$9019 ($shr).
Removed top 56 bits (of 64) from port A of cell frisc.$verific$shift_right_5755$frisc.v:6931$9022 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5755$frisc.v:6931$9022 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5757$frisc.v:6932$9025 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5757$frisc.v:6932$9025 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5759$frisc.v:6933$9028 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5761$frisc.v:6934$9031 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5761$frisc.v:6934$9031 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5763$frisc.v:6935$9034 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5763$frisc.v:6935$9034 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5765$frisc.v:6936$9037 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5767$frisc.v:6937$9040 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5767$frisc.v:6937$9040 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5769$frisc.v:6938$9043 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5771$frisc.v:6939$9046 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5771$frisc.v:6939$9046 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5773$frisc.v:6940$9049 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5773$frisc.v:6940$9049 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5775$frisc.v:6941$9052 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5775$frisc.v:6941$9052 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5777$frisc.v:6942$9055 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5779$frisc.v:6943$9058 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5779$frisc.v:6943$9058 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5781$frisc.v:6944$9061 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5783$frisc.v:6945$9064 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5783$frisc.v:6945$9064 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5785$frisc.v:6946$9067 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5785$frisc.v:6946$9067 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5787$frisc.v:6947$9070 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5787$frisc.v:6947$9070 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5789$frisc.v:6948$9073 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5789$frisc.v:6948$9073 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5791$frisc.v:6949$9076 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5791$frisc.v:6949$9076 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5793$frisc.v:6950$9079 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5793$frisc.v:6950$9079 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5795$frisc.v:6951$9082 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5797$frisc.v:6952$9085 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5797$frisc.v:6952$9085 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5799$frisc.v:6953$9088 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5799$frisc.v:6953$9088 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5801$frisc.v:6954$9091 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5801$frisc.v:6954$9091 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5803$frisc.v:6955$9094 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5803$frisc.v:6955$9094 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5805$frisc.v:6956$9097 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5805$frisc.v:6956$9097 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5807$frisc.v:6957$9100 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5809$frisc.v:6958$9103 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5809$frisc.v:6958$9103 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5811$frisc.v:6959$9106 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_5813$frisc.v:6960$9109 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5813$frisc.v:6960$9109 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5815$frisc.v:6961$9112 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5815$frisc.v:6961$9112 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5817$frisc.v:6962$9115 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5817$frisc.v:6962$9115 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5819$frisc.v:6963$9118 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5819$frisc.v:6963$9118 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5821$frisc.v:6964$9121 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5823$frisc.v:6965$9124 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5825$frisc.v:6966$9127 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5825$frisc.v:6966$9127 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5827$frisc.v:6967$9130 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5829$frisc.v:6968$9133 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5829$frisc.v:6968$9133 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5831$frisc.v:6969$9136 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5831$frisc.v:6969$9136 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5833$frisc.v:6970$9139 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5835$frisc.v:6971$9142 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5835$frisc.v:6971$9142 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5837$frisc.v:6972$9145 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5839$frisc.v:6973$9148 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5839$frisc.v:6973$9148 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5841$frisc.v:6974$9151 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5843$frisc.v:6975$9154 ($shr).
Removed top 3 bits (of 64) from port A of cell frisc.$verific$shift_right_5845$frisc.v:6976$9157 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5845$frisc.v:6976$9157 ($shr).
Removed top 63 bits (of 64) from port A of cell frisc.$verific$shift_right_5847$frisc.v:6977$9160 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5847$frisc.v:6977$9160 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5849$frisc.v:6978$9163 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5849$frisc.v:6978$9163 ($shr).
Removed top 16 bits (of 64) from port A of cell frisc.$verific$shift_right_5851$frisc.v:6979$9166 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5851$frisc.v:6979$9166 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5853$frisc.v:6980$9169 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5853$frisc.v:6980$9169 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_5855$frisc.v:6981$9172 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5855$frisc.v:6981$9172 ($shr).
Removed top 7 bits (of 64) from port A of cell frisc.$verific$shift_right_5857$frisc.v:6982$9175 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5857$frisc.v:6982$9175 ($shr).
Removed top 6 bits (of 64) from port A of cell frisc.$verific$shift_right_5859$frisc.v:6983$9178 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5859$frisc.v:6983$9178 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5861$frisc.v:6984$9181 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5861$frisc.v:6984$9181 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5863$frisc.v:6985$9184 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5865$frisc.v:6986$9187 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5867$frisc.v:6987$9190 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5869$frisc.v:6988$9193 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5871$frisc.v:6989$9196 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5873$frisc.v:6990$9199 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5875$frisc.v:6991$9202 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5877$frisc.v:6992$9205 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5879$frisc.v:6993$9208 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5881$frisc.v:6994$9211 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5883$frisc.v:6995$9214 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5885$frisc.v:6996$9217 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5887$frisc.v:6997$9220 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5889$frisc.v:6998$9223 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5891$frisc.v:6999$9226 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5893$frisc.v:7000$9229 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5895$frisc.v:7001$9232 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5897$frisc.v:7002$9235 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5899$frisc.v:7003$9238 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5899$frisc.v:7003$9238 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_5901$frisc.v:7004$9241 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5901$frisc.v:7004$9241 ($shr).
Removed top 12 bits (of 64) from port A of cell frisc.$verific$shift_right_5903$frisc.v:7005$9244 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5903$frisc.v:7005$9244 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5905$frisc.v:7006$9247 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5905$frisc.v:7006$9247 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5907$frisc.v:7007$9250 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5907$frisc.v:7007$9250 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5909$frisc.v:7008$9253 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5911$frisc.v:7009$9256 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_5913$frisc.v:7010$9259 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5913$frisc.v:7010$9259 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5915$frisc.v:7011$9262 ($shr).
Removed top 30 bits (of 32) from port A of cell frisc.$verific$shift_right_5917$frisc.v:7012$9265 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5917$frisc.v:7012$9265 ($shr).
Removed top 15 bits (of 16) from port A of cell frisc.$verific$shift_right_5919$frisc.v:7013$9268 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5919$frisc.v:7013$9268 ($shr).
Removed top 63 bits (of 64) from port A of cell frisc.$verific$shift_right_5921$frisc.v:7014$9271 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5921$frisc.v:7014$9271 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_5923$frisc.v:7015$9274 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5923$frisc.v:7015$9274 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5925$frisc.v:7016$9277 ($shr).
Removed top 4 bits (of 32) from port A of cell frisc.$verific$shift_right_5927$frisc.v:7017$9280 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5927$frisc.v:7017$9280 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5929$frisc.v:7018$9283 ($shr).
Removed top 3 bits (of 8) from port A of cell frisc.$verific$shift_right_5931$frisc.v:7019$9286 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5931$frisc.v:7019$9286 ($shr).
Removed top 14 bits (of 16) from port A of cell frisc.$verific$shift_right_5933$frisc.v:7020$9289 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5933$frisc.v:7020$9289 ($shr).
Removed top 6 bits (of 32) from port A of cell frisc.$verific$shift_right_5935$frisc.v:7021$9292 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5935$frisc.v:7021$9292 ($shr).
Removed top 5 bits (of 32) from port A of cell frisc.$verific$shift_right_5937$frisc.v:7022$9295 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5937$frisc.v:7022$9295 ($shr).
Removed top 6 bits (of 32) from port A of cell frisc.$verific$shift_right_5939$frisc.v:7023$9298 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5939$frisc.v:7023$9298 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5941$frisc.v:7024$9301 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5941$frisc.v:7024$9301 ($shr).
Removed top 2 bits (of 8) from port A of cell frisc.$verific$shift_right_5943$frisc.v:7025$9304 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5943$frisc.v:7025$9304 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_5945$frisc.v:7026$9307 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5945$frisc.v:7026$9307 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5947$frisc.v:7027$9310 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5949$frisc.v:7028$9313 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5949$frisc.v:7028$9313 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_5951$frisc.v:7029$9316 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5951$frisc.v:7029$9316 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5953$frisc.v:7030$9319 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5953$frisc.v:7030$9319 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_5955$frisc.v:7031$9322 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5955$frisc.v:7031$9322 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_5957$frisc.v:7032$9325 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_5959$frisc.v:7033$9328 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5959$frisc.v:7033$9328 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_5961$frisc.v:7034$9331 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5961$frisc.v:7034$9331 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_5963$frisc.v:7035$9334 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5963$frisc.v:7035$9334 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_5965$frisc.v:7036$9337 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5965$frisc.v:7036$9337 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5967$frisc.v:7037$9340 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5967$frisc.v:7037$9340 ($shr).
Removed top 8 bits (of 16) from port A of cell frisc.$verific$shift_right_5969$frisc.v:7038$9343 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5969$frisc.v:7038$9343 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5971$frisc.v:7039$9346 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5971$frisc.v:7039$9346 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_5973$frisc.v:7040$9349 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5973$frisc.v:7040$9349 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5975$frisc.v:7041$9352 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5975$frisc.v:7041$9352 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_5977$frisc.v:7042$9355 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5977$frisc.v:7042$9355 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5979$frisc.v:7043$9358 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5979$frisc.v:7043$9358 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5981$frisc.v:7044$9361 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_5983$frisc.v:7045$9364 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5983$frisc.v:7045$9364 ($shr).
Removed top 3 bits (of 16) from port A of cell frisc.$verific$shift_right_5985$frisc.v:7046$9367 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5985$frisc.v:7046$9367 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_5987$frisc.v:7047$9370 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_5987$frisc.v:7047$9370 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_5989$frisc.v:7048$9373 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5989$frisc.v:7048$9373 ($shr).
Removed top 3 bits (of 8) from port A of cell frisc.$verific$shift_right_5991$frisc.v:7049$9376 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5991$frisc.v:7049$9376 ($shr).
Removed top 3 bits (of 8) from port A of cell frisc.$verific$shift_right_5993$frisc.v:7050$9379 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_5993$frisc.v:7050$9379 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5995$frisc.v:7051$9382 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_5997$frisc.v:7052$9385 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_5997$frisc.v:7052$9385 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_5999$frisc.v:7053$9388 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_5999$frisc.v:7053$9388 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6001$frisc.v:7054$9391 ($shr).
Removed top 6 bits (of 8) from port A of cell frisc.$verific$shift_right_6003$frisc.v:7055$9394 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_6003$frisc.v:7055$9394 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_6005$frisc.v:7056$9397 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_6005$frisc.v:7056$9397 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6007$frisc.v:7057$9400 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_6009$frisc.v:7058$9403 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6009$frisc.v:7058$9403 ($shr).
Removed top 1 bits (of 32) from port A of cell frisc.$verific$shift_right_6011$frisc.v:7059$9406 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_6011$frisc.v:7059$9406 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_6013$frisc.v:7060$9409 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6013$frisc.v:7060$9409 ($shr).
Removed top 30 bits (of 32) from port A of cell frisc.$verific$shift_right_6015$frisc.v:7061$9412 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_6015$frisc.v:7061$9412 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_6017$frisc.v:7062$9415 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6017$frisc.v:7062$9415 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_6019$frisc.v:7063$9418 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6021$frisc.v:7064$9421 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_6023$frisc.v:7065$9424 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6023$frisc.v:7065$9424 ($shr).
Removed top 31 bits (of 32) from port Y of cell frisc.$verific$shift_right_6025$frisc.v:7066$9427 ($shr).
Removed top 15 bits (of 16) from port A of cell frisc.$verific$shift_right_6027$frisc.v:7067$9430 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_6027$frisc.v:7067$9430 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_6029$frisc.v:7068$9433 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_6029$frisc.v:7068$9433 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_6031$frisc.v:7069$9436 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_6031$frisc.v:7069$9436 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_6033$frisc.v:7070$9439 ($shr).
Removed top 1 bits (of 64) from port A of cell frisc.$verific$shift_right_6035$frisc.v:7071$9442 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_6035$frisc.v:7071$9442 ($shr).
Removed top 21 bits (of 64) from port A of cell frisc.$verific$shift_right_6037$frisc.v:7072$9445 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_6037$frisc.v:7072$9445 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_6039$frisc.v:7073$9448 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6039$frisc.v:7073$9448 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6041$frisc.v:7074$9451 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_6043$frisc.v:7075$9454 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6043$frisc.v:7075$9454 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_6045$frisc.v:7076$9457 ($shr).
Removed top 4 bits (of 64) from port A of cell frisc.$verific$shift_right_6047$frisc.v:7077$9460 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_6047$frisc.v:7077$9460 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_6049$frisc.v:7078$9463 ($shr).
Removed top 5 bits (of 16) from port A of cell frisc.$verific$shift_right_6051$frisc.v:7079$9466 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_6051$frisc.v:7079$9466 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_6053$frisc.v:7080$9469 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6053$frisc.v:7080$9469 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_6055$frisc.v:7081$9472 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_6055$frisc.v:7081$9472 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_6057$frisc.v:7082$9475 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6057$frisc.v:7082$9475 ($shr).
Removed top 12 bits (of 16) from port A of cell frisc.$verific$shift_right_6059$frisc.v:7083$9478 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_6059$frisc.v:7083$9478 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6061$frisc.v:7084$9481 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6063$frisc.v:7085$9484 ($shr).
Removed top 4 bits (of 8) from port A of cell frisc.$verific$shift_right_6065$frisc.v:7086$9487 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_6065$frisc.v:7086$9487 ($shr).
Removed top 3 bits (of 4) from port A of cell frisc.$verific$shift_right_6067$frisc.v:7087$9490 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6067$frisc.v:7087$9490 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6069$frisc.v:7088$9493 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_6071$frisc.v:7089$9496 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_6071$frisc.v:7089$9496 ($shr).
Removed top 3 bits (of 8) from port A of cell frisc.$verific$shift_right_6073$frisc.v:7090$9499 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_6073$frisc.v:7090$9499 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6075$frisc.v:7091$9502 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_6077$frisc.v:7092$9505 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_6077$frisc.v:7092$9505 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_6079$frisc.v:7093$9508 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_6079$frisc.v:7093$9508 ($shr).
Removed top 1 bits (of 8) from port A of cell frisc.$verific$shift_right_6081$frisc.v:7094$9511 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_6081$frisc.v:7094$9511 ($shr).
Removed top 2 bits (of 64) from port A of cell frisc.$verific$shift_right_6083$frisc.v:7095$9514 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_6083$frisc.v:7095$9514 ($shr).
Removed top 2 bits (of 4) from port A of cell frisc.$verific$shift_right_6085$frisc.v:7096$9517 ($shr).
Removed top 3 bits (of 4) from port Y of cell frisc.$verific$shift_right_6085$frisc.v:7096$9517 ($shr).
Removed top 1 bits (of 16) from port A of cell frisc.$verific$shift_right_6087$frisc.v:7097$9520 ($shr).
Removed top 15 bits (of 16) from port Y of cell frisc.$verific$shift_right_6087$frisc.v:7097$9520 ($shr).
Removed top 20 bits (of 64) from port A of cell frisc.$verific$shift_right_6089$frisc.v:7098$9523 ($shr).
Removed top 63 bits (of 64) from port Y of cell frisc.$verific$shift_right_6089$frisc.v:7098$9523 ($shr).
Removed top 7 bits (of 8) from port Y of cell frisc.$verific$shift_right_6091$frisc.v:7099$9526 ($shr).

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..
Removed 0 unused cells and 1716 unused wires.
<suppressed ~1 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module frisc:
  created 0 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

3.19.9. Finished OPT passes. (There is nothing left to do.)

yosys> memory -nomap

3.20. Executing MEMORY pass.

yosys> opt_mem

3.20.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.20.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.20.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.20.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.20.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..

yosys> memory_share

3.20.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.20.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..

yosys> memory_collect

3.20.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> opt_clean

3.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..

yosys> stat

3.22. Printing statistics.

=== frisc ===

   Number of wires:               2622
   Number of wire bits:           2622
   Number of public wires:        2622
   Number of public wire bits:    2622
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2602
     $dff                          886
     $shr                         1716


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.23. Executing TECHMAP pass (map to technology primitives).

3.23.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.23.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.23.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$constmap:ea8d443ae438c04578d81594a5f510a2cbb0e4f9$paramod$9ce66d606c1fb70bdf1b5b7b527b90c4852934ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b44df8816a53961ec601262421c4b23070387228$paramod$828969d0457e6491a6113ef73bee5f899a800f75\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:04a5e80065dc4f3d71d95d2f420df08c4ad2e9cf$paramod$76631d58320f00c0a2ec9c3369f84492485c2df5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3723d6e1da73d0f603bb3cc9f5fbf74791ef3387$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9f197546ea8a95ba921eeb91ed64057dcc041ef8$paramod$279861864d0e07b1a0d83c47af12e694d30f4838\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:18ea128c1ea7b2410d32340804da11d66fb8beed$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f65d346a01e1d6244eb85cb706033bd1705e6d7b$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:cc686416274e123312308b22e9d6607357afb722$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:361f1073e176479c9c630664cf247dd589553708$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5046 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~59 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4b43519a40fdfe801289cb532d6060dc62c63444$paramod$421e1d9e12b8a45d12677776d057ae48546ffbc7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d548467748d370bd77b8c9d1ed01e9dccea765b8$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ec2ee1d48f28703579d9065cfbf83b8e9ef65cf2$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7bc7d44a4ba34e8617bc440f886aba1cee452465$paramod$b1e8936c075ee1956aa5dea686669509b676a1a9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6a7ff060ba681be029f587347d4827f295ee9da2$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.23.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1587 debug messages>

yosys [$paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.23.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~279 debug messages>

yosys [$paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 97 unused cells and 15 unused wires.
Using template $paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:81bac0748e1521a9798c10f1c501dd625bb7338a$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b9a247445d2d50618002c0089853663d049c8ff2$paramod$2646a390692d6662f329b5618e6bc0fffc3d7c47\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:309e8db98af37fa4bde57d9697172ed0679b6a0b$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3d4ff7ffadfba04a1f272fc8e363293851fb1e28$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f10029dce85b5ee3f0f29aa73c21983d716f84ed$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:86b50836b6fb6e4ed96ff669e989e939bcde1fdd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86b50836b6fb6e4ed96ff669e989e939bcde1fdd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86b50836b6fb6e4ed96ff669e989e939bcde1fdd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4167 debug messages>

yosys [$paramod$constmap:86b50836b6fb6e4ed96ff669e989e939bcde1fdd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86b50836b6fb6e4ed96ff669e989e939bcde1fdd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~816 debug messages>

yosys [$paramod$constmap:86b50836b6fb6e4ed96ff669e989e939bcde1fdd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 306 unused cells and 17 unused wires.
Using template $paramod$constmap:86b50836b6fb6e4ed96ff669e989e939bcde1fdd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9ae352c2fcacdc5c02cab0429a5dfcb4f73a39bc$paramod$0ba20e090775d3d98e1b72a4b495a4a1cbaebc44\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6d70d4168b85f9b1af20decabd4198e5f6005e62$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d15768b8f7b5400765ecbb82ce0cb3141d1d0de0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d15768b8f7b5400765ecbb82ce0cb3141d1d0de0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.135. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d15768b8f7b5400765ecbb82ce0cb3141d1d0de0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1244 debug messages>

yosys [$paramod$constmap:d15768b8f7b5400765ecbb82ce0cb3141d1d0de0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d15768b8f7b5400765ecbb82ce0cb3141d1d0de0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~891 debug messages>

yosys [$paramod$constmap:d15768b8f7b5400765ecbb82ce0cb3141d1d0de0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:d15768b8f7b5400765ecbb82ce0cb3141d1d0de0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:895a4986949f1a66f457cb3f80a88ff635548a45$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:895a4986949f1a66f457cb3f80a88ff635548a45$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.137. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:895a4986949f1a66f457cb3f80a88ff635548a45$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:895a4986949f1a66f457cb3f80a88ff635548a45$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:895a4986949f1a66f457cb3f80a88ff635548a45$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:895a4986949f1a66f457cb3f80a88ff635548a45$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:895a4986949f1a66f457cb3f80a88ff635548a45$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.144. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~323 debug messages>

yosys [$paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 18 unused wires.
Using template $paramod$constmap:84eb1e9f02f88c694862b547f3814bbb97b82415$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:784a57113d7f628d9b926f3f438960bc4611baf4$paramod$c733bdc34c28113560315c50f6c8958ad24508a0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:13b80151f14dbf4fb433a942cc51b92a79c31a3d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:13b80151f14dbf4fb433a942cc51b92a79c31a3d$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:13b80151f14dbf4fb433a942cc51b92a79c31a3d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~210 debug messages>

yosys [$paramod$constmap:13b80151f14dbf4fb433a942cc51b92a79c31a3d$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:13b80151f14dbf4fb433a942cc51b92a79c31a3d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:13b80151f14dbf4fb433a942cc51b92a79c31a3d$paramod$deedaec39f914bb87de364a7clean -purge
Removed 43 unused cells and 12 unused wires.
Using template $paramod$constmap:13b80151f14dbf4fb433a942cc51b92a79c31a3d$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.23.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.23.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~304 debug messages>

yosys [$paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 106 unused cells and 15 unused wires.
Using template $paramod$constmap:c2cef6365cae0ef30b981230ed7b6801228d9430$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.157. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 15 unused wires.
Using template $paramod$constmap:6f048e7a94011d67836198331a517062c94df827$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:49b071a283789c9c4213c546a42bbf9f60564dd9$paramod$e3d051dab9b442d9be76ff650ad6f6c489c24a67\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6afb5890d4f36c97dd54c9739962a587cb6bc50d$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2033 debug messages>

yosys [$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 13 unused cells and 11 unused wires.
Using template $paramod$constmap:ded52a9beb2d9dda241f12f968b0e4541e91101d$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a679e1c78107f07bcc6bfe791c3bd83315a0f8de$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.191. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1415 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~163 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7clean -purge
Removed 26 unused cells and 14 unused wires.
Using template $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.23.193. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.23.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~126 debug messages>

yosys [$paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:28b7396e674f1a42c711eb3bc55a6b3d592678a9$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8cfcdc7c4ef990381c2b82ee96efd8a1a0b348af$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4b5f6178e1fb5375783932039891a73d2cc69bf4$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1306 debug messages>

yosys [$paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~136 debug messages>

yosys [$paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 30 unused cells and 12 unused wires.
Using template $paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:baf922598b5a039fdf4ecfef817a2750bf988961$paramod$12c264cd588032ea44e82d88c50d51daf0321e23\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6b1696ebf21c4a15755810eb81d0739688296963$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:71d9d495b6d804aa49472ca9c9d4a54f42e35aca$paramod$fd4ffb268de3af73f2369382b6da2b03f2a843d8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:06aa0d8267541e7f225db233f23c2ed25884bb46$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:fd4ff4e672c0b02a5e77f140b75230c388ff80f0$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fd4ff4e672c0b02a5e77f140b75230c388ff80f0$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.237. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fd4ff4e672c0b02a5e77f140b75230c388ff80f0$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3702 debug messages>

yosys [$paramod$constmap:fd4ff4e672c0b02a5e77f140b75230c388ff80f0$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.238. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fd4ff4e672c0b02a5e77f140b75230c388ff80f0$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:fd4ff4e672c0b02a5e77f140b75230c388ff80f0$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 15 unused cells and 11 unused wires.
Using template $paramod$constmap:fd4ff4e672c0b02a5e77f140b75230c388ff80f0$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.239. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~142 debug messages>

yosys [$paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a7clean -purge
Removed 44 unused cells and 13 unused wires.
Using template $paramod$constmap:9506f8cd6293f2793dfb46d0edd0f55e79768164$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.241. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185clean -purge
Removed 83 unused cells and 14 unused wires.
Using template $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fb188e68a36400f23c864eaa182e991bfb967310$paramod$c4cb8fc2234666846daa245e4311e9237c88d86d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:17eda7067872767b88f4eb6a4ba572c7cfcd4b98$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:17eda7067872767b88f4eb6a4ba572c7cfcd4b98$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.248. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:17eda7067872767b88f4eb6a4ba572c7cfcd4b98$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~208 debug messages>

yosys [$paramod$constmap:17eda7067872767b88f4eb6a4ba572c7cfcd4b98$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:17eda7067872767b88f4eb6a4ba572c7cfcd4b98$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:17eda7067872767b88f4eb6a4ba572c7cfcd4b98$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:17eda7067872767b88f4eb6a4ba572c7cfcd4b98$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.250. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 75 unused cells and 14 unused wires.
Using template $paramod$constmap:1040d19bfca7aebe2505416b83b3f689b8d0380f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005opt_muxtree

3.23.252. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005opt_expr -mux_undef -mux_bool -fine

3.23.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~33 debug messages>

yosys [$paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005clean -purge
Removed 6 unused cells and 11 unused wires.
Using template $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c8ad57a4878c57d31ea39bbd82b66bc971337e74$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:b843a2761670b27ffa13647cf6832a3ed881ce3c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b843a2761670b27ffa13647cf6832a3ed881ce3c$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.259. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b843a2761670b27ffa13647cf6832a3ed881ce3c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~539 debug messages>

yosys [$paramod$constmap:b843a2761670b27ffa13647cf6832a3ed881ce3c$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b843a2761670b27ffa13647cf6832a3ed881ce3c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:b843a2761670b27ffa13647cf6832a3ed881ce3c$paramod$3c981d0c179bdd3564005185clean -purge
Removed 90 unused cells and 14 unused wires.
Using template $paramod$constmap:b843a2761670b27ffa13647cf6832a3ed881ce3c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.261. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~339 debug messages>

yosys [$paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 102 unused cells and 15 unused wires.
Using template $paramod$constmap:62c552334678dfbdd0e49041a6a1ed760b802821$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
Creating constmapped module `$paramod$constmap:10653c5435fe21ec4158dbfa4d14e76a3b290f45$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:10653c5435fe21ec4158dbfa4d14e76a3b290f45$paramod$93d4205eb2d32055339643dbopt_muxtree

3.23.263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:10653c5435fe21ec4158dbfa4d14e76a3b290f45$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:10653c5435fe21ec4158dbfa4d14e76a3b290f45$paramod$93d4205eb2d32055339643dbopt_expr -mux_undef -mux_bool -fine

3.23.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:10653c5435fe21ec4158dbfa4d14e76a3b290f45$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~14 debug messages>

yosys [$paramod$constmap:10653c5435fe21ec4158dbfa4d14e76a3b290f45$paramod$93d4205eb2d32055339643dbclean -purge
Removed 2 unused cells and 9 unused wires.
Using template $paramod$constmap:10653c5435fe21ec4158dbfa4d14e76a3b290f45$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.265. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:db70fa098317ab58c0e08ef1f3f7d0e57917481b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:db70fa098317ab58c0e08ef1f3f7d0e57917481b$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.267. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:db70fa098317ab58c0e08ef1f3f7d0e57917481b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:db70fa098317ab58c0e08ef1f3f7d0e57917481b$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:db70fa098317ab58c0e08ef1f3f7d0e57917481b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~812 debug messages>

yosys [$paramod$constmap:db70fa098317ab58c0e08ef1f3f7d0e57917481b$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 277 unused cells and 17 unused wires.
Using template $paramod$constmap:db70fa098317ab58c0e08ef1f3f7d0e57917481b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:66992cd1b8f2dcaccf457a9449c7f2302e50ed7f$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:66992cd1b8f2dcaccf457a9449c7f2302e50ed7f$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.23.269. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:66992cd1b8f2dcaccf457a9449c7f2302e50ed7f$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:66992cd1b8f2dcaccf457a9449c7f2302e50ed7f$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.23.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:66992cd1b8f2dcaccf457a9449c7f2302e50ed7f$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~123 debug messages>

yosys [$paramod$constmap:66992cd1b8f2dcaccf457a9449c7f2302e50ed7f$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:66992cd1b8f2dcaccf457a9449c7f2302e50ed7f$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f32823a28a9a22caf154241c0b7001cdf0d9c9e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f32823a28a9a22caf154241c0b7001cdf0d9c9e$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.23.271. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f32823a28a9a22caf154241c0b7001cdf0d9c9e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6f32823a28a9a22caf154241c0b7001cdf0d9c9e$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.23.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f32823a28a9a22caf154241c0b7001cdf0d9c9e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~123 debug messages>

yosys [$paramod$constmap:6f32823a28a9a22caf154241c0b7001cdf0d9c9e$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 38 unused cells and 13 unused wires.
Using template $paramod$constmap:6f32823a28a9a22caf154241c0b7001cdf0d9c9e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:f82edd2c7ffcd2a559389906bffe056d0dec82a9$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f82edd2c7ffcd2a559389906bffe056d0dec82a9$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.23.273. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f82edd2c7ffcd2a559389906bffe056d0dec82a9$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:f82edd2c7ffcd2a559389906bffe056d0dec82a9$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.23.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f82edd2c7ffcd2a559389906bffe056d0dec82a9$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~304 debug messages>

yosys [$paramod$constmap:f82edd2c7ffcd2a559389906bffe056d0dec82a9$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 80 unused cells and 14 unused wires.
Using template $paramod$constmap:f82edd2c7ffcd2a559389906bffe056d0dec82a9$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:f17ff687cd02b68bf06111b31d57defd538a3f5d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f17ff687cd02b68bf06111b31d57defd538a3f5d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.275. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f17ff687cd02b68bf06111b31d57defd538a3f5d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f17ff687cd02b68bf06111b31d57defd538a3f5d$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f17ff687cd02b68bf06111b31d57defd538a3f5d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~368 debug messages>

yosys [$paramod$constmap:f17ff687cd02b68bf06111b31d57defd538a3f5d$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 101 unused cells and 15 unused wires.
Using template $paramod$constmap:f17ff687cd02b68bf06111b31d57defd538a3f5d$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:76064ce065f025dd5531ba00ed1d239734728c5a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:76064ce065f025dd5531ba00ed1d239734728c5a$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.277. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:76064ce065f025dd5531ba00ed1d239734728c5a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:76064ce065f025dd5531ba00ed1d239734728c5a$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:76064ce065f025dd5531ba00ed1d239734728c5a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:76064ce065f025dd5531ba00ed1d239734728c5a$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 276 unused cells and 16 unused wires.
Using template $paramod$constmap:76064ce065f025dd5531ba00ed1d239734728c5a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.280. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~133 debug messages>

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 33 unused cells and 12 unused wires.
Using template $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ae671c5b615247c49bd367327b4d8a8b3df33335$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ae671c5b615247c49bd367327b4d8a8b3df33335$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.281. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ae671c5b615247c49bd367327b4d8a8b3df33335$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:ae671c5b615247c49bd367327b4d8a8b3df33335$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ae671c5b615247c49bd367327b4d8a8b3df33335$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~821 debug messages>

yosys [$paramod$constmap:ae671c5b615247c49bd367327b4d8a8b3df33335$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 294 unused cells and 16 unused wires.
Using template $paramod$constmap:ae671c5b615247c49bd367327b4d8a8b3df33335$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:6b82b7f229d77e0c7cc041c539a1f16607b5a43a$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6b82b7f229d77e0c7cc041c539a1f16607b5a43a$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.283. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6b82b7f229d77e0c7cc041c539a1f16607b5a43a$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6b82b7f229d77e0c7cc041c539a1f16607b5a43a$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.284. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6b82b7f229d77e0c7cc041c539a1f16607b5a43a$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~329 debug messages>

yosys [$paramod$constmap:6b82b7f229d77e0c7cc041c539a1f16607b5a43a$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 102 unused cells and 14 unused wires.
Using template $paramod$constmap:6b82b7f229d77e0c7cc041c539a1f16607b5a43a$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:96bd774f5b55d5b86455cfaa797a42bae9997995$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
Creating constmapped module `$paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3bopt_muxtree

3.23.290. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~470 debug messages>

yosys [$paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3bopt_expr -mux_undef -mux_bool -fine

3.23.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~41 debug messages>

yosys [$paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:0f4504d0c2af5b38f7e047997da51180108f35e7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0f4504d0c2af5b38f7e047997da51180108f35e7$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.23.292. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0f4504d0c2af5b38f7e047997da51180108f35e7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:0f4504d0c2af5b38f7e047997da51180108f35e7$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.23.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0f4504d0c2af5b38f7e047997da51180108f35e7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~304 debug messages>

yosys [$paramod$constmap:0f4504d0c2af5b38f7e047997da51180108f35e7$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 105 unused cells and 15 unused wires.
Using template $paramod$constmap:0f4504d0c2af5b38f7e047997da51180108f35e7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:33c698c81e2c4551fb78c616374e31a2fb09ee81$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:33c698c81e2c4551fb78c616374e31a2fb09ee81$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.294. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:33c698c81e2c4551fb78c616374e31a2fb09ee81$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:33c698c81e2c4551fb78c616374e31a2fb09ee81$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:33c698c81e2c4551fb78c616374e31a2fb09ee81$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~53 debug messages>

yosys [$paramod$constmap:33c698c81e2c4551fb78c616374e31a2fb09ee81$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 13 unused cells and 11 unused wires.
Using template $paramod$constmap:33c698c81e2c4551fb78c616374e31a2fb09ee81$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:cb8a47709e0114db5a752509fb36d741241a41f3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cb8a47709e0114db5a752509fb36d741241a41f3$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.296. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cb8a47709e0114db5a752509fb36d741241a41f3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:cb8a47709e0114db5a752509fb36d741241a41f3$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cb8a47709e0114db5a752509fb36d741241a41f3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:cb8a47709e0114db5a752509fb36d741241a41f3$paramod$3c981d0c179bdd3564005185clean -purge
Removed 91 unused cells and 14 unused wires.
Using template $paramod$constmap:cb8a47709e0114db5a752509fb36d741241a41f3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:263dac36e2d8c921b91840180d2d8849fddacc29$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:263dac36e2d8c921b91840180d2d8849fddacc29$paramod$869b5cdcd87305186abc3967opt_muxtree

3.23.298. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:263dac36e2d8c921b91840180d2d8849fddacc29$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:263dac36e2d8c921b91840180d2d8849fddacc29$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.23.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:263dac36e2d8c921b91840180d2d8849fddacc29$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~48 debug messages>

yosys [$paramod$constmap:263dac36e2d8c921b91840180d2d8849fddacc29$paramod$869b5cdcd87305186abc3967clean -purge
Removed 12 unused cells and 11 unused wires.
Using template $paramod$constmap:263dac36e2d8c921b91840180d2d8849fddacc29$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.300. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3fc5805092775cac1bf4c0aaea10fa942884839a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3fc5805092775cac1bf4c0aaea10fa942884839a$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3fc5805092775cac1bf4c0aaea10fa942884839a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3fc5805092775cac1bf4c0aaea10fa942884839a$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.303. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3fc5805092775cac1bf4c0aaea10fa942884839a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~857 debug messages>

yosys [$paramod$constmap:3fc5805092775cac1bf4c0aaea10fa942884839a$paramod$7770928ec5556165010d8e0fclean -purge
Removed 231 unused cells and 16 unused wires.
Using template $paramod$constmap:3fc5805092775cac1bf4c0aaea10fa942884839a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:73ce2de2588c7b7cd8e3334fa57b13980ff829b0$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:73ce2de2588c7b7cd8e3334fa57b13980ff829b0$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.304. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:73ce2de2588c7b7cd8e3334fa57b13980ff829b0$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:73ce2de2588c7b7cd8e3334fa57b13980ff829b0$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:73ce2de2588c7b7cd8e3334fa57b13980ff829b0$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:73ce2de2588c7b7cd8e3334fa57b13980ff829b0$paramod$3c981d0c179bdd3564005185clean -purge
Removed 93 unused cells and 14 unused wires.
Using template $paramod$constmap:73ce2de2588c7b7cd8e3334fa57b13980ff829b0$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7e6d694ee4d24c6723d13f245c93ee2e17f3b338$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7e6d694ee4d24c6723d13f245c93ee2e17f3b338$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.306. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7e6d694ee4d24c6723d13f245c93ee2e17f3b338$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:7e6d694ee4d24c6723d13f245c93ee2e17f3b338$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.307. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7e6d694ee4d24c6723d13f245c93ee2e17f3b338$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:7e6d694ee4d24c6723d13f245c93ee2e17f3b338$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 290 unused cells and 17 unused wires.
Using template $paramod$constmap:7e6d694ee4d24c6723d13f245c93ee2e17f3b338$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4f9189f7ae4f4c295412891030e3affc9bfc0395$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4f9189f7ae4f4c295412891030e3affc9bfc0395$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.308. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4f9189f7ae4f4c295412891030e3affc9bfc0395$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4f9189f7ae4f4c295412891030e3affc9bfc0395$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4f9189f7ae4f4c295412891030e3affc9bfc0395$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~364 debug messages>

yosys [$paramod$constmap:4f9189f7ae4f4c295412891030e3affc9bfc0395$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 104 unused cells and 15 unused wires.
Using template $paramod$constmap:4f9189f7ae4f4c295412891030e3affc9bfc0395$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6ce576ed54ae2b9aef9cbfe3d4ccaf7317d0ee3f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6ce576ed54ae2b9aef9cbfe3d4ccaf7317d0ee3f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.310. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6ce576ed54ae2b9aef9cbfe3d4ccaf7317d0ee3f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6ce576ed54ae2b9aef9cbfe3d4ccaf7317d0ee3f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.311. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6ce576ed54ae2b9aef9cbfe3d4ccaf7317d0ee3f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:6ce576ed54ae2b9aef9cbfe3d4ccaf7317d0ee3f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:6ce576ed54ae2b9aef9cbfe3d4ccaf7317d0ee3f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:fbd610ee1e9c7535c42e967e6da1601956fd910b$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fbd610ee1e9c7535c42e967e6da1601956fd910b$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.312. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fbd610ee1e9c7535c42e967e6da1601956fd910b$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:fbd610ee1e9c7535c42e967e6da1601956fd910b$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.313. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fbd610ee1e9c7535c42e967e6da1601956fd910b$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~53 debug messages>

yosys [$paramod$constmap:fbd610ee1e9c7535c42e967e6da1601956fd910b$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 14 unused cells and 11 unused wires.
Using template $paramod$constmap:fbd610ee1e9c7535c42e967e6da1601956fd910b$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:db2f8b64538b6ff125683afec428a722c15e15c2$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:db2f8b64538b6ff125683afec428a722c15e15c2$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.314. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:db2f8b64538b6ff125683afec428a722c15e15c2$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:db2f8b64538b6ff125683afec428a722c15e15c2$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.315. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:db2f8b64538b6ff125683afec428a722c15e15c2$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~134 debug messages>

yosys [$paramod$constmap:db2f8b64538b6ff125683afec428a722c15e15c2$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:db2f8b64538b6ff125683afec428a722c15e15c2$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:2ece7b512dca6562d8e39b78c221a61bbe5b4d85$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2ece7b512dca6562d8e39b78c221a61bbe5b4d85$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.316. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2ece7b512dca6562d8e39b78c221a61bbe5b4d85$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2ece7b512dca6562d8e39b78c221a61bbe5b4d85$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.317. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2ece7b512dca6562d8e39b78c221a61bbe5b4d85$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:2ece7b512dca6562d8e39b78c221a61bbe5b4d85$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:2ece7b512dca6562d8e39b78c221a61bbe5b4d85$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:724ff38af6f8a47198560b0d9a84d27520d4d557$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:724ff38af6f8a47198560b0d9a84d27520d4d557$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.318. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:724ff38af6f8a47198560b0d9a84d27520d4d557$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:724ff38af6f8a47198560b0d9a84d27520d4d557$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:724ff38af6f8a47198560b0d9a84d27520d4d557$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~363 debug messages>

yosys [$paramod$constmap:724ff38af6f8a47198560b0d9a84d27520d4d557$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 106 unused cells and 15 unused wires.
Using template $paramod$constmap:724ff38af6f8a47198560b0d9a84d27520d4d557$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f9f6349c4fbd59a139389a819ae68d2ea810c25c$paramod$a4a727277fd7aa88cc75a82699be9f4190164f9f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad95fa505d62683bc312791c04624f972b1382bd$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad95fa505d62683bc312791c04624f972b1382bd$paramod$bf9d9d742845b0881c720869opt_muxtree

3.23.325. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad95fa505d62683bc312791c04624f972b1382bd$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~436 debug messages>

yosys [$paramod$constmap:ad95fa505d62683bc312791c04624f972b1382bd$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.23.326. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad95fa505d62683bc312791c04624f972b1382bd$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~323 debug messages>

yosys [$paramod$constmap:ad95fa505d62683bc312791c04624f972b1382bd$paramod$bf9d9d742845b0881c720869clean -purge
Removed 85 unused cells and 14 unused wires.
Using template $paramod$constmap:ad95fa505d62683bc312791c04624f972b1382bd$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e1dbde12768d0b3d45a2327cc783d75b3fe0d7c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e1dbde12768d0b3d45a2327cc783d75b3fe0d7c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.327. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e1dbde12768d0b3d45a2327cc783d75b3fe0d7c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9e1dbde12768d0b3d45a2327cc783d75b3fe0d7c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.328. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e1dbde12768d0b3d45a2327cc783d75b3fe0d7c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:9e1dbde12768d0b3d45a2327cc783d75b3fe0d7c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 280 unused cells and 17 unused wires.
Using template $paramod$constmap:9e1dbde12768d0b3d45a2327cc783d75b3fe0d7c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ab76205cbe83c32d7a9a2c4d550e4e7ff3fe658$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ab76205cbe83c32d7a9a2c4d550e4e7ff3fe658$paramod$869b5cdcd87305186abc3967opt_muxtree

3.23.329. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ab76205cbe83c32d7a9a2c4d550e4e7ff3fe658$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:7ab76205cbe83c32d7a9a2c4d550e4e7ff3fe658$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.23.330. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ab76205cbe83c32d7a9a2c4d550e4e7ff3fe658$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~47 debug messages>

yosys [$paramod$constmap:7ab76205cbe83c32d7a9a2c4d550e4e7ff3fe658$paramod$869b5cdcd87305186abc3967clean -purge
Removed 10 unused cells and 11 unused wires.
Using template $paramod$constmap:7ab76205cbe83c32d7a9a2c4d550e4e7ff3fe658$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:e1487462ace4ffc8b598b0b322283abc04f34f86$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e1487462ace4ffc8b598b0b322283abc04f34f86$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.331. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e1487462ace4ffc8b598b0b322283abc04f34f86$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e1487462ace4ffc8b598b0b322283abc04f34f86$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.332. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e1487462ace4ffc8b598b0b322283abc04f34f86$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~334 debug messages>

yosys [$paramod$constmap:e1487462ace4ffc8b598b0b322283abc04f34f86$paramod$3c981d0c179bdd3564005185clean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:e1487462ace4ffc8b598b0b322283abc04f34f86$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4db6df60d5d1c8799b051d1b4027e2e9c53777ca$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.338. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~310 debug messages>

yosys [$paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.339. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:839481f2669af7e92bffd756bd17f4eb169052a8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.340. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.341. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 97 unused cells and 14 unused wires.
Using template $paramod$constmap:126e877a1180c15aa59ab3f85f189f5a7ce10b2e$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5fd911d1768863ff54cd3e3b9a9363ec9850a43d$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.347. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1088 debug messages>

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~143 debug messages>

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 14 unused wires.
Using template $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.349. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.350. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~368 debug messages>

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 16 unused wires.
Using template $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:308eb6288ba960f85713a5e6cb19b033098304f1$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.356. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~975 debug messages>

yosys [$paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.357. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c9655ea1126b494d1cf71eb5730229e394e3b6f7$paramod$17bfe96a20a902fe50e6137ac01b3e6d919e8028\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:42486a4f8b5e5a23b1019ca8458c2fd80a140f3d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:42486a4f8b5e5a23b1019ca8458c2fd80a140f3d$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.363. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:42486a4f8b5e5a23b1019ca8458c2fd80a140f3d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~270 debug messages>

yosys [$paramod$constmap:42486a4f8b5e5a23b1019ca8458c2fd80a140f3d$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.364. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:42486a4f8b5e5a23b1019ca8458c2fd80a140f3d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:42486a4f8b5e5a23b1019ca8458c2fd80a140f3d$paramod$7770928ec5556165010d8e0fclean -purge
Removed 270 unused cells and 17 unused wires.
Using template $paramod$constmap:42486a4f8b5e5a23b1019ca8458c2fd80a140f3d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d853a3e64df444e597b4569faaf8555454ce0f6d$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:722d9819e32a8a66209b5fd1c8d849700b213ec2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:722d9819e32a8a66209b5fd1c8d849700b213ec2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.370. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:722d9819e32a8a66209b5fd1c8d849700b213ec2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~961 debug messages>

yosys [$paramod$constmap:722d9819e32a8a66209b5fd1c8d849700b213ec2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.371. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:722d9819e32a8a66209b5fd1c8d849700b213ec2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:722d9819e32a8a66209b5fd1c8d849700b213ec2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 17 unused wires.
Using template $paramod$constmap:722d9819e32a8a66209b5fd1c8d849700b213ec2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f340910ee0446c64614e4b8bf2ef8ab668f0064e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f340910ee0446c64614e4b8bf2ef8ab668f0064e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.372. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f340910ee0446c64614e4b8bf2ef8ab668f0064e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:f340910ee0446c64614e4b8bf2ef8ab668f0064e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.373. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f340910ee0446c64614e4b8bf2ef8ab668f0064e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:f340910ee0446c64614e4b8bf2ef8ab668f0064e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 288 unused cells and 17 unused wires.
Using template $paramod$constmap:f340910ee0446c64614e4b8bf2ef8ab668f0064e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:4e4fd92f41d378564b412b6a97f44fa222fc46e9$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4e4fd92f41d378564b412b6a97f44fa222fc46e9$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.374. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4e4fd92f41d378564b412b6a97f44fa222fc46e9$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:4e4fd92f41d378564b412b6a97f44fa222fc46e9$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.375. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4e4fd92f41d378564b412b6a97f44fa222fc46e9$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~134 debug messages>

yosys [$paramod$constmap:4e4fd92f41d378564b412b6a97f44fa222fc46e9$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:4e4fd92f41d378564b412b6a97f44fa222fc46e9$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.376. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.377. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 13 unused wires.
Using template $paramod$constmap:898e259b3cbad5436a8204590d30996ad9552ea2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.378. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.379. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 300 unused cells and 17 unused wires.
Using template $paramod$constmap:f651aadd96f6e3b2f75b5b2a70b929233b8ba37c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:01a672a1983135a08ef5cab81aca06625b961cef$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:01a672a1983135a08ef5cab81aca06625b961cef$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.380. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:01a672a1983135a08ef5cab81aca06625b961cef$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:01a672a1983135a08ef5cab81aca06625b961cef$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.381. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:01a672a1983135a08ef5cab81aca06625b961cef$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:01a672a1983135a08ef5cab81aca06625b961cef$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 17 unused wires.
Using template $paramod$constmap:01a672a1983135a08ef5cab81aca06625b961cef$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:6660163a33eb6b169af8c0efe1ab911684ee01e5$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6660163a33eb6b169af8c0efe1ab911684ee01e5$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.23.382. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6660163a33eb6b169af8c0efe1ab911684ee01e5$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6660163a33eb6b169af8c0efe1ab911684ee01e5$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.23.383. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6660163a33eb6b169af8c0efe1ab911684ee01e5$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~310 debug messages>

yosys [$paramod$constmap:6660163a33eb6b169af8c0efe1ab911684ee01e5$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:6660163a33eb6b169af8c0efe1ab911684ee01e5$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.23.384. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.23.385. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~781 debug messages>

yosys [$paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 241 unused cells and 17 unused wires.
Using template $paramod$constmap:d3983af11d4617c13e6a8eb9db389e38f50c35ba$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc3967opt_muxtree

3.23.386. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.23.387. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~47 debug messages>

yosys [$paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc3967clean -purge
Removed 11 unused cells and 11 unused wires.
Using template $paramod$constmap:9ca6eaff14ff6c503cad36acaa82814736e98358$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ce9168a1cbe75fecfc13a30d91835c77a211866b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ce9168a1cbe75fecfc13a30d91835c77a211866b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.388. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ce9168a1cbe75fecfc13a30d91835c77a211866b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys [$paramod$constmap:ce9168a1cbe75fecfc13a30d91835c77a211866b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.389. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ce9168a1cbe75fecfc13a30d91835c77a211866b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:ce9168a1cbe75fecfc13a30d91835c77a211866b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:ce9168a1cbe75fecfc13a30d91835c77a211866b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:aa0db8484b5051a57b315d7100d9c64e51ba1832$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aa0db8484b5051a57b315d7100d9c64e51ba1832$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.390. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aa0db8484b5051a57b315d7100d9c64e51ba1832$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

yosys [$paramod$constmap:aa0db8484b5051a57b315d7100d9c64e51ba1832$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.391. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aa0db8484b5051a57b315d7100d9c64e51ba1832$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:aa0db8484b5051a57b315d7100d9c64e51ba1832$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 295 unused cells and 16 unused wires.
Using template $paramod$constmap:aa0db8484b5051a57b315d7100d9c64e51ba1832$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:319a1c7782a708ab1f87aff0e4655b46cdae4a0d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:319a1c7782a708ab1f87aff0e4655b46cdae4a0d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.392. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:319a1c7782a708ab1f87aff0e4655b46cdae4a0d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:319a1c7782a708ab1f87aff0e4655b46cdae4a0d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.393. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:319a1c7782a708ab1f87aff0e4655b46cdae4a0d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~909 debug messages>

yosys [$paramod$constmap:319a1c7782a708ab1f87aff0e4655b46cdae4a0d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 227 unused cells and 17 unused wires.
Using template $paramod$constmap:319a1c7782a708ab1f87aff0e4655b46cdae4a0d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1f828c07ddbf7c54317a6b9495777213ee044b2b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1f828c07ddbf7c54317a6b9495777213ee044b2b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.394. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1f828c07ddbf7c54317a6b9495777213ee044b2b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1f828c07ddbf7c54317a6b9495777213ee044b2b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.395. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1f828c07ddbf7c54317a6b9495777213ee044b2b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:1f828c07ddbf7c54317a6b9495777213ee044b2b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 290 unused cells and 16 unused wires.
Using template $paramod$constmap:1f828c07ddbf7c54317a6b9495777213ee044b2b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:723ab2cc11cc711dfef29384f98e671cb6b46ca0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:723ab2cc11cc711dfef29384f98e671cb6b46ca0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.396. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:723ab2cc11cc711dfef29384f98e671cb6b46ca0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:723ab2cc11cc711dfef29384f98e671cb6b46ca0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.397. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:723ab2cc11cc711dfef29384f98e671cb6b46ca0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:723ab2cc11cc711dfef29384f98e671cb6b46ca0$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 14 unused wires.
Using template $paramod$constmap:723ab2cc11cc711dfef29384f98e671cb6b46ca0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ecb2a4d30dc4820a17ac368f48ee7bf975bd7e7$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ecb2a4d30dc4820a17ac368f48ee7bf975bd7e7$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.398. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ecb2a4d30dc4820a17ac368f48ee7bf975bd7e7$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:7ecb2a4d30dc4820a17ac368f48ee7bf975bd7e7$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.399. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ecb2a4d30dc4820a17ac368f48ee7bf975bd7e7$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:7ecb2a4d30dc4820a17ac368f48ee7bf975bd7e7$paramod$3c981d0c179bdd3564005185clean -purge
Removed 105 unused cells and 14 unused wires.
Using template $paramod$constmap:7ecb2a4d30dc4820a17ac368f48ee7bf975bd7e7$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:24f2d73b3097fe2a6c368a1d17318086f6e6aea5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:24f2d73b3097fe2a6c368a1d17318086f6e6aea5$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.400. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:24f2d73b3097fe2a6c368a1d17318086f6e6aea5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:24f2d73b3097fe2a6c368a1d17318086f6e6aea5$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.401. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:24f2d73b3097fe2a6c368a1d17318086f6e6aea5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~821 debug messages>

yosys [$paramod$constmap:24f2d73b3097fe2a6c368a1d17318086f6e6aea5$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 291 unused cells and 16 unused wires.
Using template $paramod$constmap:24f2d73b3097fe2a6c368a1d17318086f6e6aea5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeopt_muxtree

3.23.402. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeopt_expr -mux_undef -mux_bool -fine

3.23.403. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~18 debug messages>

yosys [$paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeclean -purge
Removed 4 unused cells and 9 unused wires.
Using template $paramod$constmap:4a7567ff8776ae59e3b17d9efb43861cf19485dd$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.404. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.405. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 13 unused cells and 11 unused wires.
Using template $paramod$constmap:d12ab160add83fc328234427e3d9ff6fd8226834$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:576d036f56a80f3ae909ea1aae5da473ca9390e0$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:576d036f56a80f3ae909ea1aae5da473ca9390e0$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.406. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:576d036f56a80f3ae909ea1aae5da473ca9390e0$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:576d036f56a80f3ae909ea1aae5da473ca9390e0$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.407. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:576d036f56a80f3ae909ea1aae5da473ca9390e0$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~783 debug messages>

yosys [$paramod$constmap:576d036f56a80f3ae909ea1aae5da473ca9390e0$paramod$ef6a63198e36630a62692369clean -purge
Removed 255 unused cells and 16 unused wires.
Using template $paramod$constmap:576d036f56a80f3ae909ea1aae5da473ca9390e0$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeopt_muxtree

3.23.408. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeopt_expr -mux_undef -mux_bool -fine

3.23.409. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~19 debug messages>

yosys [$paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeclean -purge
Removed 4 unused cells and 10 unused wires.
Using template $paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeopt_muxtree

3.23.410. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeopt_expr -mux_undef -mux_bool -fine

3.23.411. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~18 debug messages>

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeclean -purge
Removed 4 unused cells and 9 unused wires.
Using template $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:ab966a546b02a1ac8776f26abd47b8025816e3c8$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ab966a546b02a1ac8776f26abd47b8025816e3c8$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.412. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ab966a546b02a1ac8776f26abd47b8025816e3c8$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ab966a546b02a1ac8776f26abd47b8025816e3c8$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.413. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ab966a546b02a1ac8776f26abd47b8025816e3c8$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~331 debug messages>

yosys [$paramod$constmap:ab966a546b02a1ac8776f26abd47b8025816e3c8$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 110 unused cells and 15 unused wires.
Using template $paramod$constmap:ab966a546b02a1ac8776f26abd47b8025816e3c8$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.414. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.415. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~136 debug messages>

yosys [$paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 30 unused cells and 12 unused wires.
Using template $paramod$constmap:3f1154bad343d5d8a23e584421815f46f7c90cee$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.23.416. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.23.417. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~114 debug messages>

yosys [$paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 30 unused cells and 12 unused wires.
Using template $paramod$constmap:dc0e83576e2a199f3e986a8d224086337bbc5275$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:07c53c9bacde52af8616d7924e2cc933a21e568b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:07c53c9bacde52af8616d7924e2cc933a21e568b$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.418. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:07c53c9bacde52af8616d7924e2cc933a21e568b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:07c53c9bacde52af8616d7924e2cc933a21e568b$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.419. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:07c53c9bacde52af8616d7924e2cc933a21e568b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:07c53c9bacde52af8616d7924e2cc933a21e568b$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:07c53c9bacde52af8616d7924e2cc933a21e568b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967opt_muxtree

3.23.420. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.23.421. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~47 debug messages>

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967clean -purge
Removed 10 unused cells and 11 unused wires.
Using template $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:652efd5af504d416586eebedc66ea41a1a341dd9$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:652efd5af504d416586eebedc66ea41a1a341dd9$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.422. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:652efd5af504d416586eebedc66ea41a1a341dd9$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:652efd5af504d416586eebedc66ea41a1a341dd9$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.423. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:652efd5af504d416586eebedc66ea41a1a341dd9$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:652efd5af504d416586eebedc66ea41a1a341dd9$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 34 unused cells and 12 unused wires.
Using template $paramod$constmap:652efd5af504d416586eebedc66ea41a1a341dd9$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.424. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.425. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:68b7d93b43de97acc7dd1cb22feb6ad70a187b15$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:68b7d93b43de97acc7dd1cb22feb6ad70a187b15$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.426. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:68b7d93b43de97acc7dd1cb22feb6ad70a187b15$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:68b7d93b43de97acc7dd1cb22feb6ad70a187b15$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.427. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:68b7d93b43de97acc7dd1cb22feb6ad70a187b15$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:68b7d93b43de97acc7dd1cb22feb6ad70a187b15$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:68b7d93b43de97acc7dd1cb22feb6ad70a187b15$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.428. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.429. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 299 unused cells and 17 unused wires.
Using template $paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d61d0f0e0192b246ddb469976fe988bb02f3b80f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d61d0f0e0192b246ddb469976fe988bb02f3b80f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.430. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d61d0f0e0192b246ddb469976fe988bb02f3b80f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d61d0f0e0192b246ddb469976fe988bb02f3b80f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.431. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d61d0f0e0192b246ddb469976fe988bb02f3b80f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~868 debug messages>

yosys [$paramod$constmap:d61d0f0e0192b246ddb469976fe988bb02f3b80f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 17 unused wires.
Using template $paramod$constmap:d61d0f0e0192b246ddb469976fe988bb02f3b80f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.432. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.433. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a62692369clean -purge
Removed 244 unused cells and 16 unused wires.
Using template $paramod$constmap:bb6b33db4214e7d47696a73c18396be38694cc2c$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:28caaac2883d152c531484af44feb6f5801a7ad9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:28caaac2883d152c531484af44feb6f5801a7ad9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.434. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28caaac2883d152c531484af44feb6f5801a7ad9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

yosys [$paramod$constmap:28caaac2883d152c531484af44feb6f5801a7ad9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.435. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28caaac2883d152c531484af44feb6f5801a7ad9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~818 debug messages>

yosys [$paramod$constmap:28caaac2883d152c531484af44feb6f5801a7ad9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:28caaac2883d152c531484af44feb6f5801a7ad9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c998d44fd482376f5b6908a1f45fd539174f19c0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c998d44fd482376f5b6908a1f45fd539174f19c0$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.436. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c998d44fd482376f5b6908a1f45fd539174f19c0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c998d44fd482376f5b6908a1f45fd539174f19c0$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.437. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c998d44fd482376f5b6908a1f45fd539174f19c0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:c998d44fd482376f5b6908a1f45fd539174f19c0$paramod$7770928ec5556165010d8e0fclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:c998d44fd482376f5b6908a1f45fd539174f19c0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:43cbeb134fbeba041f72d47660f630d52c8c996a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:43cbeb134fbeba041f72d47660f630d52c8c996a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.438. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:43cbeb134fbeba041f72d47660f630d52c8c996a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:43cbeb134fbeba041f72d47660f630d52c8c996a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.439. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:43cbeb134fbeba041f72d47660f630d52c8c996a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~356 debug messages>

yosys [$paramod$constmap:43cbeb134fbeba041f72d47660f630d52c8c996a$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:43cbeb134fbeba041f72d47660f630d52c8c996a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:ac708a6fce933427cdddd2357fdd4f43d38f29a9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ac708a6fce933427cdddd2357fdd4f43d38f29a9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.440. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ac708a6fce933427cdddd2357fdd4f43d38f29a9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:ac708a6fce933427cdddd2357fdd4f43d38f29a9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.441. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ac708a6fce933427cdddd2357fdd4f43d38f29a9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~812 debug messages>

yosys [$paramod$constmap:ac708a6fce933427cdddd2357fdd4f43d38f29a9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:ac708a6fce933427cdddd2357fdd4f43d38f29a9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:ae34d5f69b99894586722e9008baf9e4b0f4c732$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ae34d5f69b99894586722e9008baf9e4b0f4c732$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.442. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ae34d5f69b99894586722e9008baf9e4b0f4c732$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ae34d5f69b99894586722e9008baf9e4b0f4c732$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.443. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ae34d5f69b99894586722e9008baf9e4b0f4c732$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:ae34d5f69b99894586722e9008baf9e4b0f4c732$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:ae34d5f69b99894586722e9008baf9e4b0f4c732$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:bcb182e03917f415ac37838f5596e593646f945c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bcb182e03917f415ac37838f5596e593646f945c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.444. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bcb182e03917f415ac37838f5596e593646f945c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:bcb182e03917f415ac37838f5596e593646f945c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.445. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bcb182e03917f415ac37838f5596e593646f945c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~142 debug messages>

yosys [$paramod$constmap:bcb182e03917f415ac37838f5596e593646f945c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 39 unused cells and 12 unused wires.
Using template $paramod$constmap:bcb182e03917f415ac37838f5596e593646f945c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:908c574c67c5f64f17f3c2d180d4fb49588667d2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:908c574c67c5f64f17f3c2d180d4fb49588667d2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.446. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:908c574c67c5f64f17f3c2d180d4fb49588667d2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:908c574c67c5f64f17f3c2d180d4fb49588667d2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.447. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:908c574c67c5f64f17f3c2d180d4fb49588667d2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:908c574c67c5f64f17f3c2d180d4fb49588667d2$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 14 unused wires.
Using template $paramod$constmap:908c574c67c5f64f17f3c2d180d4fb49588667d2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:093184c8c00de1e8c65ba3e3adbbbe27febf3d5c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:093184c8c00de1e8c65ba3e3adbbbe27febf3d5c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.448. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:093184c8c00de1e8c65ba3e3adbbbe27febf3d5c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:093184c8c00de1e8c65ba3e3adbbbe27febf3d5c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.449. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:093184c8c00de1e8c65ba3e3adbbbe27febf3d5c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~826 debug messages>

yosys [$paramod$constmap:093184c8c00de1e8c65ba3e3adbbbe27febf3d5c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 280 unused cells and 16 unused wires.
Using template $paramod$constmap:093184c8c00de1e8c65ba3e3adbbbe27febf3d5c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.450. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.451. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~138 debug messages>

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 28 unused cells and 12 unused wires.
Using template $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2ca42a9476ab9d36221ab57f3c802bd7e392ccf4$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:dbfeb0b4b7da1f9384a13cff314cf1381ed9c2ea$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dbfeb0b4b7da1f9384a13cff314cf1381ed9c2ea$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.457. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dbfeb0b4b7da1f9384a13cff314cf1381ed9c2ea$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:dbfeb0b4b7da1f9384a13cff314cf1381ed9c2ea$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.458. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dbfeb0b4b7da1f9384a13cff314cf1381ed9c2ea$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:dbfeb0b4b7da1f9384a13cff314cf1381ed9c2ea$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 18 unused wires.
Using template $paramod$constmap:dbfeb0b4b7da1f9384a13cff314cf1381ed9c2ea$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.459. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.460. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 12 unused cells and 11 unused wires.
Using template $paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:fd72d6bed09fbc9be9a53b75070befd047932482$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fd72d6bed09fbc9be9a53b75070befd047932482$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.461. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fd72d6bed09fbc9be9a53b75070befd047932482$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

yosys [$paramod$constmap:fd72d6bed09fbc9be9a53b75070befd047932482$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.462. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fd72d6bed09fbc9be9a53b75070befd047932482$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:fd72d6bed09fbc9be9a53b75070befd047932482$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 114 unused cells and 14 unused wires.
Using template $paramod$constmap:fd72d6bed09fbc9be9a53b75070befd047932482$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:1ce25c26741d7192b608a65161109fc9f59a4215$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1ce25c26741d7192b608a65161109fc9f59a4215$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.463. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1ce25c26741d7192b608a65161109fc9f59a4215$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:1ce25c26741d7192b608a65161109fc9f59a4215$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.464. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1ce25c26741d7192b608a65161109fc9f59a4215$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:1ce25c26741d7192b608a65161109fc9f59a4215$paramod$3c981d0c179bdd3564005185clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:1ce25c26741d7192b608a65161109fc9f59a4215$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:ed0c661021410a82630d51100076d33e8967e0e1$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ed0c661021410a82630d51100076d33e8967e0e1$paramod$bf9d9d742845b0881c720869opt_muxtree

3.23.465. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ed0c661021410a82630d51100076d33e8967e0e1$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:ed0c661021410a82630d51100076d33e8967e0e1$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.23.466. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ed0c661021410a82630d51100076d33e8967e0e1$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~321 debug messages>

yosys [$paramod$constmap:ed0c661021410a82630d51100076d33e8967e0e1$paramod$bf9d9d742845b0881c720869clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:ed0c661021410a82630d51100076d33e8967e0e1$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5665cf10931039a97cd8ff66e585be58e76a1c87$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5665cf10931039a97cd8ff66e585be58e76a1c87$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.467. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5665cf10931039a97cd8ff66e585be58e76a1c87$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5665cf10931039a97cd8ff66e585be58e76a1c87$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.468. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5665cf10931039a97cd8ff66e585be58e76a1c87$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:5665cf10931039a97cd8ff66e585be58e76a1c87$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 17 unused wires.
Using template $paramod$constmap:5665cf10931039a97cd8ff66e585be58e76a1c87$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc3967opt_muxtree

3.23.469. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.23.470. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~47 debug messages>

yosys [$paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc3967clean -purge
Removed 11 unused cells and 11 unused wires.
Using template $paramod$constmap:5491a49a1aeca1e75bccec9058911ff4d43e51d9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e0ca1827b003411e48710b41a2f41d132c5d4fe1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e0ca1827b003411e48710b41a2f41d132c5d4fe1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.471. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e0ca1827b003411e48710b41a2f41d132c5d4fe1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:e0ca1827b003411e48710b41a2f41d132c5d4fe1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.472. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e0ca1827b003411e48710b41a2f41d132c5d4fe1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:e0ca1827b003411e48710b41a2f41d132c5d4fe1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 281 unused cells and 16 unused wires.
Using template $paramod$constmap:e0ca1827b003411e48710b41a2f41d132c5d4fe1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.473. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

yosys [$paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.474. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.475. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.476. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~864 debug messages>

yosys [$paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 273 unused cells and 17 unused wires.
Using template $paramod$constmap:3b45f040b15c4459faf30fd74dab7c0892d4a14c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a606acc156a1b1ee3ab5dd02cc2e449e51f04f07$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a606acc156a1b1ee3ab5dd02cc2e449e51f04f07$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.477. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a606acc156a1b1ee3ab5dd02cc2e449e51f04f07$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a606acc156a1b1ee3ab5dd02cc2e449e51f04f07$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.478. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a606acc156a1b1ee3ab5dd02cc2e449e51f04f07$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~860 debug messages>

yosys [$paramod$constmap:a606acc156a1b1ee3ab5dd02cc2e449e51f04f07$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 271 unused cells and 17 unused wires.
Using template $paramod$constmap:a606acc156a1b1ee3ab5dd02cc2e449e51f04f07$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f0cb453a835e1ab8c02c2d30a299611c6f870869$paramod$1621f4ecdc22a331ad549d3e93e73fdb33661959\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:f9b2c75b5fef3e119826c090d421a7af4ebf95e9$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f9b2c75b5fef3e119826c090d421a7af4ebf95e9$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.484. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f9b2c75b5fef3e119826c090d421a7af4ebf95e9$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~934 debug messages>

yosys [$paramod$constmap:f9b2c75b5fef3e119826c090d421a7af4ebf95e9$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.485. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f9b2c75b5fef3e119826c090d421a7af4ebf95e9$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~805 debug messages>

yosys [$paramod$constmap:f9b2c75b5fef3e119826c090d421a7af4ebf95e9$paramod$f02462c79feb73069ad707adclean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:f9b2c75b5fef3e119826c090d421a7af4ebf95e9$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.486. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

yosys [$paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.487. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 252 unused cells and 17 unused wires.
Using template $paramod$constmap:12a205d868b2d0ee52a52bd282466ef54b0523f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3e1e7de3c9b64b95fa883d3958da3c4f056749cc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3e1e7de3c9b64b95fa883d3958da3c4f056749cc$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.488. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3e1e7de3c9b64b95fa883d3958da3c4f056749cc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

yosys [$paramod$constmap:3e1e7de3c9b64b95fa883d3958da3c4f056749cc$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.489. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3e1e7de3c9b64b95fa883d3958da3c4f056749cc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~826 debug messages>

yosys [$paramod$constmap:3e1e7de3c9b64b95fa883d3958da3c4f056749cc$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 291 unused cells and 16 unused wires.
Using template $paramod$constmap:3e1e7de3c9b64b95fa883d3958da3c4f056749cc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8a207977b5f41b5013d9f23146c851e04067267d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8a207977b5f41b5013d9f23146c851e04067267d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.490. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8a207977b5f41b5013d9f23146c851e04067267d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8a207977b5f41b5013d9f23146c851e04067267d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.491. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8a207977b5f41b5013d9f23146c851e04067267d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~905 debug messages>

yosys [$paramod$constmap:8a207977b5f41b5013d9f23146c851e04067267d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 231 unused cells and 17 unused wires.
Using template $paramod$constmap:8a207977b5f41b5013d9f23146c851e04067267d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4979fa042f8049c4a6706741729ea4ce2530f0a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4979fa042f8049c4a6706741729ea4ce2530f0a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.492. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4979fa042f8049c4a6706741729ea4ce2530f0a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~111 debug messages>

yosys [$paramod$constmap:4979fa042f8049c4a6706741729ea4ce2530f0a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.493. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4979fa042f8049c4a6706741729ea4ce2530f0a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~374 debug messages>

yosys [$paramod$constmap:4979fa042f8049c4a6706741729ea4ce2530f0a4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 98 unused cells and 15 unused wires.
Using template $paramod$constmap:4979fa042f8049c4a6706741729ea4ce2530f0a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:73ede8e410a95efe0cb8e5f531913ead98bc0f82$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:73ede8e410a95efe0cb8e5f531913ead98bc0f82$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.494. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:73ede8e410a95efe0cb8e5f531913ead98bc0f82$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:73ede8e410a95efe0cb8e5f531913ead98bc0f82$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.495. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:73ede8e410a95efe0cb8e5f531913ead98bc0f82$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~799 debug messages>

yosys [$paramod$constmap:73ede8e410a95efe0cb8e5f531913ead98bc0f82$paramod$f02462c79feb73069ad707adclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:73ede8e410a95efe0cb8e5f531913ead98bc0f82$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.496. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

yosys [$paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.497. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~336 debug messages>

yosys [$paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:f07399027398191708616e693713a5b87bf4c128$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f40cfc64b555cae4a704a2b92063435a51f24152$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f40cfc64b555cae4a704a2b92063435a51f24152$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.498. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f40cfc64b555cae4a704a2b92063435a51f24152$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f40cfc64b555cae4a704a2b92063435a51f24152$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.499. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f40cfc64b555cae4a704a2b92063435a51f24152$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:f40cfc64b555cae4a704a2b92063435a51f24152$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 300 unused cells and 17 unused wires.
Using template $paramod$constmap:f40cfc64b555cae4a704a2b92063435a51f24152$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.500. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys [$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.501. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:cdeef1b96d469e556ef808eabc5df6614f2dcd55$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cdeef1b96d469e556ef808eabc5df6614f2dcd55$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.502. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cdeef1b96d469e556ef808eabc5df6614f2dcd55$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cdeef1b96d469e556ef808eabc5df6614f2dcd55$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.503. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cdeef1b96d469e556ef808eabc5df6614f2dcd55$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:cdeef1b96d469e556ef808eabc5df6614f2dcd55$paramod$7770928ec5556165010d8e0fclean -purge
Removed 238 unused cells and 16 unused wires.
Using template $paramod$constmap:cdeef1b96d469e556ef808eabc5df6614f2dcd55$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:d1e07c3baca353d1bd7bd7beaa387d8e3eefcc34$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d1e07c3baca353d1bd7bd7beaa387d8e3eefcc34$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.504. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d1e07c3baca353d1bd7bd7beaa387d8e3eefcc34$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

yosys [$paramod$constmap:d1e07c3baca353d1bd7bd7beaa387d8e3eefcc34$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.505. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d1e07c3baca353d1bd7bd7beaa387d8e3eefcc34$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:d1e07c3baca353d1bd7bd7beaa387d8e3eefcc34$paramod$3c981d0c179bdd3564005185clean -purge
Removed 109 unused cells and 14 unused wires.
Using template $paramod$constmap:d1e07c3baca353d1bd7bd7beaa387d8e3eefcc34$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc3967opt_muxtree

3.23.506. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.23.507. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~48 debug messages>

yosys [$paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc3967clean -purge
Removed 9 unused cells and 11 unused wires.
Using template $paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4ea505d77bd581fb334953a9a4a9d5a2aa260440$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4ea505d77bd581fb334953a9a4a9d5a2aa260440$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.508. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4ea505d77bd581fb334953a9a4a9d5a2aa260440$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4ea505d77bd581fb334953a9a4a9d5a2aa260440$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.509. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4ea505d77bd581fb334953a9a4a9d5a2aa260440$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~858 debug messages>

yosys [$paramod$constmap:4ea505d77bd581fb334953a9a4a9d5a2aa260440$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 18 unused wires.
Using template $paramod$constmap:4ea505d77bd581fb334953a9a4a9d5a2aa260440$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.510. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~94 debug messages>

yosys [$paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.511. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.512. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.513. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~134 debug messages>

yosys [$paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 32 unused cells and 12 unused wires.
Using template $paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:295f19f57aa7e0a96103e9cc8c84f303694c7d4f$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:fdc6b4653c1df3e8078f31bc124fd5ce32d278ab$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fdc6b4653c1df3e8078f31bc124fd5ce32d278ab$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.519. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fdc6b4653c1df3e8078f31bc124fd5ce32d278ab$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1051 debug messages>

yosys [$paramod$constmap:fdc6b4653c1df3e8078f31bc124fd5ce32d278ab$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.520. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fdc6b4653c1df3e8078f31bc124fd5ce32d278ab$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~747 debug messages>

yosys [$paramod$constmap:fdc6b4653c1df3e8078f31bc124fd5ce32d278ab$paramod$0b223b76466086cc92c2732fclean -purge
Removed 239 unused cells and 17 unused wires.
Using template $paramod$constmap:fdc6b4653c1df3e8078f31bc124fd5ce32d278ab$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:c01e8f449d0dcbf5f66f1b81927e366638705482$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c01e8f449d0dcbf5f66f1b81927e366638705482$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.521. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c01e8f449d0dcbf5f66f1b81927e366638705482$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c01e8f449d0dcbf5f66f1b81927e366638705482$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.522. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c01e8f449d0dcbf5f66f1b81927e366638705482$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~344 debug messages>

yosys [$paramod$constmap:c01e8f449d0dcbf5f66f1b81927e366638705482$paramod$3c981d0c179bdd3564005185clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:c01e8f449d0dcbf5f66f1b81927e366638705482$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4b488c233ea0f79a02561e21e2f7b5b90844d59f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4b488c233ea0f79a02561e21e2f7b5b90844d59f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.523. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4b488c233ea0f79a02561e21e2f7b5b90844d59f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

yosys [$paramod$constmap:4b488c233ea0f79a02561e21e2f7b5b90844d59f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.524. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4b488c233ea0f79a02561e21e2f7b5b90844d59f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:4b488c233ea0f79a02561e21e2f7b5b90844d59f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 17 unused wires.
Using template $paramod$constmap:4b488c233ea0f79a02561e21e2f7b5b90844d59f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:005af522007b454229db4052852217bdb52b5043$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:005af522007b454229db4052852217bdb52b5043$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.525. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:005af522007b454229db4052852217bdb52b5043$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:005af522007b454229db4052852217bdb52b5043$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.526. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:005af522007b454229db4052852217bdb52b5043$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:005af522007b454229db4052852217bdb52b5043$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:005af522007b454229db4052852217bdb52b5043$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:5334f1157e3263e80d1982845b2d14bdda2ad230$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5334f1157e3263e80d1982845b2d14bdda2ad230$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.527. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5334f1157e3263e80d1982845b2d14bdda2ad230$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

yosys [$paramod$constmap:5334f1157e3263e80d1982845b2d14bdda2ad230$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.528. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5334f1157e3263e80d1982845b2d14bdda2ad230$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~329 debug messages>

yosys [$paramod$constmap:5334f1157e3263e80d1982845b2d14bdda2ad230$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:5334f1157e3263e80d1982845b2d14bdda2ad230$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:8bdd15e3a5672b45e0524f90752d2dbf8d90d350$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8bdd15e3a5672b45e0524f90752d2dbf8d90d350$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.529. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8bdd15e3a5672b45e0524f90752d2dbf8d90d350$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:8bdd15e3a5672b45e0524f90752d2dbf8d90d350$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.530. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8bdd15e3a5672b45e0524f90752d2dbf8d90d350$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~766 debug messages>

yosys [$paramod$constmap:8bdd15e3a5672b45e0524f90752d2dbf8d90d350$paramod$0b223b76466086cc92c2732fclean -purge
Removed 230 unused cells and 18 unused wires.
Using template $paramod$constmap:8bdd15e3a5672b45e0524f90752d2dbf8d90d350$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:6626c677d2f2275a3b9b020740d3b901f64daecc$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6626c677d2f2275a3b9b020740d3b901f64daecc$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.531. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6626c677d2f2275a3b9b020740d3b901f64daecc$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6626c677d2f2275a3b9b020740d3b901f64daecc$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.532. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6626c677d2f2275a3b9b020740d3b901f64daecc$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:6626c677d2f2275a3b9b020740d3b901f64daecc$paramod$ef6a63198e36630a62692369clean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:6626c677d2f2275a3b9b020740d3b901f64daecc$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a3abe9c3c06061d1248867840528c3705cf11204$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a3abe9c3c06061d1248867840528c3705cf11204$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.533. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a3abe9c3c06061d1248867840528c3705cf11204$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a3abe9c3c06061d1248867840528c3705cf11204$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.534. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a3abe9c3c06061d1248867840528c3705cf11204$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:a3abe9c3c06061d1248867840528c3705cf11204$paramod$7770928ec5556165010d8e0fclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:a3abe9c3c06061d1248867840528c3705cf11204$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc3967opt_muxtree

3.23.535. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.23.536. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~46 debug messages>

yosys [$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc3967clean -purge
Removed 11 unused cells and 11 unused wires.
Using template $paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
Creating constmapped module `$paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1dopt_muxtree

3.23.537. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

yosys [$paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1dopt_expr -mux_undef -mux_bool -fine

3.23.538. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~260 debug messages>

yosys [$paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1dclean -purge
Removed 79 unused cells and 14 unused wires.
Using template $paramod$constmap:a13e962f79542f5d309b08d0cbc8b6e4e4191213$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:c1689015357fcf2b5ed11002fd952fdb766f44e8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c1689015357fcf2b5ed11002fd952fdb766f44e8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.539. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c1689015357fcf2b5ed11002fd952fdb766f44e8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:c1689015357fcf2b5ed11002fd952fdb766f44e8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.540. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c1689015357fcf2b5ed11002fd952fdb766f44e8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:c1689015357fcf2b5ed11002fd952fdb766f44e8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 15 unused wires.
Using template $paramod$constmap:c1689015357fcf2b5ed11002fd952fdb766f44e8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.541. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

yosys [$paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.542. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:1f7156a30363369b4a09697421db3882c0c47432$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334copt_muxtree

3.23.543. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334copt_expr -mux_undef -mux_bool -fine

3.23.544. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~105 debug messages>

yosys [$paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334cclean -purge
Removed 33 unused cells and 13 unused wires.
Using template $paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:ef996d40e445779402d38af5d112c5c4ff03538a$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ef996d40e445779402d38af5d112c5c4ff03538a$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.545. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ef996d40e445779402d38af5d112c5c4ff03538a$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ef996d40e445779402d38af5d112c5c4ff03538a$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.546. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ef996d40e445779402d38af5d112c5c4ff03538a$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:ef996d40e445779402d38af5d112c5c4ff03538a$paramod$3c981d0c179bdd3564005185clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:ef996d40e445779402d38af5d112c5c4ff03538a$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.547. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

yosys [$paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.548. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a7clean -purge
Removed 39 unused cells and 12 unused wires.
Using template $paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.23.549. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

yosys [$paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.23.550. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~750 debug messages>

yosys [$paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 203 unused cells and 16 unused wires.
Using template $paramod$constmap:cf59ace56c61474c9bafbedb2e5cefbcb66b5c44$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:67f125a43864340c4e113afaeae113f72c366054$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:67f125a43864340c4e113afaeae113f72c366054$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.551. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:67f125a43864340c4e113afaeae113f72c366054$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:67f125a43864340c4e113afaeae113f72c366054$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.552. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:67f125a43864340c4e113afaeae113f72c366054$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:67f125a43864340c4e113afaeae113f72c366054$paramod$7770928ec5556165010d8e0fclean -purge
Removed 249 unused cells and 17 unused wires.
Using template $paramod$constmap:67f125a43864340c4e113afaeae113f72c366054$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:e800aa96429080a6d69bfad44f42a2c514f8a66b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e800aa96429080a6d69bfad44f42a2c514f8a66b$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.553. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e800aa96429080a6d69bfad44f42a2c514f8a66b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:e800aa96429080a6d69bfad44f42a2c514f8a66b$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.554. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e800aa96429080a6d69bfad44f42a2c514f8a66b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:e800aa96429080a6d69bfad44f42a2c514f8a66b$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:e800aa96429080a6d69bfad44f42a2c514f8a66b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.555. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

yosys [$paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.556. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~135 debug messages>

yosys [$paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:f4aec874606ed3997bcfeb0fcd3d5d1988412e23$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f4aec874606ed3997bcfeb0fcd3d5d1988412e23$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.557. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f4aec874606ed3997bcfeb0fcd3d5d1988412e23$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

yosys [$paramod$constmap:f4aec874606ed3997bcfeb0fcd3d5d1988412e23$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.558. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f4aec874606ed3997bcfeb0fcd3d5d1988412e23$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~774 debug messages>

yosys [$paramod$constmap:f4aec874606ed3997bcfeb0fcd3d5d1988412e23$paramod$352ffba19d936ce54ac91848clean -purge
Removed 224 unused cells and 16 unused wires.
Using template $paramod$constmap:f4aec874606ed3997bcfeb0fcd3d5d1988412e23$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.559. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.560. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~334 debug messages>

yosys [$paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:07f88267eeb282154eec0a610e6b9240e659c753$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:afbe5d20e423ec4dc98af571d90db696a53706c4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:afbe5d20e423ec4dc98af571d90db696a53706c4$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.561. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:afbe5d20e423ec4dc98af571d90db696a53706c4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:afbe5d20e423ec4dc98af571d90db696a53706c4$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.562. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:afbe5d20e423ec4dc98af571d90db696a53706c4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:afbe5d20e423ec4dc98af571d90db696a53706c4$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 17 unused wires.
Using template $paramod$constmap:afbe5d20e423ec4dc98af571d90db696a53706c4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.563. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.564. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 15 unused wires.
Using template $paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.565. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.566. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adclean -purge
Removed 243 unused cells and 16 unused wires.
Using template $paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.567. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.568. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~937 debug messages>

yosys [$paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 203 unused cells and 18 unused wires.
Using template $paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7fd0a60561dcfad0f8f1ff7cbc3ba201609669f4$paramod$26e467e543d7c7a7e26bc6d4c6cb90c23eb1b4f0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:73ea300636205b75e8444137110bb46bfc5a1c22$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:73ea300636205b75e8444137110bb46bfc5a1c22$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.574. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:73ea300636205b75e8444137110bb46bfc5a1c22$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~179 debug messages>

yosys [$paramod$constmap:73ea300636205b75e8444137110bb46bfc5a1c22$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.575. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:73ea300636205b75e8444137110bb46bfc5a1c22$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~811 debug messages>

yosys [$paramod$constmap:73ea300636205b75e8444137110bb46bfc5a1c22$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:73ea300636205b75e8444137110bb46bfc5a1c22$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5af19fc632da9ffbfa32c69a80f8bb59696b7a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5af19fc632da9ffbfa32c69a80f8bb59696b7a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.576. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5af19fc632da9ffbfa32c69a80f8bb59696b7a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a5af19fc632da9ffbfa32c69a80f8bb59696b7a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.577. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5af19fc632da9ffbfa32c69a80f8bb59696b7a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:a5af19fc632da9ffbfa32c69a80f8bb59696b7a6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:a5af19fc632da9ffbfa32c69a80f8bb59696b7a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:0d79d27ef448e18ed32b372c0a1a6ebe3fa62413$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0d79d27ef448e18ed32b372c0a1a6ebe3fa62413$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.583. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0d79d27ef448e18ed32b372c0a1a6ebe3fa62413$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~962 debug messages>

yosys [$paramod$constmap:0d79d27ef448e18ed32b372c0a1a6ebe3fa62413$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.584. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0d79d27ef448e18ed32b372c0a1a6ebe3fa62413$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:0d79d27ef448e18ed32b372c0a1a6ebe3fa62413$paramod$7770928ec5556165010d8e0fclean -purge
Removed 259 unused cells and 17 unused wires.
Using template $paramod$constmap:0d79d27ef448e18ed32b372c0a1a6ebe3fa62413$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:7741c028d32e32ff8b640e6e7047d6e3639384b1$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7741c028d32e32ff8b640e6e7047d6e3639384b1$paramod$bf9d9d742845b0881c720869opt_muxtree

3.23.585. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7741c028d32e32ff8b640e6e7047d6e3639384b1$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7741c028d32e32ff8b640e6e7047d6e3639384b1$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.23.586. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7741c028d32e32ff8b640e6e7047d6e3639384b1$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~323 debug messages>

yosys [$paramod$constmap:7741c028d32e32ff8b640e6e7047d6e3639384b1$paramod$bf9d9d742845b0881c720869clean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:7741c028d32e32ff8b640e6e7047d6e3639384b1$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.23.587. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys [$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.23.588. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~115 debug messages>

yosys [$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 32 unused cells and 12 unused wires.
Using template $paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:20e87b2872502589d704ba983c132debce6a6810$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.594. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~309 debug messages>

yosys [$paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.595. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 18 unused wires.
Using template $paramod$constmap:9f2c43f364a7dd191e9b816839e907fd556b6764$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.596. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys [$paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.597. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:a8daada104718bc3b4ff202408b402a4924fe8d8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:8f9d04d1c27afe9a8120ae13e18e73dc5561d045$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8f9d04d1c27afe9a8120ae13e18e73dc5561d045$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.598. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8f9d04d1c27afe9a8120ae13e18e73dc5561d045$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8f9d04d1c27afe9a8120ae13e18e73dc5561d045$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.599. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8f9d04d1c27afe9a8120ae13e18e73dc5561d045$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~812 debug messages>

yosys [$paramod$constmap:8f9d04d1c27afe9a8120ae13e18e73dc5561d045$paramod$f02462c79feb73069ad707adclean -purge
Removed 253 unused cells and 16 unused wires.
Using template $paramod$constmap:8f9d04d1c27afe9a8120ae13e18e73dc5561d045$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:1b9a734665fe31b810ed19593bda1e21cae26e6b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1b9a734665fe31b810ed19593bda1e21cae26e6b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.600. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1b9a734665fe31b810ed19593bda1e21cae26e6b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1b9a734665fe31b810ed19593bda1e21cae26e6b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.601. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1b9a734665fe31b810ed19593bda1e21cae26e6b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~856 debug messages>

yosys [$paramod$constmap:1b9a734665fe31b810ed19593bda1e21cae26e6b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 245 unused cells and 16 unused wires.
Using template $paramod$constmap:1b9a734665fe31b810ed19593bda1e21cae26e6b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.23.602. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.23.603. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~716 debug messages>

yosys [$paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 230 unused cells and 16 unused wires.
Using template $paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.604. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.605. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:4fdc4f0eef2c92a9f2802a0ecafcbd91d6a27a3f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0b81dfd9b500f2884d6ab5c4caadd483945725a5$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.611. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~513 debug messages>

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.612. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 15 unused cells and 12 unused wires.
Using template $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.23.613. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.23.614. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~125 debug messages>

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 37 unused cells and 13 unused wires.
Using template $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c720869opt_muxtree

3.23.615. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.23.616. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~326 debug messages>

yosys [$paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c720869clean -purge
Removed 92 unused cells and 14 unused wires.
Using template $paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.617. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.618. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:d079ac6d7b2905cc2e1d7f614e34af31ae9c93f9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d079ac6d7b2905cc2e1d7f614e34af31ae9c93f9$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.619. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d079ac6d7b2905cc2e1d7f614e34af31ae9c93f9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d079ac6d7b2905cc2e1d7f614e34af31ae9c93f9$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.620. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d079ac6d7b2905cc2e1d7f614e34af31ae9c93f9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~753 debug messages>

yosys [$paramod$constmap:d079ac6d7b2905cc2e1d7f614e34af31ae9c93f9$paramod$0b223b76466086cc92c2732fclean -purge
Removed 239 unused cells and 16 unused wires.
Using template $paramod$constmap:d079ac6d7b2905cc2e1d7f614e34af31ae9c93f9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:19d4fa7e8748582f6165f6968e6aa38ef94b9944$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:19d4fa7e8748582f6165f6968e6aa38ef94b9944$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.621. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:19d4fa7e8748582f6165f6968e6aa38ef94b9944$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:19d4fa7e8748582f6165f6968e6aa38ef94b9944$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.622. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:19d4fa7e8748582f6165f6968e6aa38ef94b9944$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:19d4fa7e8748582f6165f6968e6aa38ef94b9944$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:19d4fa7e8748582f6165f6968e6aa38ef94b9944$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.23.623. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.23.624. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~307 debug messages>

yosys [$paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 74 unused cells and 15 unused wires.
Using template $paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.625. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.626. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:025db5226f3be34446c48b7b6107a3a3dbe1ab00$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.632. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~414 debug messages>

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.633. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.634. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.635. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~369 debug messages>

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 99 unused cells and 15 unused wires.
Using template $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:86dbd12efcca0f3fd7b2c17c22e5f4ab343b29bc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86dbd12efcca0f3fd7b2c17c22e5f4ab343b29bc$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.636. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86dbd12efcca0f3fd7b2c17c22e5f4ab343b29bc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

yosys [$paramod$constmap:86dbd12efcca0f3fd7b2c17c22e5f4ab343b29bc$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.637. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86dbd12efcca0f3fd7b2c17c22e5f4ab343b29bc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:86dbd12efcca0f3fd7b2c17c22e5f4ab343b29bc$paramod$7770928ec5556165010d8e0fclean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:86dbd12efcca0f3fd7b2c17c22e5f4ab343b29bc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6de4d392a130f9e29d9baef20b30dbc7be0fdf5a$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:206159707c0bbf4e11e2c1f40ffd56008c00ed50$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:206159707c0bbf4e11e2c1f40ffd56008c00ed50$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.643. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:206159707c0bbf4e11e2c1f40ffd56008c00ed50$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~436 debug messages>

yosys [$paramod$constmap:206159707c0bbf4e11e2c1f40ffd56008c00ed50$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.644. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:206159707c0bbf4e11e2c1f40ffd56008c00ed50$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~342 debug messages>

yosys [$paramod$constmap:206159707c0bbf4e11e2c1f40ffd56008c00ed50$paramod$3c981d0c179bdd3564005185clean -purge
Removed 102 unused cells and 14 unused wires.
Using template $paramod$constmap:206159707c0bbf4e11e2c1f40ffd56008c00ed50$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.645. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.646. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:34e57777ed7365e6b753ffd3f8ce1de141498cbe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.647. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.648. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:4e49031f84b507bc5d4431bbc1ff21adcca6dde4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:72f1b70ab95f54adce324dbbcbb2c60cbfa252b2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:72f1b70ab95f54adce324dbbcbb2c60cbfa252b2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.649. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:72f1b70ab95f54adce324dbbcbb2c60cbfa252b2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:72f1b70ab95f54adce324dbbcbb2c60cbfa252b2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.650. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:72f1b70ab95f54adce324dbbcbb2c60cbfa252b2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~871 debug messages>

yosys [$paramod$constmap:72f1b70ab95f54adce324dbbcbb2c60cbfa252b2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 251 unused cells and 16 unused wires.
Using template $paramod$constmap:72f1b70ab95f54adce324dbbcbb2c60cbfa252b2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:e4b2c062a89157b01769f4782531eb02906d7874$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e4b2c062a89157b01769f4782531eb02906d7874$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.651. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e4b2c062a89157b01769f4782531eb02906d7874$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

yosys [$paramod$constmap:e4b2c062a89157b01769f4782531eb02906d7874$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.652. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e4b2c062a89157b01769f4782531eb02906d7874$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~800 debug messages>

yosys [$paramod$constmap:e4b2c062a89157b01769f4782531eb02906d7874$paramod$f02462c79feb73069ad707adclean -purge
Removed 262 unused cells and 17 unused wires.
Using template $paramod$constmap:e4b2c062a89157b01769f4782531eb02906d7874$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
Creating constmapped module `$paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1dopt_muxtree

3.23.653. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1dopt_expr -mux_undef -mux_bool -fine

3.23.654. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~273 debug messages>

yosys [$paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1dclean -purge
Removed 78 unused cells and 15 unused wires.
Using template $paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.23.655. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys [$paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.23.656. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~128 debug messages>

yosys [$paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 33 unused cells and 12 unused wires.
Using template $paramod$constmap:0693987c8a3e15038f5dec828797cd0a751c0ba6$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.657. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.658. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5a859c39256fee3c50bfd576a1c8b39b2e02edf0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5a859c39256fee3c50bfd576a1c8b39b2e02edf0$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.659. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5a859c39256fee3c50bfd576a1c8b39b2e02edf0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5a859c39256fee3c50bfd576a1c8b39b2e02edf0$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.660. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5a859c39256fee3c50bfd576a1c8b39b2e02edf0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~813 debug messages>

yosys [$paramod$constmap:5a859c39256fee3c50bfd576a1c8b39b2e02edf0$paramod$7770928ec5556165010d8e0fclean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:5a859c39256fee3c50bfd576a1c8b39b2e02edf0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.661. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys [$paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.662. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:ab43670d59e0814eed28a1e05c5f59b852d48c3e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:020d160e3888df78c8c69d78dc296131fa18954e$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:020d160e3888df78c8c69d78dc296131fa18954e$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.663. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:020d160e3888df78c8c69d78dc296131fa18954e$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:020d160e3888df78c8c69d78dc296131fa18954e$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.664. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:020d160e3888df78c8c69d78dc296131fa18954e$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~812 debug messages>

yosys [$paramod$constmap:020d160e3888df78c8c69d78dc296131fa18954e$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 277 unused cells and 17 unused wires.
Using template $paramod$constmap:020d160e3888df78c8c69d78dc296131fa18954e$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:6976e0ae6eee5ad00bd6b0fcc302bef619cd1380$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6976e0ae6eee5ad00bd6b0fcc302bef619cd1380$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.665. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6976e0ae6eee5ad00bd6b0fcc302bef619cd1380$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6976e0ae6eee5ad00bd6b0fcc302bef619cd1380$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.666. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6976e0ae6eee5ad00bd6b0fcc302bef619cd1380$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~805 debug messages>

yosys [$paramod$constmap:6976e0ae6eee5ad00bd6b0fcc302bef619cd1380$paramod$f02462c79feb73069ad707adclean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:6976e0ae6eee5ad00bd6b0fcc302bef619cd1380$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.667. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.668. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adclean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5bba4abf6e878428465927ef49f21df2285ef330$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5bba4abf6e878428465927ef49f21df2285ef330$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.669. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5bba4abf6e878428465927ef49f21df2285ef330$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5bba4abf6e878428465927ef49f21df2285ef330$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.670. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5bba4abf6e878428465927ef49f21df2285ef330$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:5bba4abf6e878428465927ef49f21df2285ef330$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:5bba4abf6e878428465927ef49f21df2285ef330$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.671. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.672. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adclean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:f9d66fa8e6a982461fc6d3c702634c8a57ea9edc$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fe72c0ffbcc9433a4ed4e0d590fffad878d583f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fe72c0ffbcc9433a4ed4e0d590fffad878d583f3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.673. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fe72c0ffbcc9433a4ed4e0d590fffad878d583f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

yosys [$paramod$constmap:fe72c0ffbcc9433a4ed4e0d590fffad878d583f3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.674. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fe72c0ffbcc9433a4ed4e0d590fffad878d583f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:fe72c0ffbcc9433a4ed4e0d590fffad878d583f3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 18 unused wires.
Using template $paramod$constmap:fe72c0ffbcc9433a4ed4e0d590fffad878d583f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f925e3e9cb9526faa3d34ca35dd21dae702c7152$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f925e3e9cb9526faa3d34ca35dd21dae702c7152$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.675. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f925e3e9cb9526faa3d34ca35dd21dae702c7152$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:f925e3e9cb9526faa3d34ca35dd21dae702c7152$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.676. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f925e3e9cb9526faa3d34ca35dd21dae702c7152$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~860 debug messages>

yosys [$paramod$constmap:f925e3e9cb9526faa3d34ca35dd21dae702c7152$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 271 unused cells and 17 unused wires.
Using template $paramod$constmap:f925e3e9cb9526faa3d34ca35dd21dae702c7152$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:6741161907500e5f6e5b29ad6a431028b147b1d4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6741161907500e5f6e5b29ad6a431028b147b1d4$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.677. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6741161907500e5f6e5b29ad6a431028b147b1d4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6741161907500e5f6e5b29ad6a431028b147b1d4$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.678. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6741161907500e5f6e5b29ad6a431028b147b1d4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~818 debug messages>

yosys [$paramod$constmap:6741161907500e5f6e5b29ad6a431028b147b1d4$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 273 unused cells and 17 unused wires.
Using template $paramod$constmap:6741161907500e5f6e5b29ad6a431028b147b1d4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5ac481de84d00f5c288753a79b4542a83127266c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5ac481de84d00f5c288753a79b4542a83127266c$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.679. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5ac481de84d00f5c288753a79b4542a83127266c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5ac481de84d00f5c288753a79b4542a83127266c$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.680. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5ac481de84d00f5c288753a79b4542a83127266c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:5ac481de84d00f5c288753a79b4542a83127266c$paramod$7770928ec5556165010d8e0fclean -purge
Removed 279 unused cells and 16 unused wires.
Using template $paramod$constmap:5ac481de84d00f5c288753a79b4542a83127266c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.681. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.682. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~816 debug messages>

yosys [$paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0fclean -purge
Removed 264 unused cells and 16 unused wires.
Using template $paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e149a45c8de0da051ef617a48637b38ba1bd2740$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e149a45c8de0da051ef617a48637b38ba1bd2740$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.683. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e149a45c8de0da051ef617a48637b38ba1bd2740$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:e149a45c8de0da051ef617a48637b38ba1bd2740$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.684. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e149a45c8de0da051ef617a48637b38ba1bd2740$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~857 debug messages>

yosys [$paramod$constmap:e149a45c8de0da051ef617a48637b38ba1bd2740$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:e149a45c8de0da051ef617a48637b38ba1bd2740$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:8f333c2e43d9a8ee80e243678e773c358793e3a0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8f333c2e43d9a8ee80e243678e773c358793e3a0$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.685. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8f333c2e43d9a8ee80e243678e773c358793e3a0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8f333c2e43d9a8ee80e243678e773c358793e3a0$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.686. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8f333c2e43d9a8ee80e243678e773c358793e3a0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~813 debug messages>

yosys [$paramod$constmap:8f333c2e43d9a8ee80e243678e773c358793e3a0$paramod$7770928ec5556165010d8e0fclean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:8f333c2e43d9a8ee80e243678e773c358793e3a0$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e3c503204dd019a26f334cd1633dc1546ea8ba4a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e3c503204dd019a26f334cd1633dc1546ea8ba4a$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.687. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e3c503204dd019a26f334cd1633dc1546ea8ba4a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e3c503204dd019a26f334cd1633dc1546ea8ba4a$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.688. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e3c503204dd019a26f334cd1633dc1546ea8ba4a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~856 debug messages>

yosys [$paramod$constmap:e3c503204dd019a26f334cd1633dc1546ea8ba4a$paramod$7770928ec5556165010d8e0fclean -purge
Removed 250 unused cells and 16 unused wires.
Using template $paramod$constmap:e3c503204dd019a26f334cd1633dc1546ea8ba4a$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e707d8233950eb4bd6efd75015ee3ede40f941ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e707d8233950eb4bd6efd75015ee3ede40f941ee$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.689. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e707d8233950eb4bd6efd75015ee3ede40f941ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:e707d8233950eb4bd6efd75015ee3ede40f941ee$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.690. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e707d8233950eb4bd6efd75015ee3ede40f941ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:e707d8233950eb4bd6efd75015ee3ede40f941ee$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 256 unused cells and 16 unused wires.
Using template $paramod$constmap:e707d8233950eb4bd6efd75015ee3ede40f941ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
No more expansions possible.
<suppressed ~18 debug messages>

yosys> stat

3.24. Printing statistics.

=== frisc ===

   Number of wires:              17913
   Number of wire bits:         3786342
   Number of public wires:        2622
   Number of public wire bits:    2622
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              24804
     $_DFF_P_                      886
     $_MUX_                      17514
     $_NOT_                       6355
     $_OR_                          49


yosys> opt

3.25. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

yosys> opt_merge -nomux

3.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
<suppressed ~45990 debug messages>
Removed a total of 15330 cells.

yosys> opt_muxtree

3.25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_dff

3.25.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$10213 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_4021$frisc.v:6064$6421.$1\buffer[2:0] [2], Q = \ppeakp_9_9_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$10169 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_3903$frisc.v:6005$6244.$1\buffer[2:0] [2], Q = \ppeakp_8_8_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$10102 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_3791$frisc.v:5949$6076.$1\buffer[2:0] [2], Q = \ppeakp_7_7_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$10046 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_4665$frisc.v:6386$7387.$1\buffer[2:0] [2], Q = \ppeakp_6_6_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9969 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_4731$frisc.v:6419$7486.$1\buffer[2:0] [2], Q = \ppeakp_5_5_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9891 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_4817$frisc.v:6462$7615.$1\buffer[2:0] [2], Q = \ppeakp_4_4_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9813 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_3695$frisc.v:5901$5932.$1\buffer[2:0] [2], Q = \ppeakp_3_3_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9736 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_3797$frisc.v:5952$6085.$1\buffer[2:0] [2], Q = \ppeakp_2_2_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9636 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_3909$frisc.v:6008$6253.$1\buffer[2:0] [2], Q = \ppeakp_1_1_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$10368 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5011$frisc.v:6559$7906.$1\buffer[2:0] [2], Q = \ppeakp_15_15_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$10146 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_4911$frisc.v:6509$7756.$1\buffer[2:0] [2], Q = \ppeakp_14_14_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9880 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_3577$frisc.v:5842$5755.$1\buffer[2:0] [2], Q = \ppeakp_13_13_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9724 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_3443$frisc.v:5775$5554.$1\buffer[2:0] [2], Q = \ppeakp_12_12_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$10379 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_3285$frisc.v:5696$5317.$1\buffer[2:0] [2], Q = \ppeakp_11_11_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$10157 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_2683$frisc.v:5395$4414.$1\buffer[2:0] [2], Q = \ppeakp_10_10_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9835 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_4027$frisc.v:6067$6430.$1\buffer[2:0] [2], Q = \ppeakp_0_0_, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9953 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_4079$frisc.v:6093$6508.$10\buffer[31:0] [0], Q = \[9395], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9875 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_3867$frisc.v:5987$6190.$13\buffer[63:0] [0], Q = \[8210], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9871 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_3855$frisc.v:5981$6172.$13\buffer[63:0] [0], Q = \[8150], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9796 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_3653$frisc.v:5880$5869.$13\buffer[63:0] [0], Q = \[7010], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$9656 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_3167$frisc.v:5637$5140.$13\buffer[63:0] [0], Q = \[4880], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$10477 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5655$frisc.v:6881$8872.$2\buffer[1:0] [0], Q = \[18480], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10475 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5637$frisc.v:6872$8845.$2\buffer[1:0] [0], Q = \[18441], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10474 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5635$frisc.v:6871$8842.$2\buffer[1:0] [0], Q = \[18428], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10465 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5595$frisc.v:6851$8782.$2\buffer[1:0] [0], Q = \[18298], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10463 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5573$frisc.v:6840$8749.$2\buffer[1:0] [0], Q = \[18246], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10451 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5553$frisc.v:6830$8719.$2\buffer[1:0] [0], Q = \[18103], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10423 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5469$frisc.v:6788$8593.$2\buffer[1:0] [0], Q = \[17739], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10421 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5457$frisc.v:6782$8575.$2\buffer[1:0] [0], Q = \[17700], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10420 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5441$frisc.v:6774$8551.$2\buffer[1:0] [0], Q = \[17674], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10419 ($_DFF_P_) from module frisc (D = \n4504, Q = \[17661], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10416 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5419$frisc.v:6763$8518.$2\buffer[1:0] [0], Q = \[17609], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$10415 ($_DFF_P_) from module frisc (D = \n4273, Q = \[17596]).
Adding SRST signal on $auto$ff.cc:262:slice$10411 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5393$frisc.v:6750$8479.$2\buffer[1:0] [0], Q = \[17544], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10408 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5387$frisc.v:6747$8470.$2\buffer[1:0] [0], Q = \[17505], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10400 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5349$frisc.v:6728$8413.$2\buffer[1:0] [0], Q = \[17375], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10399 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5347$frisc.v:6727$8410.$2\buffer[1:0] [0], Q = \[17362], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10398 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5345$frisc.v:6726$8407.$2\buffer[1:0] [0], Q = \[17349], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10395 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5339$frisc.v:6723$8398.$2\buffer[1:0] [0], Q = \[17310], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10386 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5331$frisc.v:6719$8386.$2\buffer[1:0] [0], Q = \[17219], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10382 ($_DFF_P_) from module frisc (D = \n4185, Q = \[17167], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10381 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5323$frisc.v:6715$8374.$2\buffer[1:0] [0], Q = \[17154], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$10375 ($_DFF_P_) from module frisc (D = 1'0, Q = \[17089]).
Adding SRST signal on $auto$ff.cc:262:slice$10366 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5299$frisc.v:6703$8338.$2\buffer[1:0] [0], Q = \[16985], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10365 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5297$frisc.v:6702$8335.$2\buffer[1:0] [0], Q = \[16972], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10312 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_5035$frisc.v:6571$7942.$10\buffer[31:0] [0], Q = \[15320], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$10273 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_4857$frisc.v:6482$7675.$13\buffer[63:0] [0], Q = \[14615], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$10218 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_4691$frisc.v:6399$7426.$13\buffer[63:0] [0], Q = \[13730], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$10028 ($_DFF_P_) from module frisc (D = $techmap$verific$shift_right_4239$frisc.v:6173$6748.$13\buffer[63:0] [0], Q = \[10580], rval = 1'1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$38626 ($_DFFE_PN_) from module frisc.

yosys> opt_clean

3.25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..
Removed 68 unused cells and 10750 unused wires.
<suppressed ~117 debug messages>

yosys> opt_expr

3.25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.
<suppressed ~1544 debug messages>

3.25.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.25.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.25.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_dff

3.25.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.25.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..
Removed 0 unused cells and 813 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.25.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

3.25.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.25.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.25.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_dff

3.25.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.25.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..

yosys> opt_expr

3.25.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

3.25.23. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.26. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.
<suppressed ~1302 debug messages>

yosys> opt_merge

3.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_dff

3.26.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.26.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.26.5. Finished fast OPT passes.

yosys> memory_map

3.27. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_share

3.28.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3035$frisc.v:5571$4942.$auto$simplemap.cc:278:simplemap_mux$30086 in front of them:
        $techmap$verific$shift_right_3035$frisc.v:5571$4942.$auto$simplemap.cc:278:simplemap_mux$30282
        $techmap$verific$shift_right_3035$frisc.v:5571$4942.$auto$simplemap.cc:278:simplemap_mux$30266

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3035$frisc.v:5571$4942.$auto$simplemap.cc:278:simplemap_mux$30118 in front of them:
        $techmap$verific$shift_right_3035$frisc.v:5571$4942.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3035$frisc.v:5571$4942.$auto$simplemap.cc:278:simplemap_mux$30298

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3073$frisc.v:5590$4999.$auto$simplemap.cc:278:simplemap_mux$30086 in front of them:
        $techmap$verific$shift_right_3073$frisc.v:5590$4999.$auto$simplemap.cc:278:simplemap_mux$30282
        $techmap$verific$shift_right_3073$frisc.v:5590$4999.$auto$simplemap.cc:278:simplemap_mux$30266

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3073$frisc.v:5590$4999.$auto$simplemap.cc:278:simplemap_mux$30118 in front of them:
        $techmap$verific$shift_right_3073$frisc.v:5590$4999.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3073$frisc.v:5590$4999.$auto$simplemap.cc:278:simplemap_mux$30298

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3101$frisc.v:5604$5041.$auto$simplemap.cc:278:simplemap_mux$30086 in front of them:
        $techmap$verific$shift_right_3101$frisc.v:5604$5041.$auto$simplemap.cc:278:simplemap_mux$30282
        $techmap$verific$shift_right_3101$frisc.v:5604$5041.$auto$simplemap.cc:278:simplemap_mux$30266

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3101$frisc.v:5604$5041.$auto$simplemap.cc:278:simplemap_mux$30118 in front of them:
        $techmap$verific$shift_right_3101$frisc.v:5604$5041.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3101$frisc.v:5604$5041.$auto$simplemap.cc:278:simplemap_mux$30298

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3109$frisc.v:5608$5053.$auto$simplemap.cc:278:simplemap_mux$30086 in front of them:
        $techmap$verific$shift_right_3109$frisc.v:5608$5053.$auto$simplemap.cc:278:simplemap_mux$30282
        $techmap$verific$shift_right_3109$frisc.v:5608$5053.$auto$simplemap.cc:278:simplemap_mux$30266

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3109$frisc.v:5608$5053.$auto$simplemap.cc:278:simplemap_mux$30118 in front of them:
        $techmap$verific$shift_right_3109$frisc.v:5608$5053.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3109$frisc.v:5608$5053.$auto$simplemap.cc:278:simplemap_mux$30298

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3145$frisc.v:5626$5107.$auto$simplemap.cc:278:simplemap_mux$30086 in front of them:
        $techmap$verific$shift_right_3145$frisc.v:5626$5107.$auto$simplemap.cc:278:simplemap_mux$30282
        $techmap$verific$shift_right_3145$frisc.v:5626$5107.$auto$simplemap.cc:278:simplemap_mux$30266

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3145$frisc.v:5626$5107.$auto$simplemap.cc:278:simplemap_mux$30118 in front of them:
        $techmap$verific$shift_right_3145$frisc.v:5626$5107.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3145$frisc.v:5626$5107.$auto$simplemap.cc:278:simplemap_mux$30298

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3187$frisc.v:5647$5170.$auto$simplemap.cc:278:simplemap_mux$30086 in front of them:
        $techmap$verific$shift_right_3187$frisc.v:5647$5170.$auto$simplemap.cc:278:simplemap_mux$30282
        $techmap$verific$shift_right_3187$frisc.v:5647$5170.$auto$simplemap.cc:278:simplemap_mux$30266

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3187$frisc.v:5647$5170.$auto$simplemap.cc:278:simplemap_mux$30118 in front of them:
        $techmap$verific$shift_right_3187$frisc.v:5647$5170.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3187$frisc.v:5647$5170.$auto$simplemap.cc:278:simplemap_mux$30298

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3195$frisc.v:5651$5182.$auto$simplemap.cc:278:simplemap_mux$30086 in front of them:
        $techmap$verific$shift_right_3195$frisc.v:5651$5182.$auto$simplemap.cc:278:simplemap_mux$30282
        $techmap$verific$shift_right_3195$frisc.v:5651$5182.$auto$simplemap.cc:278:simplemap_mux$30266

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3195$frisc.v:5651$5182.$auto$simplemap.cc:278:simplemap_mux$30118 in front of them:
        $techmap$verific$shift_right_3195$frisc.v:5651$5182.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3195$frisc.v:5651$5182.$auto$simplemap.cc:278:simplemap_mux$30298

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3207$frisc.v:5657$5200.$auto$simplemap.cc:278:simplemap_mux$30086 in front of them:
        $techmap$verific$shift_right_3207$frisc.v:5657$5200.$auto$simplemap.cc:278:simplemap_mux$30282
        $techmap$verific$shift_right_3207$frisc.v:5657$5200.$auto$simplemap.cc:278:simplemap_mux$30266

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3207$frisc.v:5657$5200.$auto$simplemap.cc:278:simplemap_mux$30118 in front of them:
        $techmap$verific$shift_right_3207$frisc.v:5657$5200.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3207$frisc.v:5657$5200.$auto$simplemap.cc:278:simplemap_mux$30298

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_5417$frisc.v:6762$8515.$auto$simplemap.cc:278:simplemap_mux$37411 in front of them:
        $techmap$verific$shift_right_5417$frisc.v:6762$8515.$auto$simplemap.cc:278:simplemap_mux$37502
        $techmap$verific$shift_right_5417$frisc.v:6762$8515.$auto$simplemap.cc:278:simplemap_mux$37486

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_5711$frisc.v:6909$8956.$auto$simplemap.cc:278:simplemap_mux$27481 in front of them:
        $techmap$verific$shift_right_5711$frisc.v:6909$8956.$auto$simplemap.cc:278:simplemap_mux$27678
        $techmap$verific$shift_right_5711$frisc.v:6909$8956.$auto$simplemap.cc:278:simplemap_mux$27670

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_5849$frisc.v:6978$9163.$auto$simplemap.cc:278:simplemap_mux$27324 in front of them:
        $techmap$verific$shift_right_5849$frisc.v:6978$9163.$auto$simplemap.cc:278:simplemap_mux$27529
        $techmap$verific$shift_right_5849$frisc.v:6978$9163.$auto$simplemap.cc:278:simplemap_mux$27513


yosys> opt_dff

3.28.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.28.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.
<suppressed ~19 debug messages>

3.28.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.28.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

yosys> opt_reduce -full

3.28.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.28.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_share

3.28.14. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3035$frisc.v:5571$4942.$auto$simplemap.cc:278:simplemap_mux$29906 in front of them:
        $techmap$verific$shift_right_3035$frisc.v:5571$4942.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3035$frisc.v:5571$4942.$auto$simplemap.cc:278:simplemap_mux$30282

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3073$frisc.v:5590$4999.$auto$simplemap.cc:278:simplemap_mux$29906 in front of them:
        $techmap$verific$shift_right_3073$frisc.v:5590$4999.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3073$frisc.v:5590$4999.$auto$simplemap.cc:278:simplemap_mux$30282

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3101$frisc.v:5604$5041.$auto$simplemap.cc:278:simplemap_mux$29906 in front of them:
        $techmap$verific$shift_right_3101$frisc.v:5604$5041.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3101$frisc.v:5604$5041.$auto$simplemap.cc:278:simplemap_mux$30282

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3109$frisc.v:5608$5053.$auto$simplemap.cc:278:simplemap_mux$29906 in front of them:
        $techmap$verific$shift_right_3109$frisc.v:5608$5053.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3109$frisc.v:5608$5053.$auto$simplemap.cc:278:simplemap_mux$30282

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3145$frisc.v:5626$5107.$auto$simplemap.cc:278:simplemap_mux$29906 in front of them:
        $techmap$verific$shift_right_3145$frisc.v:5626$5107.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3145$frisc.v:5626$5107.$auto$simplemap.cc:278:simplemap_mux$30282

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3187$frisc.v:5647$5170.$auto$simplemap.cc:278:simplemap_mux$29906 in front of them:
        $techmap$verific$shift_right_3187$frisc.v:5647$5170.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3187$frisc.v:5647$5170.$auto$simplemap.cc:278:simplemap_mux$30282

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3195$frisc.v:5651$5182.$auto$simplemap.cc:278:simplemap_mux$29906 in front of them:
        $techmap$verific$shift_right_3195$frisc.v:5651$5182.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3195$frisc.v:5651$5182.$auto$simplemap.cc:278:simplemap_mux$30282

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_3207$frisc.v:5657$5200.$auto$simplemap.cc:278:simplemap_mux$29906 in front of them:
        $techmap$verific$shift_right_3207$frisc.v:5657$5200.$auto$simplemap.cc:278:simplemap_mux$30314
        $techmap$verific$shift_right_3207$frisc.v:5657$5200.$auto$simplemap.cc:278:simplemap_mux$30282


yosys> opt_dff

3.28.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.28.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.
<suppressed ~8 debug messages>

3.28.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.28.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce -full

3.28.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.28.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_share

3.28.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.28.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.28.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

3.28.26. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.28.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce -full

3.28.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.28.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_share

3.28.30. Executing OPT_SHARE pass.

yosys> opt_dff

3.28.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..

yosys> opt_expr -full

3.28.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

3.28.34. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.29. Executing ABC pass (technology mapping using ABC).

3.29.1. Summary of detected clock domains:
  12 cells in clk=\pclk, en={ }, arst={ }, srst=\n3701
  8 cells in clk=\pclk, en={ }, arst={ }, srst=\n3926
  11 cells in clk=\pclk, en={ }, arst={ }, srst=\n4009
  9 cells in clk=\pclk, en={ }, arst={ }, srst=\n4098_1
  5 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38637
  4 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38630
  6 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38622
  4 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38614
  6 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38607
  4 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38600
  5 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38593
  4 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38586
  6 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38579
  8 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38572
  14 cells in clk=\pclk, en=$auto$opt_dff.cc:194:make_patterns_logic$38555, arst={ }, srst={ }
  10 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38550
  15 cells in clk=\pclk, en={ }, arst={ }, srst=\preset
  15 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38542
  9 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38535
  2 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38528
  4 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38521
  7 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38514
  4 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38507
  4 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38500
  4 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38493
  4 cells in clk=\pclk, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$38486
  11 cells in clk=\pclk, en={ }, arst={ }, srst=\n3189
  10 cells in clk=\pclk, en={ }, arst={ }, srst=\n3407
  24 cells in clk=\pclk, en={ }, arst={ }, srst=\n3509
  38 cells in clk=\pclk, en={ }, arst={ }, srst=\n3515
  12 cells in clk=\pclk, en={ }, arst={ }, srst=\n3620
  7 cells in clk=\pclk, en={ }, arst={ }, srst=!\n3594
  15 cells in clk=\pclk, en={ }, arst={ }, srst=!\n2922
  10 cells in clk=\pclk, en={ }, arst={ }, srst=!\n3223
  11 cells in clk=\pclk, en={ }, arst={ }, srst=!\n3302
  8 cells in clk=\pclk, en={ }, arst={ }, srst=!\n3369
  8 cells in clk=\pclk, en={ }, arst={ }, srst=!\n4036
  14 cells in clk=\pclk, en={ }, arst={ }, srst=!\n4086
  11 cells in clk=\pclk, en={ }, arst={ }, srst=!\n3535
  9 cells in clk=\pclk, en={ }, arst={ }, srst=!\n3479
  18 cells in clk=\pclk, en={ }, arst={ }, srst=!\n3428_1
  14 cells in clk=\pclk, en={ }, arst={ }, srst=!\n3989
  16 cells in clk=\pclk, en={ }, arst={ }, srst=!\n3946
  12 cells in clk=\pclk, en={ }, arst={ }, srst=!\n3913
  14 cells in clk=\pclk, en={ }, arst={ }, srst=!\n3476
  14 cells in clk=\pclk, en={ }, arst={ }, srst=!\n3532
  17 cells in clk=\pclk, en={ }, arst={ }, srst=!\n3591
  7402 cells in clk=\pclk, en={ }, arst={ }, srst={ }

3.29.2. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by \n3701
Extracted 11 gates and 24 wires to a netlist network with 12 inputs and 5 outputs.

3.29.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.2.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.3. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by \n3926
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.29.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.3.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.4. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by \n4009
Extracted 10 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.29.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.4.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.5. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by \n4098_1
Extracted 8 gates and 19 wires to a netlist network with 9 inputs and 3 outputs.

3.29.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.5.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.6. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38637
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.29.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.7. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38630
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.29.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.8. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38622
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.29.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.29.9. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38614
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.29.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.10. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38607
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.29.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.29.11. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38600
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.29.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.12. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38593
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 4 outputs.

3.29.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.29.13. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38586
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.29.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.14. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38579
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.29.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

3.29.15. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38572
Extracted 8 gates and 17 wires to a netlist network with 8 inputs and 6 outputs.

3.29.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        6
Removing temp directory.

3.29.16. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$38555
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 7 outputs.

3.29.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.17. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38550
Extracted 10 gates and 25 wires to a netlist network with 15 inputs and 7 outputs.

3.29.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.18. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by \preset
Extracted 15 gates and 27 wires to a netlist network with 11 inputs and 8 outputs.

3.29.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.19. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38542
Extracted 15 gates and 34 wires to a netlist network with 18 inputs and 10 outputs.

3.29.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       10
Removing temp directory.

3.29.20. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38535
Extracted 9 gates and 17 wires to a netlist network with 7 inputs and 7 outputs.

3.29.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.21. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $abc$38890$auto$opt_dff.cc:253:combine_resets$38528
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs.

3.29.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.22. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38521
Extracted 4 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

3.29.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.23. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38514
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 5 outputs.

3.29.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.24. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38507
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.29.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.25. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38500
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.29.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.26. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38493
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.29.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.27. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by $auto$opt_dff.cc:253:combine_resets$38486
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.29.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.28. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by \n3189
Extracted 10 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.29.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.28.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.29. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by \n3407
Extracted 9 gates and 19 wires to a netlist network with 9 inputs and 4 outputs.

3.29.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.29.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        4
Removing temp directory.

3.29.30. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by \n3509
Extracted 23 gates and 45 wires to a netlist network with 21 inputs and 7 outputs.

3.29.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.30.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:        3
ABC RESULTS:                OR cells:        5
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.31. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by \n3515
Extracted 37 gates and 65 wires to a netlist network with 26 inputs and 8 outputs.

3.29.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.31.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:              NAND cells:       11
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               MUX cells:        7
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:               AND cells:        4
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.32. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by \n3620
Extracted 11 gates and 25 wires to a netlist network with 12 inputs and 5 outputs.

3.29.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.32.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.33. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n3594
Extracted 6 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.29.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.33.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        6
Removing temp directory.

3.29.34. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n2922
Extracted 14 gates and 35 wires to a netlist network with 20 inputs and 9 outputs.

3.29.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.34.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               AND cells:        3
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.35. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n3223
Extracted 9 gates and 23 wires to a netlist network with 13 inputs and 6 outputs.

3.29.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.35.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        6
Removing temp directory.

3.29.36. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n3302
Extracted 10 gates and 26 wires to a netlist network with 14 inputs and 8 outputs.

3.29.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.36.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        5
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.37. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n3369
Extracted 7 gates and 18 wires to a netlist network with 9 inputs and 7 outputs.

3.29.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.37.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.38. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n4036
Extracted 7 gates and 19 wires to a netlist network with 11 inputs and 6 outputs.

3.29.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.38.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        6
Removing temp directory.

3.29.39. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n4086
Extracted 13 gates and 34 wires to a netlist network with 19 inputs and 10 outputs.

3.29.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.39.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        7
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       10
Removing temp directory.

3.29.40. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n3535
Extracted 10 gates and 25 wires to a netlist network with 13 inputs and 9 outputs.

3.29.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.40.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.41. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n3479
Extracted 8 gates and 21 wires to a netlist network with 12 inputs and 7 outputs.

3.29.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.41.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.42. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n3428_1
Extracted 17 gates and 43 wires to a netlist network with 25 inputs and 9 outputs.

3.29.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.42.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               AND cells:        4
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.43. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n3989
Extracted 13 gates and 31 wires to a netlist network with 16 inputs and 9 outputs.

3.29.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.43.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.44. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n3946
Extracted 15 gates and 36 wires to a netlist network with 19 inputs and 10 outputs.

3.29.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.44.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               MUX cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       10
Removing temp directory.

3.29.45. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n3913
Extracted 11 gates and 29 wires to a netlist network with 16 inputs and 8 outputs.

3.29.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.45.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.46. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n3476
Extracted 13 gates and 33 wires to a netlist network with 18 inputs and 8 outputs.

3.29.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.46.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.47. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n3532
Extracted 13 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.29.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.47.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        5
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       11
Removing temp directory.

3.29.48. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk, synchronously reset by !\n3591
Extracted 16 gates and 35 wires to a netlist network with 17 inputs and 13 outputs.

3.29.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.48.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               MUX cells:        5
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       13
Removing temp directory.

3.29.49. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \pclk
Extracted 7376 gates and 7560 wires to a netlist network with 182 inputs and 415 outputs.

3.29.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      787
ABC RESULTS:               NOT cells:       59
ABC RESULTS:               XOR cells:        6
ABC RESULTS:              XNOR cells:       42
ABC RESULTS:               NOR cells:      137
ABC RESULTS:             ORNOT cells:      169
ABC RESULTS:              NAND cells:     2234
ABC RESULTS:                OR cells:      200
ABC RESULTS:               MUX cells:      900
ABC RESULTS:            ANDNOT cells:      344
ABC RESULTS:               AND cells:     1680
ABC RESULTS:               BUF cells:      110
ABC RESULTS:        internal signals:     6963
ABC RESULTS:           input signals:      182
ABC RESULTS:          output signals:      415
Removing temp directory.

yosys> abc -script abc_tmp.scr

3.30. Executing ABC pass (technology mapping using ABC).

3.30.1. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Extracted 6198 gates and 7063 wires to a netlist network with 865 inputs and 921 outputs.

3.30.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /home/users/aram/Workspace/yosys_verific_rs/result_10-05-2022T23-40-15/Golden_synth_rs_ade.json/frisc/abc_tmp.scr 
ABC:   #Luts =  1726  Max Lvl =  23  Avg Lvl =   9.51  [   0.61 sec. at Pass 0]
ABC:   #Luts =  1640  Max Lvl =  25  Avg Lvl =   9.30  [  18.91 sec. at Pass 1]
ABC:   #Luts =  1621  Max Lvl =  23  Avg Lvl =   8.78  [   3.60 sec. at Pass 2]
ABC:   #Luts =  1615  Max Lvl =  22  Avg Lvl =   8.28  [   7.13 sec. at Pass 3]
ABC:   #Luts =  1608  Max Lvl =  23  Avg Lvl =   8.54  [   5.39 sec. at Pass 4]
ABC:   #Luts =  1604  Max Lvl =  23  Avg Lvl =   8.70  [   8.41 sec. at Pass 5]
ABC:   #Luts =  1601  Max Lvl =  23  Avg Lvl =   8.78  [   5.40 sec. at Pass 6]
ABC:   #Luts =  1591  Max Lvl =  22  Avg Lvl =   8.73  [   8.26 sec. at Pass 7]
ABC:   #Luts =  1591  Max Lvl =  22  Avg Lvl =   8.73  [   7.38 sec. at Pass 8]
ABC:   #Luts =  1591  Max Lvl =  22  Avg Lvl =   8.73  [   8.20 sec. at Pass 9]
ABC:   #Luts =  1591  Max Lvl =  22  Avg Lvl =   8.73  [   5.57 sec. at Pass 10]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.30.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1591
ABC RESULTS:        internal signals:     5277
ABC RESULTS:           input signals:      865
ABC RESULTS:          output signals:      921
Removing temp directory.

yosys> opt

3.31. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

yosys> opt_merge -nomux

3.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_dff

3.31.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..
Removed 0 unused cells and 14223 unused wires.
<suppressed ~2373 debug messages>

yosys> opt_expr

3.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

3.31.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_dff

3.31.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..

yosys> opt_expr

3.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

3.31.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.32. Printing statistics.

=== frisc ===

   Number of wires:               2472
   Number of wire bits:           2472
   Number of public wires:         202
   Number of public wire bits:     202
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2451
     $_DFFE_PP_                      1
     $_DFF_P_                      787
     $_SDFF_PN1_                    16
     $_SDFF_PP0_                    22
     $_SDFF_PP1_                     9
     $lut                         1589
     $mux                           27


yosys> shregmap -minlen 8 -maxlen 20

3.33. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.35. Printing statistics.

=== frisc ===

   Number of wires:               2519
   Number of wire bits:           2519
   Number of public wires:         202
   Number of public wire bits:     202
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2498
     $_DFFE_PP0P_                    1
     $_DFF_P_                      834
     $_MUX_                         47
     $lut                         1589
     $mux                           27


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.36. Executing TECHMAP pass (map to technology primitives).

3.36.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.36.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.36.3. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~2588 debug messages>

yosys> opt_expr -mux_undef

3.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.
<suppressed ~33304 debug messages>

yosys> simplemap

3.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

yosys> opt_merge

3.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
<suppressed ~20457 debug messages>
Removed a total of 6819 cells.

yosys> opt_dff -nodffe -nosdff

3.41. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..
Removed 0 unused cells and 5803 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.43. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.43.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.
<suppressed ~1041 debug messages>

yosys> opt_merge -nomux

3.43.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
<suppressed ~558 debug messages>
Removed a total of 186 cells.

yosys> opt_muxtree

3.43.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.43.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.43.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.43.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.43.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.43.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

3.43.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.43.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.43.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.43.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.43.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.43.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..

yosys> opt_expr

3.43.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

3.43.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script abc_tmp.scr

3.44. Executing ABC pass (technology mapping using ABC).

3.44.1. Extracting gate netlist of module `\frisc' to `<abc-temp-dir>/input.blif'..
Extracted 5960 gates and 6816 wires to a netlist network with 854 inputs and 852 outputs.

3.44.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /home/users/aram/Workspace/yosys_verific_rs/result_10-05-2022T23-40-15/Golden_synth_rs_ade.json/frisc/abc_tmp.scr 
ABC:   #Luts =  1571  Max Lvl =  23  Avg Lvl =   9.62  [   0.74 sec. at Pass 0]
ABC:   #Luts =  1571  Max Lvl =  23  Avg Lvl =   9.62  [  20.95 sec. at Pass 1]
ABC:   #Luts =  1567  Max Lvl =  22  Avg Lvl =   9.39  [   8.05 sec. at Pass 2]
ABC:   #Luts =  1567  Max Lvl =  22  Avg Lvl =   9.39  [   9.05 sec. at Pass 3]
ABC:   #Luts =  1567  Max Lvl =  22  Avg Lvl =   9.39  [   7.96 sec. at Pass 4]
ABC:   #Luts =  1567  Max Lvl =  22  Avg Lvl =   9.39  [  11.50 sec. at Pass 5]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.44.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1567
ABC RESULTS:        internal signals:     5110
ABC RESULTS:           input signals:      854
ABC RESULTS:          output signals:      852
Removing temp directory.

yosys> opt

3.45. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

yosys> opt_merge -nomux

3.45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_dff

3.45.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..
Removed 0 unused cells and 6151 unused wires.
<suppressed ~30 debug messages>

yosys> opt_expr

3.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

3.45.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \frisc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \frisc.
Performed a total of 0 changes.

yosys> opt_merge

3.45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\frisc'.
Removed a total of 0 cells.

yosys> opt_dff

3.45.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..

yosys> opt_expr

3.45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module frisc.

3.45.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.46. Executing HIERARCHY pass (managing design hierarchy).

3.46.1. Analyzing design hierarchy..
Top module:  \frisc

3.46.2. Analyzing design hierarchy..
Top module:  \frisc
Removed 0 unused modules.

yosys> stat

3.47. Printing statistics.

=== frisc ===

   Number of wires:               2422
   Number of wire bits:           2422
   Number of public wires:         173
   Number of public wire bits:     173
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2401
     $lut                         1566
     dffsre                        835


yosys> opt_clean -purge

3.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \frisc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.49. Executing Verilog backend.

yosys> bmuxmap

3.49.1. Executing BMUXMAP pass.

yosys> demuxmap

3.49.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\frisc'.

Warnings: 1716 unique messages, 1716 total
End of script. Logfile hash: c16374dc66, CPU: user 122.27s system 4.47s, MEM: 766.80 MB peak
Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os)
Time spent: 87% 3x abc (844 sec), 4% 314x clean (46 sec), ...
real 349.24
user 905.63
sys 61.37
