Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/ise/coun_60/test_isim_beh.exe -prj C:/ise/coun_60/test_beh.prj work.test work.glbl 
ISim O.87xf (signature 0x2f00eba5)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/ise/coun_60/x7seg.v" into library work
Analyzing Verilog file "C:/ise/coun_60/GenerateTime.v" into library work
Analyzing Verilog file "C:/ise/coun_60/counter.v" into library work
Analyzing Verilog file "C:/ise/coun_60/top.v" into library work
Analyzing Verilog file "C:/ise/coun_60/test.v" into library work
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 158864 KB
Fuse CPU Usage: 187 ms
Compiling module GenerateTime
Compiling module counter
Compiling module x7seg
Compiling module top
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/ise/coun_60/test_isim_beh.exe
Fuse Memory Usage: 164336 KB
Fuse CPU Usage: 280 ms
