from steffi.beckhau newcastle.ac.uk s beckhau subject re wp pcf linux risc articl qu ud hd sunb.ocs.mq.edu.au eugen mpce.mq.edu.au write articl c o yq.m csie.nctu.edu.tw ghhwang csie.nctu.edu.tw ghhwang write dear friend risc mean reduc instruct set comput risc usual ha small instruct set so reduc circuit complex can increas clock rate have high perform you can read some book about comput architectur more inform about risc hmm i am author risc i clearli rememb read instruct set risc cpu rather larg differ address mode risc instruct set orthogon cisc i hope clear up taken from on my lectur note altern approach cisc which ha been adopt mani recent year ha come known risc reduc instruct set comput can characteris simpli simpler faster simplifi design e.g reduc varieti instruct address mode hardwar can design run faster even cost need more instruct same task can done more quickli simpler faster design typic risc processor o provid larg number regist e.g o perform all data oper regist o provid few address mode e.g immedi regist offset o onli allow load store oper access memori o onli us few instruct format o onli support few data type e.g integ unsign float steffi beckhau janet steffi.beckhau uk.ac.newcastl odd million on against someth occur chanc 