#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sat Mar  2 17:13:57 2019
# Process ID: 5116
# Current directory: D:/CoDWork/SCPU_SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4740 D:\CoDWork\SCPU_SOC\SCPU_SOC.xpr
# Log file: D:/CoDWork/SCPU_SOC/vivado.log
# Journal file: D:/CoDWork/SCPU_SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CoDWork/SCPU_SOC/SCPU_SOC.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Liu/Desktop/source/mipstestloop_fpga.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
update_files -from_files D:/CoDWork/SCPU_SOC/SCPU_SOC.ip_user_files/mem_init_files/mipstestloop_fpga.coe -to_files C:/Users/Liu/Desktop/source/mipstestloop_fpga.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Liu/Desktop/source/mipstestloop_fpga.coe' with file 'D:/CoDWork/SCPU_SOC/SCPU_SOC.ip_user_files/mem_init_files/mipstestloop_fpga.coe'.
set_property -dict [list CONFIG.coefficient_file {D:/CoDWork/SCPU_SOC/SCPU_SOC.ip_user_files/mem_init_files/mipstestloop_fpga.coe}] [get_ips imem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CoDWork/SCPU_SOC/SCPU_SOC.ip_user_files/mem_init_files/mipstestloop_fpga.coe' provided. It will be converted relative to IP Instance files '../../../../SCPU_SOC.ip_user_files/mem_init_files/mipstestloop_fpga.coe'
generate_target all [get_files  D:/CoDWork/SCPU_SOC/SCPU_SOC.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem'...
catch { config_ip_cache -export [get_ips -all imem] }
export_ip_user_files -of_objects [get_files D:/CoDWork/SCPU_SOC/SCPU_SOC.srcs/sources_1/ip/imem/imem.xci] -no_script -sync -force -quiet
reset_run imem_synth_1
launch_runs -jobs 2 imem_synth_1
[Sat Mar  2 17:21:33 2019] Launched imem_synth_1...
Run output will be captured here: D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/imem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CoDWork/SCPU_SOC/SCPU_SOC.srcs/sources_1/ip/imem/imem.xci] -directory D:/CoDWork/SCPU_SOC/SCPU_SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/CoDWork/SCPU_SOC/SCPU_SOC.ip_user_files -ipstatic_source_dir D:/CoDWork/SCPU_SOC/SCPU_SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CoDWork/SCPU_SOC/SCPU_SOC.cache/compile_simlib/modelsim} {questa=D:/CoDWork/SCPU_SOC/SCPU_SOC.cache/compile_simlib/questa} {riviera=D:/CoDWork/SCPU_SOC/SCPU_SOC.cache/compile_simlib/riviera} {activehdl=D:/CoDWork/SCPU_SOC/SCPU_SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Mar  2 17:22:14 2019] Launched synth_1...
Run output will be captured here: D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/synth_1/runme.log
[Sat Mar  2 17:22:14 2019] Launched impl_1...
Run output will be captured here: D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Mar  2 17:28:38 2019] Launched synth_1...
Run output will be captured here: D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/synth_1/runme.log
[Sat Mar  2 17:28:38 2019] Launched impl_1...
Run output will be captured here: D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'IP2SOC_Top' is not ideal for floorplanning, since the cellview 'RF' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/CoDWork/SCPU_SOC/.Xil/Vivado-5116-PC-LIUQIN/dcp5/IP2SOC_Top.xdc]
Finished Parsing XDC File [D:/CoDWork/SCPU_SOC/.Xil/Vivado-5116-PC-LIUQIN/dcp5/IP2SOC_Top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 1214.875 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 1214.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM128X1S => RAM128X1S (RAMS64E, RAMS64E, MUXF7): 32 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.211 ; gain = 313.680
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Mar  2 17:35:36 2019] Launched synth_1...
Run output will be captured here: D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/synth_1/runme.log
[Sat Mar  2 17:35:36 2019] Launched impl_1...
Run output will be captured here: D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/impl_1/runme.log
update_files -from_files D:/CoDWork/SCPU_SOC/SCPU_SOC.ip_user_files/mem_init_files/mipstestloop_fpga.coe -to_files D:/CoDWork/SCPU_SOC/SCPU_SOC.ip_user_files/mem_init_files/mipstestloop_fpga.coe -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'D:/CoDWork/SCPU_SOC/SCPU_SOC.ip_user_files/mem_init_files/mipstestloop_fpga.coe'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Mar  2 17:37:07 2019] Launched synth_1...
Run output will be captured here: D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/synth_1/runme.log
[Sat Mar  2 17:37:07 2019] Launched impl_1...
Run output will be captured here: D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1904.684 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7AD3A
set_property PROGRAM.FILE {D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/impl_1/IP2SOC_Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/impl_1/IP2SOC_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/impl_1/IP2SOC_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/impl_1/IP2SOC_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Mar  2 17:51:22 2019] Launched synth_1...
Run output will be captured here: D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/synth_1/runme.log
[Sat Mar  2 17:51:22 2019] Launched impl_1...
Run output will be captured here: D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CoDWork/SCPU_SOC/SCPU_SOC.runs/impl_1/IP2SOC_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  2 17:57:23 2019...
