#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jun  5 18:10:19 2025
# Process ID         : 2960
# Current directory  : D:/TUMEI6Semetser/Entwurf VHDL/Memory_unit/VHDL-Project-2025/CPU
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent19044 D:\TUMEI6Semetser\Entwurf VHDL\Memory_unit\VHDL-Project-2025\CPU\CPU.xpr
# Log file           : D:/TUMEI6Semetser/Entwurf VHDL/Memory_unit/VHDL-Project-2025/CPU/vivado.log
# Journal file       : D:/TUMEI6Semetser/Entwurf VHDL/Memory_unit/VHDL-Project-2025/CPU\vivado.jou
# Running On         : 不许偷我电脑aaa
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16874 MB
# Swap memory        : 2550 MB
# Total Virtual      : 19424 MB
# Available Virtual  : 3240 MB
#-----------------------------------------------------------
start_gui
open_project {D:/TUMEI6Semetser/Entwurf VHDL/Memory_unit/VHDL-Project-2025/CPU/CPU.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/TUMEI6Semetser/Entwurf VHDL/Memory_unit/VHDL-Project-2025/CPU/CPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1589.332 ; gain = 385.801
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  5 18:12:57 2025...
