############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
Please generate the verilog RTL code according to the following description and header information:
problem description:
A JK flip-flop has the below truth table. Note: Qold is the output of the flip-flop before the positive clock edge.
// J | K | Q
// 0 | 0 | Qold
// 0 | 1 | 0
// 1 | 0 | 1
// 1 | 1 | ~Qold
RTL header:
module top_module (
	input clk,
	input j,
	input k,
	output reg Q
);

please only reply verilog codes. reply_format:
```verilog
your_code_here...
```


########## assistant ##########
```verilog
module top_module (
	input clk,
	input j,
	input k,
	output reg Q
);
    
always @(posedge clk) begin
	if (j == 0 && k == 0) begin
		Q <= Q; // No change, retain Qold
	end else if (j == 0 && k == 1) begin
		Q <= 0; // Reset
	end else if (j == 1 && k == 0) begin
		Q <= 1; // Set
	end else if (j == 1 && k == 1) begin
		Q <= ~Q; // Toggle
	end
end

endmodule
```

