Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 26 17:16:38 2021
| Host         : DESKTOP-J7VM5Q4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wwm_top_control_sets_placed.rpt
| Design       : wwm_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |              10 |            7 |
| Yes          | No                    | No                     |              42 |           15 |
| Yes          | No                    | Yes                    |               4 |            3 |
| Yes          | Yes                   | No                     |              67 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------+------------------------------+------------------+----------------+--------------+
|    Clock Signal    |        Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-----------------------------+------------------------------+------------------+----------------+--------------+
|  dc/pulse          |                             |                              |                1 |              1 |         1.00 |
|  dc/clk            |                             |                              |                1 |              1 |         1.00 |
|  ClkPort_IBUF_BUFG | sm/state[3]_i_1_n_0         | BtnC_IBUF                    |                3 |              4 |         1.33 |
|  dc/clk            | dc/hCount[9]_i_1_n_0        |                              |                1 |              4 |         4.00 |
|  dc/clk            | dc/hCount[9]_i_1_n_0        | dc/vCount[9]_i_1_n_0         |                3 |              6 |         2.00 |
|  ClkPort_IBUF_BUFG | sm/E[0]                     |                              |                2 |              8 |         4.00 |
|  ClkPort_IBUF_BUFG |                             |                              |                3 |             10 |         3.33 |
|  ClkPort_IBUF_BUFG | sm/Q[0]                     |                              |                4 |             10 |         2.50 |
|  dc/clk            |                             | dc/hCount[9]_i_1_n_0         |                7 |             10 |         1.43 |
|  ClkPort_IBUF_BUFG | vb/projectileTime_reg[23]_0 | sm/clear                     |                3 |             11 |         3.67 |
|  ClkPort_IBUF_BUFG |                             | BtnC_IBUF                    |                5 |             20 |         4.00 |
|  ClkPort_IBUF_BUFG | sm/state_reg[0]_0[0]        |                              |                8 |             20 |         2.50 |
|  ClkPort_IBUF_BUFG | sm/state_reg[1]_2           | vb/projectileTime[0]_i_1_n_0 |               13 |             50 |         3.85 |
+--------------------+-----------------------------+------------------------------+------------------+----------------+--------------+


