-- This file is generated by vhdl_test_script
-- https://github.com/tomykaira/vhdl_test_script/
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;

<%= define_library_use(scenario.package_names) %>

entity <%= with_test_prefix(entity.name) %> is
end <%= with_test_prefix(entity.name) %>;

architecture sim of <%= with_test_prefix(entity.name) %> is
  component <%= entity.name %> port(
    <%= ports_definitions(entity.ports) %>
    );
  end component;

  <%= signal_definitions(entity.ports) %>

  <%= utils %>

begin

  dut: <%= entity.name %> port map (
    <%= dut_mappings(entity.ports) %>
  );

  process begin
    <%= testcases_to_vhdl(actor.steps) %>
  wait;
  end process;

end sim;

