// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/12/2022 11:47:25"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memoriaCache (
	clock,
	wren,
	data,
	address,
	hit,
	valid,
	LRU,
	dirty,
	writeBack,
	tag,
	dadoParaCPU);
input 	clock;
input 	wren;
input 	[2:0] data;
input 	[4:0] address;
output 	hit;
output 	valid;
output 	LRU;
output 	dirty;
output 	writeBack;
output 	[2:0] tag;
output 	[2:0] dadoParaCPU;

// Design Ports Information
// hit	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// valid	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LRU	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dirty	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// writeBack	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// tag[0]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// tag[1]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// tag[2]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoParaCPU[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoParaCPU[1]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoParaCPU[2]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[3]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[1]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[2]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[0]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wren	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data[0]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data[1]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data[2]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("memoriaCache_v_fast.sdo");
// synopsys translate_on

wire \always0~2_combout ;
wire \cache[2][7]~regout ;
wire \cache[6][8]~30_combout ;
wire \cache[2][2]~regout ;
wire \cache[7][2]~regout ;
wire \cache[2][7]~42_combout ;
wire \cache[2][2]~53_combout ;
wire \cache[1][2]~55_combout ;
wire \varDadoWriteBack~0_combout ;
wire \mem~65_combout ;
wire \mem~78_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \wren~combout ;
wire \mem~48_combout ;
wire \cache[6][8]~62_combout ;
wire \cache[6][8]~63_combout ;
wire \cache[6][8]~regout ;
wire \cache[4][8]~64_combout ;
wire \cache[4][8]~regout ;
wire \cache[0][8]~65_combout ;
wire \cache[0][8]~regout ;
wire \Mux4~1_combout ;
wire \always0~4_combout ;
wire \always0~5_combout ;
wire \cache[4][7]~41_combout ;
wire \valid~0_combout ;
wire \cache[6][7]~45_combout ;
wire \cache[6][7]~regout ;
wire \Mux5~0_combout ;
wire \cache[0][7]~44_combout ;
wire \cache[0][7]~regout ;
wire \via2~1_combout ;
wire \cache[4][7]~43_combout ;
wire \cache[4][7]~regout ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \cache[7][8]~31_combout ;
wire \cache[7][8]~60_combout ;
wire \cache[7][8]~regout ;
wire \cache[5][8]~61_combout ;
wire \cache[5][8]~regout ;
wire \Mux4~0_combout ;
wire \always0~3_combout ;
wire \writeBack~0_combout ;
wire \hit~reg0_regout ;
wire \valid~reg0feeder_combout ;
wire \valid~reg0_regout ;
wire \LRU~reg0_regout ;
wire \via2~0_combout ;
wire \cache[7][6]~40_combout ;
wire \cache[7][6]~regout ;
wire \via2~2_combout ;
wire \cache[3][6]~37_combout ;
wire \cache[3][6]~regout ;
wire \cache[1][6]~39_combout ;
wire \cache[1][6]~regout ;
wire \cache[5][6]~38_combout ;
wire \cache[5][6]~regout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \varEndMem~11_combout ;
wire \cache[2][6]~32_combout ;
wire \cache[2][6]~33_combout ;
wire \cache[2][6]~regout ;
wire \cache[6][6]~36_combout ;
wire \cache[6][6]~regout ;
wire \cache[4][6]~34_combout ;
wire \cache[4][6]~regout ;
wire \cache[0][6]~35_combout ;
wire \cache[0][6]~regout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \varEndMem~4_combout ;
wire \dirty~0_combout ;
wire \dirty~reg0_regout ;
wire \writeBack~2_combout ;
wire \writeBack~1_combout ;
wire \writeBack~3_combout ;
wire \writeBack~reg0_regout ;
wire \tag~2_combout ;
wire \tag[0]~reg0_regout ;
wire \mem~49_combout ;
wire \tag~3_combout ;
wire \tag[2]~reg0_regout ;
wire \cache[3][0]~76_combout ;
wire \cache[7][2]~49_combout ;
wire \cache[3][1]~70_combout ;
wire \cache[3][0]~regout ;
wire \cache[7][2]~73_combout ;
wire \cache[7][0]~regout ;
wire \cache[1][1]~72_combout ;
wire \cache[1][0]~regout ;
wire \cache[5][2]~71_combout ;
wire \cache[5][0]~regout ;
wire \Mux15~2_combout ;
wire \Mux15~3_combout ;
wire \mem~63_combout ;
wire \varDadoWriteBack~1_combout ;
wire \mem~64_combout ;
wire \varEndMem[1]~7_combout ;
wire \mem~67_combout ;
wire \varEndMem~6_combout ;
wire \varEndMem[2]~8_combout ;
wire \varEndMem[2]~9_combout ;
wire \varEndMem[2]~10_combout ;
wire \varEndMem~12_combout ;
wire \varEndMem~5_combout ;
wire \mem~66_combout ;
wire \mem~75_combout ;
wire \mem~9_regout ;
wire \mem~72_combout ;
wire \mem~6_regout ;
wire \mem~74_combout ;
wire \mem~0_regout ;
wire \mem~3feeder_combout ;
wire \mem~73_combout ;
wire \mem~3_regout ;
wire \mem~52_combout ;
wire \mem~53_combout ;
wire \mem~21feeder_combout ;
wire \mem~71_combout ;
wire \mem~21_regout ;
wire \mem~68_combout ;
wire \mem~15_regout ;
wire \mem~69_combout ;
wire \mem~18_regout ;
wire \mem~12feeder_combout ;
wire \mem~70_combout ;
wire \mem~12_regout ;
wire \mem~50_combout ;
wire \mem~51_combout ;
wire \cache~47_combout ;
wire \cache~48_combout ;
wire \cache[4][0]~67_combout ;
wire \cache[4][0]~regout ;
wire \cache[0][0]~75_combout ;
wire \cache[0][1]~68_combout ;
wire \cache[0][0]~regout ;
wire \Mux15~0_combout ;
wire \cache[6][1]~69_combout ;
wire \cache[6][0]~regout ;
wire \cache[2][0]~74_combout ;
wire \cache[2][1]~66_combout ;
wire \cache[2][0]~regout ;
wire \Mux15~1_combout ;
wire \dadoParaCPU[0]~0_combout ;
wire \dadoParaCPU~1_combout ;
wire \dadoParaCPU[0]~reg0_regout ;
wire \cache[7][1]~regout ;
wire \cache[5][1]~regout ;
wire \cache[1][1]~regout ;
wire \cache[3][1]~79_combout ;
wire \cache[3][1]~regout ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \mem~76_combout ;
wire \varDadoWriteBack~2_combout ;
wire \varDadoWriteBack~3_combout ;
wire \mem~77_combout ;
wire \mem~1_regout ;
wire \mem~4feeder_combout ;
wire \mem~4_regout ;
wire \mem~56_combout ;
wire \mem~7_regout ;
wire \mem~10_regout ;
wire \mem~57_combout ;
wire \cache~46_combout ;
wire \mem~13_regout ;
wire \mem~19feeder_combout ;
wire \mem~19_regout ;
wire \mem~54_combout ;
wire \mem~22_regout ;
wire \mem~16feeder_combout ;
wire \mem~16_regout ;
wire \mem~55_combout ;
wire \cache~50_combout ;
wire \cache~51_combout ;
wire \cache[2][1]~77_combout ;
wire \cache[2][1]~regout ;
wire \cache[6][1]~regout ;
wire \cache[4][1]~regout ;
wire \cache[0][1]~78_combout ;
wire \cache[0][1]~regout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \dadoParaCPU~2_combout ;
wire \dadoParaCPU[1]~reg0_regout ;
wire \cache[5][2]~regout ;
wire \cache[3][2]~80_combout ;
wire \cache[3][2]~regout ;
wire \cache[1][2]~58_combout ;
wire \cache[1][2]~56_combout ;
wire \cache[1][2]~57_combout ;
wire \cache[1][2]~59_combout ;
wire \cache[1][2]~regout ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \varDadoWriteBack~4_combout ;
wire \varDadoWriteBack~5_combout ;
wire \mem~79_combout ;
wire \mem~11_regout ;
wire \mem~8_regout ;
wire \mem~2_regout ;
wire \mem~5_regout ;
wire \mem~60_combout ;
wire \mem~61_combout ;
wire \mem~23feeder_combout ;
wire \mem~23_regout ;
wire \mem~17_regout ;
wire \mem~14_regout ;
wire \mem~20_regout ;
wire \mem~58_combout ;
wire \mem~59_combout ;
wire \mem~62_combout ;
wire \cache~52_combout ;
wire \cache[6][2]~regout ;
wire \cache[4][2]~regout ;
wire \cache[0][2]~54_combout ;
wire \cache[0][2]~regout ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \dadoParaCPU~3_combout ;
wire \dadoParaCPU[2]~reg0_regout ;
wire [3:0] varEndMem;
wire [2:0] varDadoWriteBack;
wire [2:0] \data~combout ;
wire [4:0] \address~combout ;


// Location: LCCOMB_X46_Y33_N8
cycloneii_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\address~combout [2] & ((\address~combout [1]) # (\address~combout [0] $ (!\address~combout [4])))) # (!\address~combout [2] & (((\address~combout [4]) # (!\address~combout [1]))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [2]),
	.datac(\address~combout [4]),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'hFCB7;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N13
cycloneii_lcell_ff \cache[2][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[2][7]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][7]~regout ));

// Location: LCCOMB_X44_Y32_N10
cycloneii_lcell_comb \cache[6][8]~30 (
// Equation(s):
// \cache[6][8]~30_combout  = (!\wren~combout  & \Mux8~1_combout )

	.dataa(\wren~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\cache[6][8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][8]~30 .lut_mask = 16'h5500;
defparam \cache[6][8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N21
cycloneii_lcell_ff \cache[2][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[2][2]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][2]~regout ));

// Location: LCFF_X46_Y33_N21
cycloneii_lcell_ff \cache[7][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[7][2]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][2]~regout ));

// Location: LCCOMB_X43_Y32_N12
cycloneii_lcell_comb \cache[2][7]~42 (
// Equation(s):
// \cache[2][7]~42_combout  = (\valid~0_combout  & ((\via2~2_combout  & ((\cache[4][7]~41_combout ))) # (!\via2~2_combout  & (\cache[2][7]~regout )))) # (!\valid~0_combout  & (((\cache[2][7]~regout ))))

	.dataa(\valid~0_combout ),
	.datab(\via2~2_combout ),
	.datac(\cache[2][7]~regout ),
	.datad(\cache[4][7]~41_combout ),
	.cin(gnd),
	.combout(\cache[2][7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][7]~42 .lut_mask = 16'hF870;
defparam \cache[2][7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
cycloneii_lcell_comb \cache[2][2]~53 (
// Equation(s):
// \cache[2][2]~53_combout  = (\via2~2_combout  & ((\cache[2][6]~32_combout  & (\cache~52_combout )) # (!\cache[2][6]~32_combout  & ((\cache[2][2]~regout ))))) # (!\via2~2_combout  & (((\cache[2][2]~regout ))))

	.dataa(\via2~2_combout ),
	.datab(\cache~52_combout ),
	.datac(\cache[2][2]~regout ),
	.datad(\cache[2][6]~32_combout ),
	.cin(gnd),
	.combout(\cache[2][2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][2]~53 .lut_mask = 16'hD8F0;
defparam \cache[2][2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
cycloneii_lcell_comb \cache[1][2]~55 (
// Equation(s):
// \cache[1][2]~55_combout  = (\cache[6][8]~30_combout  & (!\writeBack~0_combout  & (!\Mux5~0_combout  & \mem~62_combout )))

	.dataa(\cache[6][8]~30_combout ),
	.datab(\writeBack~0_combout ),
	.datac(\Mux5~0_combout ),
	.datad(\mem~62_combout ),
	.cin(gnd),
	.combout(\cache[1][2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][2]~55 .lut_mask = 16'h0200;
defparam \cache[1][2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
cycloneii_lcell_comb \varDadoWriteBack~0 (
// Equation(s):
// \varDadoWriteBack~0_combout  = (\Mux8~1_combout  & ((\Mux15~3_combout ))) # (!\Mux8~1_combout  & (\Mux15~1_combout ))

	.dataa(vcc),
	.datab(\Mux8~1_combout ),
	.datac(\Mux15~1_combout ),
	.datad(\Mux15~3_combout ),
	.cin(gnd),
	.combout(\varDadoWriteBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \varDadoWriteBack~0 .lut_mask = 16'hFC30;
defparam \varDadoWriteBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N23
cycloneii_lcell_ff \varEndMem[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\varEndMem[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varEndMem[0]));

// Location: LCCOMB_X45_Y32_N22
cycloneii_lcell_comb \mem~65 (
// Equation(s):
// \mem~65_combout  = (\wren~combout  & (\address~combout [0])) # (!\wren~combout  & ((\writeBack~0_combout  & ((varEndMem[0]))) # (!\writeBack~0_combout  & (\address~combout [0]))))

	.dataa(\wren~combout ),
	.datab(\address~combout [0]),
	.datac(varEndMem[0]),
	.datad(\writeBack~0_combout ),
	.cin(gnd),
	.combout(\mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \mem~65 .lut_mask = 16'hD8CC;
defparam \mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N17
cycloneii_lcell_ff \varDadoWriteBack[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\varDadoWriteBack~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\wren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varDadoWriteBack[1]));

// Location: LCCOMB_X46_Y33_N4
cycloneii_lcell_comb \mem~78 (
// Equation(s):
// \mem~78_combout  = (\wren~combout  & ((\always0~5_combout  & (\Mux13~1_combout )) # (!\always0~5_combout  & ((\Mux13~3_combout )))))

	.dataa(\wren~combout ),
	.datab(\always0~5_combout ),
	.datac(\Mux13~1_combout ),
	.datad(\Mux13~3_combout ),
	.cin(gnd),
	.combout(\mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \mem~78 .lut_mask = 16'hA280;
defparam \mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[3]));
// synopsys translate_off
defparam \address[3]~I .input_async_reset = "none";
defparam \address[3]~I .input_power_up = "low";
defparam \address[3]~I .input_register_mode = "none";
defparam \address[3]~I .input_sync_reset = "none";
defparam \address[3]~I .oe_async_reset = "none";
defparam \address[3]~I .oe_power_up = "low";
defparam \address[3]~I .oe_register_mode = "none";
defparam \address[3]~I .oe_sync_reset = "none";
defparam \address[3]~I .operation_mode = "input";
defparam \address[3]~I .output_async_reset = "none";
defparam \address[3]~I .output_power_up = "low";
defparam \address[3]~I .output_register_mode = "none";
defparam \address[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[0]));
// synopsys translate_off
defparam \address[0]~I .input_async_reset = "none";
defparam \address[0]~I .input_power_up = "low";
defparam \address[0]~I .input_register_mode = "none";
defparam \address[0]~I .input_sync_reset = "none";
defparam \address[0]~I .oe_async_reset = "none";
defparam \address[0]~I .oe_power_up = "low";
defparam \address[0]~I .oe_register_mode = "none";
defparam \address[0]~I .oe_sync_reset = "none";
defparam \address[0]~I .operation_mode = "input";
defparam \address[0]~I .output_async_reset = "none";
defparam \address[0]~I .output_power_up = "low";
defparam \address[0]~I .output_register_mode = "none";
defparam \address[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wren~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wren~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wren));
// synopsys translate_off
defparam \wren~I .input_async_reset = "none";
defparam \wren~I .input_power_up = "low";
defparam \wren~I .input_register_mode = "none";
defparam \wren~I .input_sync_reset = "none";
defparam \wren~I .oe_async_reset = "none";
defparam \wren~I .oe_power_up = "low";
defparam \wren~I .oe_register_mode = "none";
defparam \wren~I .oe_sync_reset = "none";
defparam \wren~I .operation_mode = "input";
defparam \wren~I .output_async_reset = "none";
defparam \wren~I .output_power_up = "low";
defparam \wren~I .output_register_mode = "none";
defparam \wren~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[4]));
// synopsys translate_off
defparam \address[4]~I .input_async_reset = "none";
defparam \address[4]~I .input_power_up = "low";
defparam \address[4]~I .input_register_mode = "none";
defparam \address[4]~I .input_sync_reset = "none";
defparam \address[4]~I .oe_async_reset = "none";
defparam \address[4]~I .oe_power_up = "low";
defparam \address[4]~I .oe_register_mode = "none";
defparam \address[4]~I .oe_sync_reset = "none";
defparam \address[4]~I .operation_mode = "input";
defparam \address[4]~I .output_async_reset = "none";
defparam \address[4]~I .output_power_up = "low";
defparam \address[4]~I .output_register_mode = "none";
defparam \address[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[2]));
// synopsys translate_off
defparam \address[2]~I .input_async_reset = "none";
defparam \address[2]~I .input_power_up = "low";
defparam \address[2]~I .input_register_mode = "none";
defparam \address[2]~I .input_sync_reset = "none";
defparam \address[2]~I .oe_async_reset = "none";
defparam \address[2]~I .oe_power_up = "low";
defparam \address[2]~I .oe_register_mode = "none";
defparam \address[2]~I .oe_sync_reset = "none";
defparam \address[2]~I .operation_mode = "input";
defparam \address[2]~I .output_async_reset = "none";
defparam \address[2]~I .output_power_up = "low";
defparam \address[2]~I .output_register_mode = "none";
defparam \address[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneii_lcell_comb \mem~48 (
// Equation(s):
// \mem~48_combout  = (!\address~combout [2] & !\address~combout [3])

	.dataa(vcc),
	.datab(\address~combout [2]),
	.datac(vcc),
	.datad(\address~combout [3]),
	.cin(gnd),
	.combout(\mem~48_combout ),
	.cout());
// synopsys translate_off
defparam \mem~48 .lut_mask = 16'h0033;
defparam \mem~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
cycloneii_lcell_comb \cache[6][8]~62 (
// Equation(s):
// \cache[6][8]~62_combout  = (\wren~combout  & (\always0~5_combout )) # (!\wren~combout  & (!\always0~5_combout  & (\always0~3_combout  & !\Mux8~1_combout )))

	.dataa(\wren~combout ),
	.datab(\always0~5_combout ),
	.datac(\always0~3_combout ),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\cache[6][8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][8]~62 .lut_mask = 16'h8898;
defparam \cache[6][8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[1]));
// synopsys translate_off
defparam \address[1]~I .input_async_reset = "none";
defparam \address[1]~I .input_power_up = "low";
defparam \address[1]~I .input_register_mode = "none";
defparam \address[1]~I .input_sync_reset = "none";
defparam \address[1]~I .oe_async_reset = "none";
defparam \address[1]~I .oe_power_up = "low";
defparam \address[1]~I .oe_register_mode = "none";
defparam \address[1]~I .oe_sync_reset = "none";
defparam \address[1]~I .operation_mode = "input";
defparam \address[1]~I .output_async_reset = "none";
defparam \address[1]~I .output_power_up = "low";
defparam \address[1]~I .output_register_mode = "none";
defparam \address[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneii_lcell_comb \cache[6][8]~63 (
// Equation(s):
// \cache[6][8]~63_combout  = (\cache[6][8]~regout ) # ((\address~combout [0] & (\cache[6][8]~62_combout  & \address~combout [1])))

	.dataa(\address~combout [0]),
	.datab(\cache[6][8]~62_combout ),
	.datac(\cache[6][8]~regout ),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\cache[6][8]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][8]~63 .lut_mask = 16'hF8F0;
defparam \cache[6][8]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N25
cycloneii_lcell_ff \cache[6][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[6][8]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][8]~regout ));

// Location: LCCOMB_X46_Y33_N14
cycloneii_lcell_comb \cache[4][8]~64 (
// Equation(s):
// \cache[4][8]~64_combout  = (\cache[4][8]~regout ) # ((!\address~combout [0] & (\cache[6][8]~62_combout  & \address~combout [1])))

	.dataa(\address~combout [0]),
	.datab(\cache[6][8]~62_combout ),
	.datac(\cache[4][8]~regout ),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\cache[4][8]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][8]~64 .lut_mask = 16'hF4F0;
defparam \cache[4][8]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N15
cycloneii_lcell_ff \cache[4][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[4][8]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][8]~regout ));

// Location: LCCOMB_X46_Y33_N0
cycloneii_lcell_comb \cache[0][8]~65 (
// Equation(s):
// \cache[0][8]~65_combout  = (\cache[0][8]~regout ) # ((!\address~combout [0] & (\cache[6][8]~62_combout  & !\address~combout [1])))

	.dataa(\address~combout [0]),
	.datab(\cache[6][8]~62_combout ),
	.datac(\cache[0][8]~regout ),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\cache[0][8]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][8]~65 .lut_mask = 16'hF0F4;
defparam \cache[0][8]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N1
cycloneii_lcell_ff \cache[0][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[0][8]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][8]~regout ));

// Location: LCCOMB_X46_Y33_N10
cycloneii_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\address~combout [1] & ((\address~combout [0]) # ((\cache[4][8]~regout )))) # (!\address~combout [1] & (!\address~combout [0] & ((\cache[0][8]~regout ))))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[4][8]~regout ),
	.datad(\cache[0][8]~regout ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hB9A8;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneii_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (\mem~48_combout  & ((\address~combout [0] & ((\cache[6][8]~regout ) # (!\Mux4~1_combout ))) # (!\address~combout [0] & ((\Mux4~1_combout )))))

	.dataa(\address~combout [0]),
	.datab(\mem~48_combout ),
	.datac(\cache[6][8]~regout ),
	.datad(\Mux4~1_combout ),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'hC488;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneii_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (\always0~4_combout  & (\address~combout [4] $ (((\address~combout [1]) # (\address~combout [0])))))

	.dataa(\address~combout [1]),
	.datab(\address~combout [4]),
	.datac(\address~combout [0]),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'h3600;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
cycloneii_lcell_comb \cache[4][7]~41 (
// Equation(s):
// \cache[4][7]~41_combout  = (\always0~5_combout ) # ((\always0~3_combout  & (!\wren~combout  & !\Mux8~1_combout )))

	.dataa(\always0~3_combout ),
	.datab(\wren~combout ),
	.datac(\always0~5_combout ),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\cache[4][7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][7]~41 .lut_mask = 16'hF0F2;
defparam \cache[4][7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
cycloneii_lcell_comb \valid~0 (
// Equation(s):
// \valid~0_combout  = (\always0~5_combout ) # ((!\always0~3_combout ) # (!\wren~combout ))

	.dataa(vcc),
	.datab(\always0~5_combout ),
	.datac(\wren~combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \valid~0 .lut_mask = 16'hCFFF;
defparam \valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
cycloneii_lcell_comb \cache[6][7]~45 (
// Equation(s):
// \cache[6][7]~45_combout  = (\via2~0_combout  & ((\valid~0_combout  & (\cache[4][7]~41_combout )) # (!\valid~0_combout  & ((\cache[6][7]~regout ))))) # (!\via2~0_combout  & (((\cache[6][7]~regout ))))

	.dataa(\via2~0_combout ),
	.datab(\cache[4][7]~41_combout ),
	.datac(\cache[6][7]~regout ),
	.datad(\valid~0_combout ),
	.cin(gnd),
	.combout(\cache[6][7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][7]~45 .lut_mask = 16'hD8F0;
defparam \cache[6][7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N21
cycloneii_lcell_ff \cache[6][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[6][7]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][7]~regout ));

// Location: LCCOMB_X43_Y32_N4
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\address~combout [1]) # (\address~combout [0])

	.dataa(\address~combout [1]),
	.datab(vcc),
	.datac(\address~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hFAFA;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneii_lcell_comb \cache[0][7]~44 (
// Equation(s):
// \cache[0][7]~44_combout  = (\valid~0_combout  & ((\Mux5~0_combout  & (\cache[0][7]~regout )) # (!\Mux5~0_combout  & ((\cache[4][7]~41_combout ))))) # (!\valid~0_combout  & (((\cache[0][7]~regout ))))

	.dataa(\valid~0_combout ),
	.datab(\Mux5~0_combout ),
	.datac(\cache[0][7]~regout ),
	.datad(\cache[4][7]~41_combout ),
	.cin(gnd),
	.combout(\cache[0][7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][7]~44 .lut_mask = 16'hF2D0;
defparam \cache[0][7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N17
cycloneii_lcell_ff \cache[0][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[0][7]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][7]~regout ));

// Location: LCCOMB_X43_Y32_N14
cycloneii_lcell_comb \via2~1 (
// Equation(s):
// \via2~1_combout  = (\address~combout [1] & !\address~combout [0])

	.dataa(\address~combout [1]),
	.datab(vcc),
	.datac(\address~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\via2~1_combout ),
	.cout());
// synopsys translate_off
defparam \via2~1 .lut_mask = 16'h0A0A;
defparam \via2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
cycloneii_lcell_comb \cache[4][7]~43 (
// Equation(s):
// \cache[4][7]~43_combout  = (\valid~0_combout  & ((\via2~1_combout  & ((\cache[4][7]~41_combout ))) # (!\via2~1_combout  & (\cache[4][7]~regout )))) # (!\valid~0_combout  & (((\cache[4][7]~regout ))))

	.dataa(\valid~0_combout ),
	.datab(\via2~1_combout ),
	.datac(\cache[4][7]~regout ),
	.datad(\cache[4][7]~41_combout ),
	.cin(gnd),
	.combout(\cache[4][7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][7]~43 .lut_mask = 16'hF870;
defparam \cache[4][7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N7
cycloneii_lcell_ff \cache[4][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[4][7]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][7]~regout ));

// Location: LCCOMB_X43_Y32_N22
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\address~combout [1] & ((\address~combout [0]) # ((\cache[4][7]~regout )))) # (!\address~combout [1] & (!\address~combout [0] & (\cache[0][7]~regout )))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[0][7]~regout ),
	.datad(\cache[4][7]~regout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hBA98;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneii_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\address~combout [0] & ((\Mux8~0_combout  & ((\cache[6][7]~regout ))) # (!\Mux8~0_combout  & (\cache[2][7]~regout )))) # (!\address~combout [0] & (((\Mux8~0_combout ))))

	.dataa(\cache[2][7]~regout ),
	.datab(\address~combout [0]),
	.datac(\cache[6][7]~regout ),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hF388;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N24
cycloneii_lcell_comb \cache[7][8]~31 (
// Equation(s):
// \cache[7][8]~31_combout  = (\always0~5_combout ) # ((\wren~combout  & ((\always0~3_combout ))) # (!\wren~combout  & ((!\always0~3_combout ) # (!\Mux8~1_combout ))))

	.dataa(\wren~combout ),
	.datab(\Mux8~1_combout ),
	.datac(\always0~3_combout ),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\cache[7][8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][8]~31 .lut_mask = 16'hFFB5;
defparam \cache[7][8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
cycloneii_lcell_comb \cache[7][8]~60 (
// Equation(s):
// \cache[7][8]~60_combout  = (\cache[7][8]~regout ) # ((\address~combout [1] & (\address~combout [0] & !\cache[7][8]~31_combout )))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[7][8]~regout ),
	.datad(\cache[7][8]~31_combout ),
	.cin(gnd),
	.combout(\cache[7][8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][8]~60 .lut_mask = 16'hF0F8;
defparam \cache[7][8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N5
cycloneii_lcell_ff \cache[7][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[7][8]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][8]~regout ));

// Location: LCCOMB_X45_Y32_N30
cycloneii_lcell_comb \cache[5][8]~61 (
// Equation(s):
// \cache[5][8]~61_combout  = (\cache[5][8]~regout ) # ((\address~combout [1] & (!\address~combout [0] & !\cache[7][8]~31_combout )))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[5][8]~regout ),
	.datad(\cache[7][8]~31_combout ),
	.cin(gnd),
	.combout(\cache[5][8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][8]~61 .lut_mask = 16'hF0F2;
defparam \cache[5][8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N31
cycloneii_lcell_ff \cache[5][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[5][8]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][8]~regout ));

// Location: LCCOMB_X45_Y32_N28
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ((\address~combout [0] & (\cache[7][8]~regout )) # (!\address~combout [0] & ((\cache[5][8]~regout )))) # (!\address~combout [1])

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[7][8]~regout ),
	.datad(\cache[5][8]~regout ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hF7D5;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
cycloneii_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\always0~2_combout ) # ((\address~combout [3]) # (!\Mux4~0_combout ))

	.dataa(\always0~2_combout ),
	.datab(vcc),
	.datac(\address~combout [3]),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'hFAFF;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
cycloneii_lcell_comb \writeBack~0 (
// Equation(s):
// \writeBack~0_combout  = ((\always0~4_combout  & (\address~combout [4] $ (\Mux5~0_combout )))) # (!\always0~3_combout )

	.dataa(\address~combout [4]),
	.datab(\always0~3_combout ),
	.datac(\Mux5~0_combout ),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\writeBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \writeBack~0 .lut_mask = 16'h7B33;
defparam \writeBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N25
cycloneii_lcell_ff \hit~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\writeBack~0_combout ),
	.aclr(gnd),
	.sclr(\wren~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hit~reg0_regout ));

// Location: LCCOMB_X43_Y32_N0
cycloneii_lcell_comb \valid~reg0feeder (
// Equation(s):
// \valid~reg0feeder_combout  = \valid~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\valid~0_combout ),
	.cin(gnd),
	.combout(\valid~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \valid~reg0feeder .lut_mask = 16'hFF00;
defparam \valid~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N1
cycloneii_lcell_ff \valid~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\valid~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\valid~reg0_regout ));

// Location: LCFF_X43_Y32_N11
cycloneii_lcell_ff \LRU~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\valid~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LRU~reg0_regout ));

// Location: LCCOMB_X43_Y32_N24
cycloneii_lcell_comb \via2~0 (
// Equation(s):
// \via2~0_combout  = (\address~combout [1] & \address~combout [0])

	.dataa(\address~combout [1]),
	.datab(vcc),
	.datac(\address~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\via2~0_combout ),
	.cout());
// synopsys translate_off
defparam \via2~0 .lut_mask = 16'hA0A0;
defparam \via2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N30
cycloneii_lcell_comb \cache[7][6]~40 (
// Equation(s):
// \cache[7][6]~40_combout  = (\cache[7][8]~31_combout  & (((\cache[7][6]~regout )))) # (!\cache[7][8]~31_combout  & ((\via2~0_combout  & ((\wren~combout ))) # (!\via2~0_combout  & (\cache[7][6]~regout ))))

	.dataa(\cache[7][8]~31_combout ),
	.datab(\via2~0_combout ),
	.datac(\cache[7][6]~regout ),
	.datad(\wren~combout ),
	.cin(gnd),
	.combout(\cache[7][6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][6]~40 .lut_mask = 16'hF4B0;
defparam \cache[7][6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N31
cycloneii_lcell_ff \cache[7][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[7][6]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][6]~regout ));

// Location: LCCOMB_X47_Y32_N8
cycloneii_lcell_comb \via2~2 (
// Equation(s):
// \via2~2_combout  = (\address~combout [0] & !\address~combout [1])

	.dataa(vcc),
	.datab(\address~combout [0]),
	.datac(\address~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\via2~2_combout ),
	.cout());
// synopsys translate_off
defparam \via2~2 .lut_mask = 16'h0C0C;
defparam \via2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N4
cycloneii_lcell_comb \cache[3][6]~37 (
// Equation(s):
// \cache[3][6]~37_combout  = (\cache[7][8]~31_combout  & (((\cache[3][6]~regout )))) # (!\cache[7][8]~31_combout  & ((\via2~2_combout  & (\wren~combout )) # (!\via2~2_combout  & ((\cache[3][6]~regout )))))

	.dataa(\cache[7][8]~31_combout ),
	.datab(\wren~combout ),
	.datac(\cache[3][6]~regout ),
	.datad(\via2~2_combout ),
	.cin(gnd),
	.combout(\cache[3][6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][6]~37 .lut_mask = 16'hE4F0;
defparam \cache[3][6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N5
cycloneii_lcell_ff \cache[3][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[3][6]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][6]~regout ));

// Location: LCCOMB_X43_Y32_N8
cycloneii_lcell_comb \cache[1][6]~39 (
// Equation(s):
// \cache[1][6]~39_combout  = (\Mux5~0_combout  & (((\cache[1][6]~regout )))) # (!\Mux5~0_combout  & ((\cache[7][8]~31_combout  & ((\cache[1][6]~regout ))) # (!\cache[7][8]~31_combout  & (\wren~combout ))))

	.dataa(\Mux5~0_combout ),
	.datab(\wren~combout ),
	.datac(\cache[1][6]~regout ),
	.datad(\cache[7][8]~31_combout ),
	.cin(gnd),
	.combout(\cache[1][6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][6]~39 .lut_mask = 16'hF0E4;
defparam \cache[1][6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N9
cycloneii_lcell_ff \cache[1][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[1][6]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][6]~regout ));

// Location: LCCOMB_X43_Y32_N30
cycloneii_lcell_comb \cache[5][6]~38 (
// Equation(s):
// \cache[5][6]~38_combout  = (\via2~1_combout  & ((\cache[7][8]~31_combout  & ((\cache[5][6]~regout ))) # (!\cache[7][8]~31_combout  & (\wren~combout )))) # (!\via2~1_combout  & (((\cache[5][6]~regout ))))

	.dataa(\via2~1_combout ),
	.datab(\wren~combout ),
	.datac(\cache[5][6]~regout ),
	.datad(\cache[7][8]~31_combout ),
	.cin(gnd),
	.combout(\cache[5][6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][6]~38 .lut_mask = 16'hF0D8;
defparam \cache[5][6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N31
cycloneii_lcell_ff \cache[5][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[5][6]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][6]~regout ));

// Location: LCCOMB_X43_Y32_N26
cycloneii_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\address~combout [1] & ((\address~combout [0]) # ((!\cache[5][6]~regout )))) # (!\address~combout [1] & (!\address~combout [0] & (!\cache[1][6]~regout )))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[1][6]~regout ),
	.datad(\cache[5][6]~regout ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'h89AB;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N28
cycloneii_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\address~combout [0] & ((\Mux7~2_combout  & (!\cache[7][6]~regout )) # (!\Mux7~2_combout  & ((!\cache[3][6]~regout ))))) # (!\address~combout [0] & (((\Mux7~2_combout ))))

	.dataa(\address~combout [0]),
	.datab(\cache[7][6]~regout ),
	.datac(\cache[3][6]~regout ),
	.datad(\Mux7~2_combout ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'h770A;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
cycloneii_lcell_comb \varEndMem~11 (
// Equation(s):
// \varEndMem~11_combout  = (!\always0~2_combout  & (\Mux4~0_combout  & (!\address~combout [3] & !\Mux7~3_combout )))

	.dataa(\always0~2_combout ),
	.datab(\Mux4~0_combout ),
	.datac(\address~combout [3]),
	.datad(\Mux7~3_combout ),
	.cin(gnd),
	.combout(\varEndMem~11_combout ),
	.cout());
// synopsys translate_off
defparam \varEndMem~11 .lut_mask = 16'h0004;
defparam \varEndMem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N6
cycloneii_lcell_comb \cache[2][6]~32 (
// Equation(s):
// \cache[2][6]~32_combout  = (\always0~5_combout  & (((\wren~combout )))) # (!\always0~5_combout  & (!\Mux8~1_combout  & (!\wren~combout  & \always0~3_combout )))

	.dataa(\always0~5_combout ),
	.datab(\Mux8~1_combout ),
	.datac(\wren~combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache[2][6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][6]~32 .lut_mask = 16'hA1A0;
defparam \cache[2][6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
cycloneii_lcell_comb \cache[2][6]~33 (
// Equation(s):
// \cache[2][6]~33_combout  = (\via2~2_combout  & ((\cache[2][6]~32_combout  & (\wren~combout )) # (!\cache[2][6]~32_combout  & ((\cache[2][6]~regout ))))) # (!\via2~2_combout  & (((\cache[2][6]~regout ))))

	.dataa(\wren~combout ),
	.datab(\via2~2_combout ),
	.datac(\cache[2][6]~regout ),
	.datad(\cache[2][6]~32_combout ),
	.cin(gnd),
	.combout(\cache[2][6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][6]~33 .lut_mask = 16'hB8F0;
defparam \cache[2][6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N31
cycloneii_lcell_ff \cache[2][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[2][6]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][6]~regout ));

// Location: LCCOMB_X47_Y32_N10
cycloneii_lcell_comb \cache[6][6]~36 (
// Equation(s):
// \cache[6][6]~36_combout  = (\via2~0_combout  & ((\cache[2][6]~32_combout  & (\wren~combout )) # (!\cache[2][6]~32_combout  & ((\cache[6][6]~regout ))))) # (!\via2~0_combout  & (((\cache[6][6]~regout ))))

	.dataa(\via2~0_combout ),
	.datab(\wren~combout ),
	.datac(\cache[6][6]~regout ),
	.datad(\cache[2][6]~32_combout ),
	.cin(gnd),
	.combout(\cache[6][6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][6]~36 .lut_mask = 16'hD8F0;
defparam \cache[6][6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N11
cycloneii_lcell_ff \cache[6][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[6][6]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][6]~regout ));

// Location: LCCOMB_X47_Y32_N4
cycloneii_lcell_comb \cache[4][6]~34 (
// Equation(s):
// \cache[4][6]~34_combout  = (\via2~1_combout  & ((\cache[2][6]~32_combout  & (\wren~combout )) # (!\cache[2][6]~32_combout  & ((\cache[4][6]~regout ))))) # (!\via2~1_combout  & (((\cache[4][6]~regout ))))

	.dataa(\via2~1_combout ),
	.datab(\wren~combout ),
	.datac(\cache[4][6]~regout ),
	.datad(\cache[2][6]~32_combout ),
	.cin(gnd),
	.combout(\cache[4][6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][6]~34 .lut_mask = 16'hD8F0;
defparam \cache[4][6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N5
cycloneii_lcell_ff \cache[4][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[4][6]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][6]~regout ));

// Location: LCCOMB_X47_Y32_N18
cycloneii_lcell_comb \cache[0][6]~35 (
// Equation(s):
// \cache[0][6]~35_combout  = (\Mux5~0_combout  & (((\cache[0][6]~regout )))) # (!\Mux5~0_combout  & ((\cache[2][6]~32_combout  & (\wren~combout )) # (!\cache[2][6]~32_combout  & ((\cache[0][6]~regout )))))

	.dataa(\wren~combout ),
	.datab(\Mux5~0_combout ),
	.datac(\cache[0][6]~regout ),
	.datad(\cache[2][6]~32_combout ),
	.cin(gnd),
	.combout(\cache[0][6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][6]~35 .lut_mask = 16'hE2F0;
defparam \cache[0][6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N19
cycloneii_lcell_ff \cache[0][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[0][6]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][6]~regout ));

// Location: LCCOMB_X47_Y32_N24
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & (!\cache[4][6]~regout )) # (!\address~combout [1] & ((!\cache[0][6]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[4][6]~regout ),
	.datad(\cache[0][6]~regout ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'h8C9D;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
cycloneii_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\address~combout [0] & ((\Mux7~0_combout  & ((!\cache[6][6]~regout ))) # (!\Mux7~0_combout  & (!\cache[2][6]~regout )))) # (!\address~combout [0] & (((\Mux7~0_combout ))))

	.dataa(\address~combout [0]),
	.datab(\cache[2][6]~regout ),
	.datac(\cache[6][6]~regout ),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'h5F22;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
cycloneii_lcell_comb \varEndMem~4 (
// Equation(s):
// \varEndMem~4_combout  = (\always0~5_combout  & ((\Mux7~1_combout ))) # (!\always0~5_combout  & (!\varEndMem~11_combout ))

	.dataa(\always0~5_combout ),
	.datab(\varEndMem~11_combout ),
	.datac(vcc),
	.datad(\Mux7~1_combout ),
	.cin(gnd),
	.combout(\varEndMem~4_combout ),
	.cout());
// synopsys translate_off
defparam \varEndMem~4 .lut_mask = 16'hBB11;
defparam \varEndMem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
cycloneii_lcell_comb \dirty~0 (
// Equation(s):
// \dirty~0_combout  = ((\wren~combout  & ((\always0~5_combout ) # (!\always0~3_combout )))) # (!\varEndMem~4_combout )

	.dataa(\wren~combout ),
	.datab(\always0~3_combout ),
	.datac(\always0~5_combout ),
	.datad(\varEndMem~4_combout ),
	.cin(gnd),
	.combout(\dirty~0_combout ),
	.cout());
// synopsys translate_off
defparam \dirty~0 .lut_mask = 16'hA2FF;
defparam \dirty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N13
cycloneii_lcell_ff \dirty~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dirty~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dirty~reg0_regout ));

// Location: LCCOMB_X45_Y32_N24
cycloneii_lcell_comb \writeBack~2 (
// Equation(s):
// \writeBack~2_combout  = (!\writeBack~0_combout  & ((\Mux8~1_combout  & ((!\Mux7~3_combout ))) # (!\Mux8~1_combout  & (!\Mux7~1_combout ))))

	.dataa(\Mux7~1_combout ),
	.datab(\Mux8~1_combout ),
	.datac(\writeBack~0_combout ),
	.datad(\Mux7~3_combout ),
	.cin(gnd),
	.combout(\writeBack~2_combout ),
	.cout());
// synopsys translate_off
defparam \writeBack~2 .lut_mask = 16'h010D;
defparam \writeBack~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
cycloneii_lcell_comb \writeBack~1 (
// Equation(s):
// \writeBack~1_combout  = (\wren~combout  & ((\always0~5_combout  & (!\Mux7~1_combout )) # (!\always0~5_combout  & ((\varEndMem~11_combout )))))

	.dataa(\Mux7~1_combout ),
	.datab(\wren~combout ),
	.datac(\varEndMem~11_combout ),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\writeBack~1_combout ),
	.cout());
// synopsys translate_off
defparam \writeBack~1 .lut_mask = 16'h44C0;
defparam \writeBack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
cycloneii_lcell_comb \writeBack~3 (
// Equation(s):
// \writeBack~3_combout  = (\writeBack~1_combout ) # ((!\wren~combout  & \writeBack~2_combout ))

	.dataa(\wren~combout ),
	.datab(vcc),
	.datac(\writeBack~2_combout ),
	.datad(\writeBack~1_combout ),
	.cin(gnd),
	.combout(\writeBack~3_combout ),
	.cout());
// synopsys translate_off
defparam \writeBack~3 .lut_mask = 16'hFF50;
defparam \writeBack~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N19
cycloneii_lcell_ff \writeBack~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\writeBack~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\writeBack~reg0_regout ));

// Location: LCCOMB_X44_Y32_N20
cycloneii_lcell_comb \tag~2 (
// Equation(s):
// \tag~2_combout  = (!\address~combout [1] & (!\always0~5_combout  & ((\cache[6][8]~30_combout ) # (!\always0~3_combout ))))

	.dataa(\cache[6][8]~30_combout ),
	.datab(\address~combout [1]),
	.datac(\always0~3_combout ),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\tag~2_combout ),
	.cout());
// synopsys translate_off
defparam \tag~2 .lut_mask = 16'h0023;
defparam \tag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N21
cycloneii_lcell_ff \tag[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tag~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tag[0]~reg0_regout ));

// Location: LCCOMB_X45_Y32_N8
cycloneii_lcell_comb \mem~49 (
// Equation(s):
// \mem~49_combout  = (\wren~combout  & ((\Mux5~0_combout  $ (!\address~combout [4])) # (!\always0~4_combout )))

	.dataa(\wren~combout ),
	.datab(\Mux5~0_combout ),
	.datac(\address~combout [4]),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\mem~49_combout ),
	.cout());
// synopsys translate_off
defparam \mem~49 .lut_mask = 16'h82AA;
defparam \mem~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N26
cycloneii_lcell_comb \tag~3 (
// Equation(s):
// \tag~3_combout  = (!\address~combout [1] & (!\address~combout [0] & ((!\mem~49_combout ) # (!\always0~3_combout ))))

	.dataa(\always0~3_combout ),
	.datab(\address~combout [1]),
	.datac(\mem~49_combout ),
	.datad(\address~combout [0]),
	.cin(gnd),
	.combout(\tag~3_combout ),
	.cout());
// synopsys translate_off
defparam \tag~3 .lut_mask = 16'h0013;
defparam \tag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N27
cycloneii_lcell_ff \tag[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tag~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tag[2]~reg0_regout ));

// Location: LCCOMB_X46_Y31_N28
cycloneii_lcell_comb \cache[3][0]~76 (
// Equation(s):
// \cache[3][0]~76_combout  = !\cache~48_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache~48_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[3][0]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][0]~76 .lut_mask = 16'h0F0F;
defparam \cache[3][0]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N2
cycloneii_lcell_comb \cache[7][2]~49 (
// Equation(s):
// \cache[7][2]~49_combout  = (!\always0~5_combout  & ((\wren~combout  & ((!\always0~3_combout ))) # (!\wren~combout  & (\Mux8~1_combout  & \always0~3_combout ))))

	.dataa(\wren~combout ),
	.datab(\always0~5_combout ),
	.datac(\Mux8~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache[7][2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][2]~49 .lut_mask = 16'h1022;
defparam \cache[7][2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
cycloneii_lcell_comb \cache[3][1]~70 (
// Equation(s):
// \cache[3][1]~70_combout  = (!\address~combout [1] & (\address~combout [0] & \cache[7][2]~49_combout ))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\cache[7][2]~49_combout ),
	.cin(gnd),
	.combout(\cache[3][1]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][1]~70 .lut_mask = 16'h3000;
defparam \cache[3][1]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y31_N29
cycloneii_lcell_ff \cache[3][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[3][0]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[3][1]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][0]~regout ));

// Location: LCCOMB_X46_Y33_N12
cycloneii_lcell_comb \cache[7][2]~73 (
// Equation(s):
// \cache[7][2]~73_combout  = (\address~combout [1] & (\address~combout [0] & \cache[7][2]~49_combout ))

	.dataa(\address~combout [1]),
	.datab(vcc),
	.datac(\address~combout [0]),
	.datad(\cache[7][2]~49_combout ),
	.cin(gnd),
	.combout(\cache[7][2]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][2]~73 .lut_mask = 16'hA000;
defparam \cache[7][2]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y31_N23
cycloneii_lcell_ff \cache[7][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[7][2]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][0]~regout ));

// Location: LCCOMB_X47_Y33_N10
cycloneii_lcell_comb \cache[1][1]~72 (
// Equation(s):
// \cache[1][1]~72_combout  = (!\address~combout [1] & (!\address~combout [0] & \cache[7][2]~49_combout ))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\cache[7][2]~49_combout ),
	.cin(gnd),
	.combout(\cache[1][1]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][1]~72 .lut_mask = 16'h0300;
defparam \cache[1][1]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N7
cycloneii_lcell_ff \cache[1][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[1][1]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][0]~regout ));

// Location: LCCOMB_X47_Y33_N8
cycloneii_lcell_comb \cache[5][2]~71 (
// Equation(s):
// \cache[5][2]~71_combout  = (\address~combout [1] & (!\address~combout [0] & \cache[7][2]~49_combout ))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\cache[7][2]~49_combout ),
	.cin(gnd),
	.combout(\cache[5][2]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][2]~71 .lut_mask = 16'h0C00;
defparam \cache[5][2]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N13
cycloneii_lcell_ff \cache[5][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[5][2]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][0]~regout ));

// Location: LCCOMB_X47_Y33_N6
cycloneii_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & ((\cache[5][0]~regout ))) # (!\address~combout [1] & (\cache[1][0]~regout ))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[1][0]~regout ),
	.datad(\cache[5][0]~regout ),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hDC98;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
cycloneii_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (\address~combout [0] & ((\Mux15~2_combout  & ((\cache[7][0]~regout ))) # (!\Mux15~2_combout  & (!\cache[3][0]~regout )))) # (!\address~combout [0] & (((\Mux15~2_combout ))))

	.dataa(\address~combout [0]),
	.datab(\cache[3][0]~regout ),
	.datac(\cache[7][0]~regout ),
	.datad(\Mux15~2_combout ),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'hF522;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
cycloneii_lcell_comb \mem~63 (
// Equation(s):
// \mem~63_combout  = (\wren~combout  & ((\always0~5_combout  & (\Mux15~1_combout )) # (!\always0~5_combout  & ((\Mux15~3_combout )))))

	.dataa(\Mux15~1_combout ),
	.datab(\always0~5_combout ),
	.datac(\wren~combout ),
	.datad(\Mux15~3_combout ),
	.cin(gnd),
	.combout(\mem~63_combout ),
	.cout());
// synopsys translate_off
defparam \mem~63 .lut_mask = 16'hB080;
defparam \mem~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N11
cycloneii_lcell_ff \varDadoWriteBack[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\varDadoWriteBack~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varDadoWriteBack[0]));

// Location: LCCOMB_X46_Y32_N10
cycloneii_lcell_comb \varDadoWriteBack~1 (
// Equation(s):
// \varDadoWriteBack~1_combout  = (\writeBack~2_combout  & (\varDadoWriteBack~0_combout )) # (!\writeBack~2_combout  & ((varDadoWriteBack[0])))

	.dataa(\varDadoWriteBack~0_combout ),
	.datab(vcc),
	.datac(varDadoWriteBack[0]),
	.datad(\writeBack~2_combout ),
	.cin(gnd),
	.combout(\varDadoWriteBack~1_combout ),
	.cout());
// synopsys translate_off
defparam \varDadoWriteBack~1 .lut_mask = 16'hAAF0;
defparam \varDadoWriteBack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
cycloneii_lcell_comb \mem~64 (
// Equation(s):
// \mem~64_combout  = (\mem~63_combout ) # ((!\wren~combout  & \varDadoWriteBack~1_combout ))

	.dataa(\wren~combout ),
	.datab(vcc),
	.datac(\mem~63_combout ),
	.datad(\varDadoWriteBack~1_combout ),
	.cin(gnd),
	.combout(\mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \mem~64 .lut_mask = 16'hF5F0;
defparam \mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
cycloneii_lcell_comb \varEndMem[1]~7 (
// Equation(s):
// \varEndMem[1]~7_combout  = ((\always0~5_combout  & ((!\Mux7~1_combout ))) # (!\always0~5_combout  & (\varEndMem~11_combout ))) # (!\wren~combout )

	.dataa(\wren~combout ),
	.datab(\varEndMem~11_combout ),
	.datac(\Mux7~1_combout ),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\varEndMem[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \varEndMem[1]~7 .lut_mask = 16'h5FDD;
defparam \varEndMem[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N1
cycloneii_lcell_ff \varEndMem[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\varEndMem[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varEndMem[1]));

// Location: LCCOMB_X45_Y32_N0
cycloneii_lcell_comb \mem~67 (
// Equation(s):
// \mem~67_combout  = (\wren~combout  & (\address~combout [1])) # (!\wren~combout  & ((\writeBack~0_combout  & ((varEndMem[1]))) # (!\writeBack~0_combout  & (\address~combout [1]))))

	.dataa(\wren~combout ),
	.datab(\address~combout [1]),
	.datac(varEndMem[1]),
	.datad(\writeBack~0_combout ),
	.cin(gnd),
	.combout(\mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \mem~67 .lut_mask = 16'hD8CC;
defparam \mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N14
cycloneii_lcell_comb \varEndMem~6 (
// Equation(s):
// \varEndMem~6_combout  = (!\wren~combout  & (\Mux8~1_combout  & !\writeBack~0_combout ))

	.dataa(\wren~combout ),
	.datab(\Mux8~1_combout ),
	.datac(\writeBack~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\varEndMem~6_combout ),
	.cout());
// synopsys translate_off
defparam \varEndMem~6 .lut_mask = 16'h0404;
defparam \varEndMem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N8
cycloneii_lcell_comb \varEndMem[2]~8 (
// Equation(s):
// \varEndMem[2]~8_combout  = (!\address~combout [1] & ((\wren~combout  & ((!\always0~3_combout ))) # (!\wren~combout  & (\Mux8~1_combout ))))

	.dataa(\wren~combout ),
	.datab(\Mux8~1_combout ),
	.datac(\always0~3_combout ),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\varEndMem[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \varEndMem[2]~8 .lut_mask = 16'h004E;
defparam \varEndMem[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N6
cycloneii_lcell_comb \varEndMem[2]~9 (
// Equation(s):
// \varEndMem[2]~9_combout  = (\varEndMem~5_combout ) # ((\varEndMem[2]~8_combout  & ((\wren~combout ) # (!\writeBack~0_combout ))))

	.dataa(\wren~combout ),
	.datab(\writeBack~0_combout ),
	.datac(\varEndMem[2]~8_combout ),
	.datad(\varEndMem~5_combout ),
	.cin(gnd),
	.combout(\varEndMem[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \varEndMem[2]~9 .lut_mask = 16'hFFB0;
defparam \varEndMem[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N2
cycloneii_lcell_comb \varEndMem[2]~10 (
// Equation(s):
// \varEndMem[2]~10_combout  = (\varEndMem~4_combout  & ((\wren~combout  & (varEndMem[2])) # (!\wren~combout  & ((\varEndMem[2]~9_combout ))))) # (!\varEndMem~4_combout  & (((\varEndMem[2]~9_combout ))))

	.dataa(\varEndMem~4_combout ),
	.datab(\wren~combout ),
	.datac(varEndMem[2]),
	.datad(\varEndMem[2]~9_combout ),
	.cin(gnd),
	.combout(\varEndMem[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \varEndMem[2]~10 .lut_mask = 16'hF780;
defparam \varEndMem[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N3
cycloneii_lcell_ff \varEndMem[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\varEndMem[2]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varEndMem[2]));

// Location: LCCOMB_X45_Y33_N20
cycloneii_lcell_comb \varEndMem~12 (
// Equation(s):
// \varEndMem~12_combout  = (\always0~4_combout  & (\address~combout [4] $ (((\address~combout [1]) # (\address~combout [0])))))

	.dataa(\address~combout [1]),
	.datab(\address~combout [4]),
	.datac(\address~combout [0]),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\varEndMem~12_combout ),
	.cout());
// synopsys translate_off
defparam \varEndMem~12 .lut_mask = 16'h3600;
defparam \varEndMem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N0
cycloneii_lcell_comb \varEndMem~5 (
// Equation(s):
// \varEndMem~5_combout  = (!\wren~combout  & (varEndMem[2] & ((\varEndMem~12_combout ) # (!\always0~3_combout ))))

	.dataa(\wren~combout ),
	.datab(varEndMem[2]),
	.datac(\always0~3_combout ),
	.datad(\varEndMem~12_combout ),
	.cin(gnd),
	.combout(\varEndMem~5_combout ),
	.cout());
// synopsys translate_off
defparam \varEndMem~5 .lut_mask = 16'h4404;
defparam \varEndMem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N16
cycloneii_lcell_comb \mem~66 (
// Equation(s):
// \mem~66_combout  = (\varEndMem~5_combout ) # ((!\address~combout [1] & ((\mem~49_combout ) # (\varEndMem~6_combout ))))

	.dataa(\address~combout [1]),
	.datab(\mem~49_combout ),
	.datac(\varEndMem~6_combout ),
	.datad(\varEndMem~5_combout ),
	.cin(gnd),
	.combout(\mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \mem~66 .lut_mask = 16'hFF54;
defparam \mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneii_lcell_comb \mem~75 (
// Equation(s):
// \mem~75_combout  = (\mem~65_combout  & (\mem~67_combout  & (\writeBack~3_combout  & !\mem~66_combout )))

	.dataa(\mem~65_combout ),
	.datab(\mem~67_combout ),
	.datac(\writeBack~3_combout ),
	.datad(\mem~66_combout ),
	.cin(gnd),
	.combout(\mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \mem~75 .lut_mask = 16'h0080;
defparam \mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N15
cycloneii_lcell_ff \mem~9 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~9_regout ));

// Location: LCCOMB_X44_Y33_N16
cycloneii_lcell_comb \mem~72 (
// Equation(s):
// \mem~72_combout  = (!\mem~65_combout  & (\mem~67_combout  & (!\mem~66_combout  & \writeBack~3_combout )))

	.dataa(\mem~65_combout ),
	.datab(\mem~67_combout ),
	.datac(\mem~66_combout ),
	.datad(\writeBack~3_combout ),
	.cin(gnd),
	.combout(\mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \mem~72 .lut_mask = 16'h0400;
defparam \mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N13
cycloneii_lcell_ff \mem~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~6_regout ));

// Location: LCCOMB_X44_Y33_N6
cycloneii_lcell_comb \mem~74 (
// Equation(s):
// \mem~74_combout  = (!\mem~65_combout  & (!\mem~67_combout  & (!\mem~66_combout  & \writeBack~3_combout )))

	.dataa(\mem~65_combout ),
	.datab(\mem~67_combout ),
	.datac(\mem~66_combout ),
	.datad(\writeBack~3_combout ),
	.cin(gnd),
	.combout(\mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \mem~74 .lut_mask = 16'h0100;
defparam \mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N11
cycloneii_lcell_ff \mem~0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~0_regout ));

// Location: LCCOMB_X45_Y33_N28
cycloneii_lcell_comb \mem~3feeder (
// Equation(s):
// \mem~3feeder_combout  = \mem~64_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem~64_combout ),
	.cin(gnd),
	.combout(\mem~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~3feeder .lut_mask = 16'hFF00;
defparam \mem~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
cycloneii_lcell_comb \mem~73 (
// Equation(s):
// \mem~73_combout  = (\mem~65_combout  & (!\mem~67_combout  & (\writeBack~3_combout  & !\mem~66_combout )))

	.dataa(\mem~65_combout ),
	.datab(\mem~67_combout ),
	.datac(\writeBack~3_combout ),
	.datad(\mem~66_combout ),
	.cin(gnd),
	.combout(\mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \mem~73 .lut_mask = 16'h0020;
defparam \mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N29
cycloneii_lcell_ff \mem~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~3feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~3_regout ));

// Location: LCCOMB_X44_Y33_N10
cycloneii_lcell_comb \mem~52 (
// Equation(s):
// \mem~52_combout  = (\address~combout [1] & (\address~combout [0])) # (!\address~combout [1] & ((\address~combout [0] & ((\mem~3_regout ))) # (!\address~combout [0] & (\mem~0_regout ))))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\mem~0_regout ),
	.datad(\mem~3_regout ),
	.cin(gnd),
	.combout(\mem~52_combout ),
	.cout());
// synopsys translate_off
defparam \mem~52 .lut_mask = 16'hDC98;
defparam \mem~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N12
cycloneii_lcell_comb \mem~53 (
// Equation(s):
// \mem~53_combout  = (\address~combout [1] & ((\mem~52_combout  & (\mem~9_regout )) # (!\mem~52_combout  & ((\mem~6_regout ))))) # (!\address~combout [1] & (((\mem~52_combout ))))

	.dataa(\address~combout [1]),
	.datab(\mem~9_regout ),
	.datac(\mem~6_regout ),
	.datad(\mem~52_combout ),
	.cin(gnd),
	.combout(\mem~53_combout ),
	.cout());
// synopsys translate_off
defparam \mem~53 .lut_mask = 16'hDDA0;
defparam \mem~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
cycloneii_lcell_comb \mem~21feeder (
// Equation(s):
// \mem~21feeder_combout  = \mem~64_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem~64_combout ),
	.cin(gnd),
	.combout(\mem~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~21feeder .lut_mask = 16'hFF00;
defparam \mem~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
cycloneii_lcell_comb \mem~71 (
// Equation(s):
// \mem~71_combout  = (\mem~65_combout  & (\mem~67_combout  & (\writeBack~3_combout  & \mem~66_combout )))

	.dataa(\mem~65_combout ),
	.datab(\mem~67_combout ),
	.datac(\writeBack~3_combout ),
	.datad(\mem~66_combout ),
	.cin(gnd),
	.combout(\mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \mem~71 .lut_mask = 16'h8000;
defparam \mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N19
cycloneii_lcell_ff \mem~21 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~21feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~21_regout ));

// Location: LCCOMB_X44_Y32_N22
cycloneii_lcell_comb \mem~68 (
// Equation(s):
// \mem~68_combout  = (\mem~65_combout  & (!\mem~67_combout  & (\mem~66_combout  & \writeBack~3_combout )))

	.dataa(\mem~65_combout ),
	.datab(\mem~67_combout ),
	.datac(\mem~66_combout ),
	.datad(\writeBack~3_combout ),
	.cin(gnd),
	.combout(\mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \mem~68 .lut_mask = 16'h2000;
defparam \mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N25
cycloneii_lcell_ff \mem~15 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~15_regout ));

// Location: LCCOMB_X44_Y31_N0
cycloneii_lcell_comb \mem~69 (
// Equation(s):
// \mem~69_combout  = (!\mem~65_combout  & (\mem~67_combout  & (\mem~66_combout  & \writeBack~3_combout )))

	.dataa(\mem~65_combout ),
	.datab(\mem~67_combout ),
	.datac(\mem~66_combout ),
	.datad(\writeBack~3_combout ),
	.cin(gnd),
	.combout(\mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \mem~69 .lut_mask = 16'h4000;
defparam \mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N3
cycloneii_lcell_ff \mem~18 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~18_regout ));

// Location: LCCOMB_X45_Y31_N28
cycloneii_lcell_comb \mem~12feeder (
// Equation(s):
// \mem~12feeder_combout  = \mem~64_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem~64_combout ),
	.cin(gnd),
	.combout(\mem~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~12feeder .lut_mask = 16'hFF00;
defparam \mem~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
cycloneii_lcell_comb \mem~70 (
// Equation(s):
// \mem~70_combout  = (!\mem~65_combout  & (!\mem~67_combout  & (\writeBack~3_combout  & \mem~66_combout )))

	.dataa(\mem~65_combout ),
	.datab(\mem~67_combout ),
	.datac(\writeBack~3_combout ),
	.datad(\mem~66_combout ),
	.cin(gnd),
	.combout(\mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \mem~70 .lut_mask = 16'h1000;
defparam \mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N29
cycloneii_lcell_ff \mem~12 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~12feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~12_regout ));

// Location: LCCOMB_X44_Y31_N2
cycloneii_lcell_comb \mem~50 (
// Equation(s):
// \mem~50_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & (\mem~18_regout )) # (!\address~combout [1] & ((\mem~12_regout )))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\mem~18_regout ),
	.datad(\mem~12_regout ),
	.cin(gnd),
	.combout(\mem~50_combout ),
	.cout());
// synopsys translate_off
defparam \mem~50 .lut_mask = 16'hD9C8;
defparam \mem~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N24
cycloneii_lcell_comb \mem~51 (
// Equation(s):
// \mem~51_combout  = (\address~combout [0] & ((\mem~50_combout  & (\mem~21_regout )) # (!\mem~50_combout  & ((\mem~15_regout ))))) # (!\address~combout [0] & (((\mem~50_combout ))))

	.dataa(\address~combout [0]),
	.datab(\mem~21_regout ),
	.datac(\mem~15_regout ),
	.datad(\mem~50_combout ),
	.cin(gnd),
	.combout(\mem~51_combout ),
	.cout());
// synopsys translate_off
defparam \mem~51 .lut_mask = 16'hDDA0;
defparam \mem~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[0]));
// synopsys translate_off
defparam \data[0]~I .input_async_reset = "none";
defparam \data[0]~I .input_power_up = "low";
defparam \data[0]~I .input_register_mode = "none";
defparam \data[0]~I .input_sync_reset = "none";
defparam \data[0]~I .oe_async_reset = "none";
defparam \data[0]~I .oe_power_up = "low";
defparam \data[0]~I .oe_register_mode = "none";
defparam \data[0]~I .oe_sync_reset = "none";
defparam \data[0]~I .operation_mode = "input";
defparam \data[0]~I .output_async_reset = "none";
defparam \data[0]~I .output_power_up = "low";
defparam \data[0]~I .output_register_mode = "none";
defparam \data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneii_lcell_comb \cache~47 (
// Equation(s):
// \cache~47_combout  = (\cache~46_combout  & ((\mem~51_combout ) # ((\wren~combout  & \data~combout [0])))) # (!\cache~46_combout  & (\wren~combout  & ((\data~combout [0]))))

	.dataa(\cache~46_combout ),
	.datab(\wren~combout ),
	.datac(\mem~51_combout ),
	.datad(\data~combout [0]),
	.cin(gnd),
	.combout(\cache~47_combout ),
	.cout());
// synopsys translate_off
defparam \cache~47 .lut_mask = 16'hECA0;
defparam \cache~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneii_lcell_comb \cache~48 (
// Equation(s):
// \cache~48_combout  = (\cache~47_combout ) # ((\mem~48_combout  & (!\wren~combout  & \mem~53_combout )))

	.dataa(\mem~48_combout ),
	.datab(\wren~combout ),
	.datac(\mem~53_combout ),
	.datad(\cache~47_combout ),
	.cin(gnd),
	.combout(\cache~48_combout ),
	.cout());
// synopsys translate_off
defparam \cache~48 .lut_mask = 16'hFF20;
defparam \cache~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N6
cycloneii_lcell_comb \cache[4][0]~67 (
// Equation(s):
// \cache[4][0]~67_combout  = (!\address~combout [0] & (\address~combout [1] & \cache[6][8]~62_combout ))

	.dataa(vcc),
	.datab(\address~combout [0]),
	.datac(\address~combout [1]),
	.datad(\cache[6][8]~62_combout ),
	.cin(gnd),
	.combout(\cache[4][0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][0]~67 .lut_mask = 16'h3000;
defparam \cache[4][0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N29
cycloneii_lcell_ff \cache[4][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[4][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][0]~regout ));

// Location: LCCOMB_X48_Y32_N18
cycloneii_lcell_comb \cache[0][0]~75 (
// Equation(s):
// \cache[0][0]~75_combout  = !\cache~48_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache~48_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[0][0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][0]~75 .lut_mask = 16'h0F0F;
defparam \cache[0][0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneii_lcell_comb \cache[0][1]~68 (
// Equation(s):
// \cache[0][1]~68_combout  = (!\address~combout [0] & (!\address~combout [1] & \cache[6][8]~62_combout ))

	.dataa(vcc),
	.datab(\address~combout [0]),
	.datac(\address~combout [1]),
	.datad(\cache[6][8]~62_combout ),
	.cin(gnd),
	.combout(\cache[0][1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][1]~68 .lut_mask = 16'h0300;
defparam \cache[0][1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N19
cycloneii_lcell_ff \cache[0][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[0][0]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[0][1]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][0]~regout ));

// Location: LCCOMB_X48_Y32_N28
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & (\cache[4][0]~regout )) # (!\address~combout [1] & ((!\cache[0][0]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[4][0]~regout ),
	.datad(\cache[0][0]~regout ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hC8D9;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
cycloneii_lcell_comb \cache[6][1]~69 (
// Equation(s):
// \cache[6][1]~69_combout  = (\address~combout [1] & (\cache[6][8]~62_combout  & \address~combout [0]))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\cache[6][8]~62_combout ),
	.datad(\address~combout [0]),
	.cin(gnd),
	.combout(\cache[6][1]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][1]~69 .lut_mask = 16'hC000;
defparam \cache[6][1]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N15
cycloneii_lcell_ff \cache[6][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[6][1]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][0]~regout ));

// Location: LCCOMB_X48_Y33_N16
cycloneii_lcell_comb \cache[2][0]~74 (
// Equation(s):
// \cache[2][0]~74_combout  = !\cache~48_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache~48_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[2][0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][0]~74 .lut_mask = 16'h0F0F;
defparam \cache[2][0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneii_lcell_comb \cache[2][1]~66 (
// Equation(s):
// \cache[2][1]~66_combout  = (!\address~combout [1] & (\address~combout [0] & \cache[6][8]~62_combout ))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\cache[6][8]~62_combout ),
	.cin(gnd),
	.combout(\cache[2][1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][1]~66 .lut_mask = 16'h3000;
defparam \cache[2][1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N17
cycloneii_lcell_ff \cache[2][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[2][0]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[2][1]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][0]~regout ));

// Location: LCCOMB_X46_Y32_N14
cycloneii_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\address~combout [0] & ((\Mux15~0_combout  & (\cache[6][0]~regout )) # (!\Mux15~0_combout  & ((!\cache[2][0]~regout ))))) # (!\address~combout [0] & (\Mux15~0_combout ))

	.dataa(\address~combout [0]),
	.datab(\Mux15~0_combout ),
	.datac(\cache[6][0]~regout ),
	.datad(\cache[2][0]~regout ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hC4E6;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
cycloneii_lcell_comb \dadoParaCPU[0]~0 (
// Equation(s):
// \dadoParaCPU[0]~0_combout  = (\always0~5_combout ) # ((!\Mux8~1_combout  & \always0~3_combout ))

	.dataa(\always0~5_combout ),
	.datab(\Mux8~1_combout ),
	.datac(vcc),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU[0]~0 .lut_mask = 16'hBBAA;
defparam \dadoParaCPU[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
cycloneii_lcell_comb \dadoParaCPU~1 (
// Equation(s):
// \dadoParaCPU~1_combout  = (\dadoParaCPU[0]~0_combout  & (\Mux15~1_combout )) # (!\dadoParaCPU[0]~0_combout  & ((\Mux15~3_combout )))

	.dataa(vcc),
	.datab(\Mux15~1_combout ),
	.datac(\dadoParaCPU[0]~0_combout ),
	.datad(\Mux15~3_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~1_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~1 .lut_mask = 16'hCFC0;
defparam \dadoParaCPU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N25
cycloneii_lcell_ff \dadoParaCPU[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dadoParaCPU~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dadoParaCPU[0]~reg0_regout ));

// Location: LCFF_X46_Y33_N19
cycloneii_lcell_ff \cache[7][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~51_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[7][2]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][1]~regout ));

// Location: LCFF_X47_Y33_N25
cycloneii_lcell_ff \cache[5][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~51_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[5][2]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][1]~regout ));

// Location: LCFF_X47_Y33_N23
cycloneii_lcell_ff \cache[1][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~51_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[1][1]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][1]~regout ));

// Location: LCCOMB_X48_Y33_N4
cycloneii_lcell_comb \cache[3][1]~79 (
// Equation(s):
// \cache[3][1]~79_combout  = !\cache~51_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache~51_combout ),
	.cin(gnd),
	.combout(\cache[3][1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][1]~79 .lut_mask = 16'h00FF;
defparam \cache[3][1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N5
cycloneii_lcell_ff \cache[3][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[3][1]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[3][1]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][1]~regout ));

// Location: LCCOMB_X47_Y33_N22
cycloneii_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\address~combout [0] & ((\address~combout [1]) # ((!\cache[3][1]~regout )))) # (!\address~combout [0] & (!\address~combout [1] & (\cache[1][1]~regout )))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[1][1]~regout ),
	.datad(\cache[3][1]~regout ),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'h98BA;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneii_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (\address~combout [1] & ((\Mux14~2_combout  & (\cache[7][1]~regout )) # (!\Mux14~2_combout  & ((\cache[5][1]~regout ))))) # (!\address~combout [1] & (((\Mux14~2_combout ))))

	.dataa(\address~combout [1]),
	.datab(\cache[7][1]~regout ),
	.datac(\cache[5][1]~regout ),
	.datad(\Mux14~2_combout ),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'hDDA0;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneii_lcell_comb \mem~76 (
// Equation(s):
// \mem~76_combout  = (\wren~combout  & ((\always0~5_combout  & (\Mux14~1_combout )) # (!\always0~5_combout  & ((\Mux14~3_combout )))))

	.dataa(\wren~combout ),
	.datab(\always0~5_combout ),
	.datac(\Mux14~1_combout ),
	.datad(\Mux14~3_combout ),
	.cin(gnd),
	.combout(\mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \mem~76 .lut_mask = 16'hA280;
defparam \mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
cycloneii_lcell_comb \varDadoWriteBack~2 (
// Equation(s):
// \varDadoWriteBack~2_combout  = (\Mux8~1_combout  & ((\Mux14~3_combout ))) # (!\Mux8~1_combout  & (\Mux14~1_combout ))

	.dataa(vcc),
	.datab(\Mux14~1_combout ),
	.datac(\Mux8~1_combout ),
	.datad(\Mux14~3_combout ),
	.cin(gnd),
	.combout(\varDadoWriteBack~2_combout ),
	.cout());
// synopsys translate_off
defparam \varDadoWriteBack~2 .lut_mask = 16'hFC0C;
defparam \varDadoWriteBack~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N2
cycloneii_lcell_comb \varDadoWriteBack~3 (
// Equation(s):
// \varDadoWriteBack~3_combout  = (\writeBack~2_combout  & ((\varDadoWriteBack~2_combout ))) # (!\writeBack~2_combout  & (varDadoWriteBack[1]))

	.dataa(varDadoWriteBack[1]),
	.datab(vcc),
	.datac(\writeBack~2_combout ),
	.datad(\varDadoWriteBack~2_combout ),
	.cin(gnd),
	.combout(\varDadoWriteBack~3_combout ),
	.cout());
// synopsys translate_off
defparam \varDadoWriteBack~3 .lut_mask = 16'hFA0A;
defparam \varDadoWriteBack~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
cycloneii_lcell_comb \mem~77 (
// Equation(s):
// \mem~77_combout  = (\mem~76_combout ) # ((!\wren~combout  & \varDadoWriteBack~3_combout ))

	.dataa(vcc),
	.datab(\wren~combout ),
	.datac(\mem~76_combout ),
	.datad(\varDadoWriteBack~3_combout ),
	.cin(gnd),
	.combout(\mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \mem~77 .lut_mask = 16'hF3F0;
defparam \mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N3
cycloneii_lcell_ff \mem~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~1_regout ));

// Location: LCCOMB_X45_Y33_N12
cycloneii_lcell_comb \mem~4feeder (
// Equation(s):
// \mem~4feeder_combout  = \mem~77_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem~77_combout ),
	.cin(gnd),
	.combout(\mem~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~4feeder .lut_mask = 16'hFF00;
defparam \mem~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N13
cycloneii_lcell_ff \mem~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~4feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~4_regout ));

// Location: LCCOMB_X44_Y33_N2
cycloneii_lcell_comb \mem~56 (
// Equation(s):
// \mem~56_combout  = (\address~combout [1] & (\address~combout [0])) # (!\address~combout [1] & ((\address~combout [0] & ((\mem~4_regout ))) # (!\address~combout [0] & (\mem~1_regout ))))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\mem~1_regout ),
	.datad(\mem~4_regout ),
	.cin(gnd),
	.combout(\mem~56_combout ),
	.cout());
// synopsys translate_off
defparam \mem~56 .lut_mask = 16'hDC98;
defparam \mem~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N5
cycloneii_lcell_ff \mem~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~7_regout ));

// Location: LCFF_X45_Y33_N27
cycloneii_lcell_ff \mem~10 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~10_regout ));

// Location: LCCOMB_X44_Y33_N4
cycloneii_lcell_comb \mem~57 (
// Equation(s):
// \mem~57_combout  = (\address~combout [1] & ((\mem~56_combout  & ((\mem~10_regout ))) # (!\mem~56_combout  & (\mem~7_regout )))) # (!\address~combout [1] & (\mem~56_combout ))

	.dataa(\address~combout [1]),
	.datab(\mem~56_combout ),
	.datac(\mem~7_regout ),
	.datad(\mem~10_regout ),
	.cin(gnd),
	.combout(\mem~57_combout ),
	.cout());
// synopsys translate_off
defparam \mem~57 .lut_mask = 16'hEC64;
defparam \mem~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[1]));
// synopsys translate_off
defparam \data[1]~I .input_async_reset = "none";
defparam \data[1]~I .input_power_up = "low";
defparam \data[1]~I .input_register_mode = "none";
defparam \data[1]~I .input_sync_reset = "none";
defparam \data[1]~I .oe_async_reset = "none";
defparam \data[1]~I .oe_power_up = "low";
defparam \data[1]~I .oe_register_mode = "none";
defparam \data[1]~I .oe_sync_reset = "none";
defparam \data[1]~I .operation_mode = "input";
defparam \data[1]~I .output_async_reset = "none";
defparam \data[1]~I .output_power_up = "low";
defparam \data[1]~I .output_register_mode = "none";
defparam \data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
cycloneii_lcell_comb \cache~46 (
// Equation(s):
// \cache~46_combout  = (!\wren~combout  & (\address~combout [2] & !\address~combout [3]))

	.dataa(\wren~combout ),
	.datab(\address~combout [2]),
	.datac(vcc),
	.datad(\address~combout [3]),
	.cin(gnd),
	.combout(\cache~46_combout ),
	.cout());
// synopsys translate_off
defparam \cache~46 .lut_mask = 16'h0044;
defparam \cache~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N5
cycloneii_lcell_ff \mem~13 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~13_regout ));

// Location: LCCOMB_X44_Y31_N16
cycloneii_lcell_comb \mem~19feeder (
// Equation(s):
// \mem~19feeder_combout  = \mem~77_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem~77_combout ),
	.cin(gnd),
	.combout(\mem~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~19feeder .lut_mask = 16'hFF00;
defparam \mem~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N17
cycloneii_lcell_ff \mem~19 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~19feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~19_regout ));

// Location: LCCOMB_X45_Y31_N4
cycloneii_lcell_comb \mem~54 (
// Equation(s):
// \mem~54_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & ((\mem~19_regout ))) # (!\address~combout [1] & (\mem~13_regout ))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\mem~13_regout ),
	.datad(\mem~19_regout ),
	.cin(gnd),
	.combout(\mem~54_combout ),
	.cout());
// synopsys translate_off
defparam \mem~54 .lut_mask = 16'hDC98;
defparam \mem~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N23
cycloneii_lcell_ff \mem~22 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~22_regout ));

// Location: LCCOMB_X44_Y32_N18
cycloneii_lcell_comb \mem~16feeder (
// Equation(s):
// \mem~16feeder_combout  = \mem~77_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem~77_combout ),
	.cin(gnd),
	.combout(\mem~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~16feeder .lut_mask = 16'hFF00;
defparam \mem~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N19
cycloneii_lcell_ff \mem~16 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~16feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~16_regout ));

// Location: LCCOMB_X45_Y31_N22
cycloneii_lcell_comb \mem~55 (
// Equation(s):
// \mem~55_combout  = (\address~combout [0] & ((\mem~54_combout  & (\mem~22_regout )) # (!\mem~54_combout  & ((\mem~16_regout ))))) # (!\address~combout [0] & (\mem~54_combout ))

	.dataa(\address~combout [0]),
	.datab(\mem~54_combout ),
	.datac(\mem~22_regout ),
	.datad(\mem~16_regout ),
	.cin(gnd),
	.combout(\mem~55_combout ),
	.cout());
// synopsys translate_off
defparam \mem~55 .lut_mask = 16'hE6C4;
defparam \mem~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneii_lcell_comb \cache~50 (
// Equation(s):
// \cache~50_combout  = (\wren~combout  & ((\data~combout [1]) # ((\cache~46_combout  & \mem~55_combout )))) # (!\wren~combout  & (((\cache~46_combout  & \mem~55_combout ))))

	.dataa(\wren~combout ),
	.datab(\data~combout [1]),
	.datac(\cache~46_combout ),
	.datad(\mem~55_combout ),
	.cin(gnd),
	.combout(\cache~50_combout ),
	.cout());
// synopsys translate_off
defparam \cache~50 .lut_mask = 16'hF888;
defparam \cache~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneii_lcell_comb \cache~51 (
// Equation(s):
// \cache~51_combout  = (\cache~50_combout ) # ((\mem~48_combout  & (!\wren~combout  & \mem~57_combout )))

	.dataa(\mem~48_combout ),
	.datab(\wren~combout ),
	.datac(\mem~57_combout ),
	.datad(\cache~50_combout ),
	.cin(gnd),
	.combout(\cache~51_combout ),
	.cout());
// synopsys translate_off
defparam \cache~51 .lut_mask = 16'hFF20;
defparam \cache~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneii_lcell_comb \cache[2][1]~77 (
// Equation(s):
// \cache[2][1]~77_combout  = !\cache~51_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache~51_combout ),
	.cin(gnd),
	.combout(\cache[2][1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][1]~77 .lut_mask = 16'h00FF;
defparam \cache[2][1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N27
cycloneii_lcell_ff \cache[2][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[2][1]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[2][1]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][1]~regout ));

// Location: LCFF_X46_Y32_N3
cycloneii_lcell_ff \cache[6][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~51_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[6][1]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][1]~regout ));

// Location: LCFF_X48_Y32_N5
cycloneii_lcell_ff \cache[4][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~51_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[4][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][1]~regout ));

// Location: LCCOMB_X48_Y32_N2
cycloneii_lcell_comb \cache[0][1]~78 (
// Equation(s):
// \cache[0][1]~78_combout  = !\cache~51_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache~51_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[0][1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][1]~78 .lut_mask = 16'h0F0F;
defparam \cache[0][1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N3
cycloneii_lcell_ff \cache[0][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[0][1]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[0][1]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][1]~regout ));

// Location: LCCOMB_X48_Y32_N4
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & (\cache[4][1]~regout )) # (!\address~combout [1] & ((!\cache[0][1]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[4][1]~regout ),
	.datad(\cache[0][1]~regout ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hC8D9;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N2
cycloneii_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\address~combout [0] & ((\Mux14~0_combout  & ((\cache[6][1]~regout ))) # (!\Mux14~0_combout  & (!\cache[2][1]~regout )))) # (!\address~combout [0] & (((\Mux14~0_combout ))))

	.dataa(\address~combout [0]),
	.datab(\cache[2][1]~regout ),
	.datac(\cache[6][1]~regout ),
	.datad(\Mux14~0_combout ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hF522;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
cycloneii_lcell_comb \dadoParaCPU~2 (
// Equation(s):
// \dadoParaCPU~2_combout  = (\dadoParaCPU[0]~0_combout  & (\Mux14~1_combout )) # (!\dadoParaCPU[0]~0_combout  & ((\Mux14~3_combout )))

	.dataa(vcc),
	.datab(\Mux14~1_combout ),
	.datac(\dadoParaCPU[0]~0_combout ),
	.datad(\Mux14~3_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~2_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~2 .lut_mask = 16'hCFC0;
defparam \dadoParaCPU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N7
cycloneii_lcell_ff \dadoParaCPU[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dadoParaCPU~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dadoParaCPU[1]~reg0_regout ));

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[2]));
// synopsys translate_off
defparam \data[2]~I .input_async_reset = "none";
defparam \data[2]~I .input_power_up = "low";
defparam \data[2]~I .input_register_mode = "none";
defparam \data[2]~I .input_sync_reset = "none";
defparam \data[2]~I .oe_async_reset = "none";
defparam \data[2]~I .oe_power_up = "low";
defparam \data[2]~I .oe_register_mode = "none";
defparam \data[2]~I .oe_sync_reset = "none";
defparam \data[2]~I .operation_mode = "input";
defparam \data[2]~I .output_async_reset = "none";
defparam \data[2]~I .output_power_up = "low";
defparam \data[2]~I .output_register_mode = "none";
defparam \data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y33_N29
cycloneii_lcell_ff \cache[5][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[5][2]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][2]~regout ));

// Location: LCCOMB_X47_Y32_N14
cycloneii_lcell_comb \cache[3][2]~80 (
// Equation(s):
// \cache[3][2]~80_combout  = !\cache~52_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache~52_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[3][2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][2]~80 .lut_mask = 16'h0F0F;
defparam \cache[3][2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N15
cycloneii_lcell_ff \cache[3][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[3][2]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[3][1]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][2]~regout ));

// Location: LCCOMB_X47_Y32_N2
cycloneii_lcell_comb \cache[1][2]~58 (
// Equation(s):
// \cache[1][2]~58_combout  = (!\cache[1][2]~regout  & ((\Mux5~0_combout ) # ((!\wren~combout  & !\Mux8~1_combout ))))

	.dataa(\cache[1][2]~regout ),
	.datab(\Mux5~0_combout ),
	.datac(\wren~combout ),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\cache[1][2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][2]~58 .lut_mask = 16'h4445;
defparam \cache[1][2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
cycloneii_lcell_comb \cache[1][2]~56 (
// Equation(s):
// \cache[1][2]~56_combout  = (!\cache[1][2]~regout  & ((\always0~5_combout ) # (\wren~combout  $ (!\always0~3_combout ))))

	.dataa(\always0~5_combout ),
	.datab(\cache[1][2]~regout ),
	.datac(\wren~combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache[1][2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][2]~56 .lut_mask = 16'h3223;
defparam \cache[1][2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N22
cycloneii_lcell_comb \cache[1][2]~57 (
// Equation(s):
// \cache[1][2]~57_combout  = (\data~combout [2] & (!\always0~3_combout  & (!\Mux5~0_combout  & \mem~49_combout )))

	.dataa(\data~combout [2]),
	.datab(\always0~3_combout ),
	.datac(\Mux5~0_combout ),
	.datad(\mem~49_combout ),
	.cin(gnd),
	.combout(\cache[1][2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][2]~57 .lut_mask = 16'h0200;
defparam \cache[1][2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
cycloneii_lcell_comb \cache[1][2]~59 (
// Equation(s):
// \cache[1][2]~59_combout  = (!\cache[1][2]~55_combout  & (!\cache[1][2]~58_combout  & (!\cache[1][2]~56_combout  & !\cache[1][2]~57_combout )))

	.dataa(\cache[1][2]~55_combout ),
	.datab(\cache[1][2]~58_combout ),
	.datac(\cache[1][2]~56_combout ),
	.datad(\cache[1][2]~57_combout ),
	.cin(gnd),
	.combout(\cache[1][2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][2]~59 .lut_mask = 16'h0001;
defparam \cache[1][2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N1
cycloneii_lcell_ff \cache[1][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[1][2]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][2]~regout ));

// Location: LCCOMB_X47_Y32_N22
cycloneii_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (\address~combout [1] & (\address~combout [0])) # (!\address~combout [1] & ((\address~combout [0] & (!\cache[3][2]~regout )) # (!\address~combout [0] & ((!\cache[1][2]~regout )))))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[3][2]~regout ),
	.datad(\cache[1][2]~regout ),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'h8C9D;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneii_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (\address~combout [1] & ((\Mux13~2_combout  & (\cache[7][2]~regout )) # (!\Mux13~2_combout  & ((\cache[5][2]~regout ))))) # (!\address~combout [1] & (((\Mux13~2_combout ))))

	.dataa(\cache[7][2]~regout ),
	.datab(\address~combout [1]),
	.datac(\cache[5][2]~regout ),
	.datad(\Mux13~2_combout ),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'hBBC0;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
cycloneii_lcell_comb \varDadoWriteBack~4 (
// Equation(s):
// \varDadoWriteBack~4_combout  = (\Mux8~1_combout  & ((\Mux13~3_combout ))) # (!\Mux8~1_combout  & (\Mux13~1_combout ))

	.dataa(vcc),
	.datab(\Mux13~1_combout ),
	.datac(\Mux8~1_combout ),
	.datad(\Mux13~3_combout ),
	.cin(gnd),
	.combout(\varDadoWriteBack~4_combout ),
	.cout());
// synopsys translate_off
defparam \varDadoWriteBack~4 .lut_mask = 16'hFC0C;
defparam \varDadoWriteBack~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N1
cycloneii_lcell_ff \varDadoWriteBack[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\varDadoWriteBack~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varDadoWriteBack[2]));

// Location: LCCOMB_X46_Y32_N0
cycloneii_lcell_comb \varDadoWriteBack~5 (
// Equation(s):
// \varDadoWriteBack~5_combout  = (\writeBack~2_combout  & (\varDadoWriteBack~4_combout )) # (!\writeBack~2_combout  & ((varDadoWriteBack[2])))

	.dataa(vcc),
	.datab(\varDadoWriteBack~4_combout ),
	.datac(varDadoWriteBack[2]),
	.datad(\writeBack~2_combout ),
	.cin(gnd),
	.combout(\varDadoWriteBack~5_combout ),
	.cout());
// synopsys translate_off
defparam \varDadoWriteBack~5 .lut_mask = 16'hCCF0;
defparam \varDadoWriteBack~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
cycloneii_lcell_comb \mem~79 (
// Equation(s):
// \mem~79_combout  = (\mem~78_combout ) # ((!\wren~combout  & \varDadoWriteBack~5_combout ))

	.dataa(\mem~78_combout ),
	.datab(\wren~combout ),
	.datac(vcc),
	.datad(\varDadoWriteBack~5_combout ),
	.cin(gnd),
	.combout(\mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \mem~79 .lut_mask = 16'hBBAA;
defparam \mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N31
cycloneii_lcell_ff \mem~11 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~11_regout ));

// Location: LCFF_X44_Y33_N1
cycloneii_lcell_ff \mem~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~8_regout ));

// Location: LCFF_X44_Y33_N19
cycloneii_lcell_ff \mem~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~2_regout ));

// Location: LCFF_X45_Y33_N25
cycloneii_lcell_ff \mem~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~5_regout ));

// Location: LCCOMB_X44_Y33_N18
cycloneii_lcell_comb \mem~60 (
// Equation(s):
// \mem~60_combout  = (\address~combout [1] & (\address~combout [0])) # (!\address~combout [1] & ((\address~combout [0] & ((\mem~5_regout ))) # (!\address~combout [0] & (\mem~2_regout ))))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\mem~2_regout ),
	.datad(\mem~5_regout ),
	.cin(gnd),
	.combout(\mem~60_combout ),
	.cout());
// synopsys translate_off
defparam \mem~60 .lut_mask = 16'hDC98;
defparam \mem~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
cycloneii_lcell_comb \mem~61 (
// Equation(s):
// \mem~61_combout  = (\address~combout [1] & ((\mem~60_combout  & (\mem~11_regout )) # (!\mem~60_combout  & ((\mem~8_regout ))))) # (!\address~combout [1] & (((\mem~60_combout ))))

	.dataa(\address~combout [1]),
	.datab(\mem~11_regout ),
	.datac(\mem~8_regout ),
	.datad(\mem~60_combout ),
	.cin(gnd),
	.combout(\mem~61_combout ),
	.cout());
// synopsys translate_off
defparam \mem~61 .lut_mask = 16'hDDA0;
defparam \mem~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
cycloneii_lcell_comb \mem~23feeder (
// Equation(s):
// \mem~23feeder_combout  = \mem~79_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem~79_combout ),
	.cin(gnd),
	.combout(\mem~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~23feeder .lut_mask = 16'hFF00;
defparam \mem~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N7
cycloneii_lcell_ff \mem~23 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~23feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~23_regout ));

// Location: LCFF_X44_Y32_N13
cycloneii_lcell_ff \mem~17 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~17_regout ));

// Location: LCFF_X45_Y31_N17
cycloneii_lcell_ff \mem~14 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~14_regout ));

// Location: LCFF_X44_Y31_N15
cycloneii_lcell_ff \mem~20 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~20_regout ));

// Location: LCCOMB_X45_Y31_N16
cycloneii_lcell_comb \mem~58 (
// Equation(s):
// \mem~58_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & ((\mem~20_regout ))) # (!\address~combout [1] & (\mem~14_regout ))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\mem~14_regout ),
	.datad(\mem~20_regout ),
	.cin(gnd),
	.combout(\mem~58_combout ),
	.cout());
// synopsys translate_off
defparam \mem~58 .lut_mask = 16'hDC98;
defparam \mem~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N12
cycloneii_lcell_comb \mem~59 (
// Equation(s):
// \mem~59_combout  = (\address~combout [0] & ((\mem~58_combout  & (\mem~23_regout )) # (!\mem~58_combout  & ((\mem~17_regout ))))) # (!\address~combout [0] & (((\mem~58_combout ))))

	.dataa(\address~combout [0]),
	.datab(\mem~23_regout ),
	.datac(\mem~17_regout ),
	.datad(\mem~58_combout ),
	.cin(gnd),
	.combout(\mem~59_combout ),
	.cout());
// synopsys translate_off
defparam \mem~59 .lut_mask = 16'hDDA0;
defparam \mem~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
cycloneii_lcell_comb \mem~62 (
// Equation(s):
// \mem~62_combout  = (!\address~combout [3] & ((\address~combout [2] & ((\mem~59_combout ))) # (!\address~combout [2] & (\mem~61_combout ))))

	.dataa(\address~combout [2]),
	.datab(\address~combout [3]),
	.datac(\mem~61_combout ),
	.datad(\mem~59_combout ),
	.cin(gnd),
	.combout(\mem~62_combout ),
	.cout());
// synopsys translate_off
defparam \mem~62 .lut_mask = 16'h3210;
defparam \mem~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
cycloneii_lcell_comb \cache~52 (
// Equation(s):
// \cache~52_combout  = (\wren~combout  & (\data~combout [2])) # (!\wren~combout  & ((\mem~62_combout )))

	.dataa(\wren~combout ),
	.datab(vcc),
	.datac(\data~combout [2]),
	.datad(\mem~62_combout ),
	.cin(gnd),
	.combout(\cache~52_combout ),
	.cout());
// synopsys translate_off
defparam \cache~52 .lut_mask = 16'hF5A0;
defparam \cache~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N21
cycloneii_lcell_ff \cache[6][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[6][1]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][2]~regout ));

// Location: LCFF_X48_Y32_N25
cycloneii_lcell_ff \cache[4][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[4][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][2]~regout ));

// Location: LCCOMB_X47_Y32_N26
cycloneii_lcell_comb \cache[0][2]~54 (
// Equation(s):
// \cache[0][2]~54_combout  = (\Mux5~0_combout  & (((\cache[0][2]~regout )))) # (!\Mux5~0_combout  & ((\cache[2][6]~32_combout  & (\cache~52_combout )) # (!\cache[2][6]~32_combout  & ((\cache[0][2]~regout )))))

	.dataa(\Mux5~0_combout ),
	.datab(\cache~52_combout ),
	.datac(\cache[0][2]~regout ),
	.datad(\cache[2][6]~32_combout ),
	.cin(gnd),
	.combout(\cache[0][2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][2]~54 .lut_mask = 16'hE4F0;
defparam \cache[0][2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N27
cycloneii_lcell_ff \cache[0][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[0][2]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][2]~regout ));

// Location: LCCOMB_X48_Y32_N24
cycloneii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & (\cache[4][2]~regout )) # (!\address~combout [1] & ((\cache[0][2]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[4][2]~regout ),
	.datad(\cache[0][2]~regout ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hD9C8;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
cycloneii_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\address~combout [0] & ((\Mux13~0_combout  & ((\cache[6][2]~regout ))) # (!\Mux13~0_combout  & (\cache[2][2]~regout )))) # (!\address~combout [0] & (((\Mux13~0_combout ))))

	.dataa(\cache[2][2]~regout ),
	.datab(\address~combout [0]),
	.datac(\cache[6][2]~regout ),
	.datad(\Mux13~0_combout ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hF388;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
cycloneii_lcell_comb \dadoParaCPU~3 (
// Equation(s):
// \dadoParaCPU~3_combout  = (\dadoParaCPU[0]~0_combout  & ((\Mux13~1_combout ))) # (!\dadoParaCPU[0]~0_combout  & (\Mux13~3_combout ))

	.dataa(\Mux13~3_combout ),
	.datab(vcc),
	.datac(\dadoParaCPU[0]~0_combout ),
	.datad(\Mux13~1_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~3_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~3 .lut_mask = 16'hFA0A;
defparam \dadoParaCPU~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N9
cycloneii_lcell_ff \dadoParaCPU[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dadoParaCPU~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dadoParaCPU[2]~reg0_regout ));

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hit~I (
	.datain(\hit~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hit));
// synopsys translate_off
defparam \hit~I .input_async_reset = "none";
defparam \hit~I .input_power_up = "low";
defparam \hit~I .input_register_mode = "none";
defparam \hit~I .input_sync_reset = "none";
defparam \hit~I .oe_async_reset = "none";
defparam \hit~I .oe_power_up = "low";
defparam \hit~I .oe_register_mode = "none";
defparam \hit~I .oe_sync_reset = "none";
defparam \hit~I .operation_mode = "output";
defparam \hit~I .output_async_reset = "none";
defparam \hit~I .output_power_up = "low";
defparam \hit~I .output_register_mode = "none";
defparam \hit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \valid~I (
	.datain(\valid~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(valid));
// synopsys translate_off
defparam \valid~I .input_async_reset = "none";
defparam \valid~I .input_power_up = "low";
defparam \valid~I .input_register_mode = "none";
defparam \valid~I .input_sync_reset = "none";
defparam \valid~I .oe_async_reset = "none";
defparam \valid~I .oe_power_up = "low";
defparam \valid~I .oe_register_mode = "none";
defparam \valid~I .oe_sync_reset = "none";
defparam \valid~I .operation_mode = "output";
defparam \valid~I .output_async_reset = "none";
defparam \valid~I .output_power_up = "low";
defparam \valid~I .output_register_mode = "none";
defparam \valid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LRU~I (
	.datain(\LRU~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LRU));
// synopsys translate_off
defparam \LRU~I .input_async_reset = "none";
defparam \LRU~I .input_power_up = "low";
defparam \LRU~I .input_register_mode = "none";
defparam \LRU~I .input_sync_reset = "none";
defparam \LRU~I .oe_async_reset = "none";
defparam \LRU~I .oe_power_up = "low";
defparam \LRU~I .oe_register_mode = "none";
defparam \LRU~I .oe_sync_reset = "none";
defparam \LRU~I .operation_mode = "output";
defparam \LRU~I .output_async_reset = "none";
defparam \LRU~I .output_power_up = "low";
defparam \LRU~I .output_register_mode = "none";
defparam \LRU~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dirty~I (
	.datain(\dirty~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dirty));
// synopsys translate_off
defparam \dirty~I .input_async_reset = "none";
defparam \dirty~I .input_power_up = "low";
defparam \dirty~I .input_register_mode = "none";
defparam \dirty~I .input_sync_reset = "none";
defparam \dirty~I .oe_async_reset = "none";
defparam \dirty~I .oe_power_up = "low";
defparam \dirty~I .oe_register_mode = "none";
defparam \dirty~I .oe_sync_reset = "none";
defparam \dirty~I .operation_mode = "output";
defparam \dirty~I .output_async_reset = "none";
defparam \dirty~I .output_power_up = "low";
defparam \dirty~I .output_register_mode = "none";
defparam \dirty~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \writeBack~I (
	.datain(\writeBack~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(writeBack));
// synopsys translate_off
defparam \writeBack~I .input_async_reset = "none";
defparam \writeBack~I .input_power_up = "low";
defparam \writeBack~I .input_register_mode = "none";
defparam \writeBack~I .input_sync_reset = "none";
defparam \writeBack~I .oe_async_reset = "none";
defparam \writeBack~I .oe_power_up = "low";
defparam \writeBack~I .oe_register_mode = "none";
defparam \writeBack~I .oe_sync_reset = "none";
defparam \writeBack~I .operation_mode = "output";
defparam \writeBack~I .output_async_reset = "none";
defparam \writeBack~I .output_power_up = "low";
defparam \writeBack~I .output_register_mode = "none";
defparam \writeBack~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \tag[0]~I (
	.datain(\tag[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(tag[0]));
// synopsys translate_off
defparam \tag[0]~I .input_async_reset = "none";
defparam \tag[0]~I .input_power_up = "low";
defparam \tag[0]~I .input_register_mode = "none";
defparam \tag[0]~I .input_sync_reset = "none";
defparam \tag[0]~I .oe_async_reset = "none";
defparam \tag[0]~I .oe_power_up = "low";
defparam \tag[0]~I .oe_register_mode = "none";
defparam \tag[0]~I .oe_sync_reset = "none";
defparam \tag[0]~I .operation_mode = "output";
defparam \tag[0]~I .output_async_reset = "none";
defparam \tag[0]~I .output_power_up = "low";
defparam \tag[0]~I .output_register_mode = "none";
defparam \tag[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \tag[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(tag[1]));
// synopsys translate_off
defparam \tag[1]~I .input_async_reset = "none";
defparam \tag[1]~I .input_power_up = "low";
defparam \tag[1]~I .input_register_mode = "none";
defparam \tag[1]~I .input_sync_reset = "none";
defparam \tag[1]~I .oe_async_reset = "none";
defparam \tag[1]~I .oe_power_up = "low";
defparam \tag[1]~I .oe_register_mode = "none";
defparam \tag[1]~I .oe_sync_reset = "none";
defparam \tag[1]~I .operation_mode = "output";
defparam \tag[1]~I .output_async_reset = "none";
defparam \tag[1]~I .output_power_up = "low";
defparam \tag[1]~I .output_register_mode = "none";
defparam \tag[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \tag[2]~I (
	.datain(\tag[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(tag[2]));
// synopsys translate_off
defparam \tag[2]~I .input_async_reset = "none";
defparam \tag[2]~I .input_power_up = "low";
defparam \tag[2]~I .input_register_mode = "none";
defparam \tag[2]~I .input_sync_reset = "none";
defparam \tag[2]~I .oe_async_reset = "none";
defparam \tag[2]~I .oe_power_up = "low";
defparam \tag[2]~I .oe_register_mode = "none";
defparam \tag[2]~I .oe_sync_reset = "none";
defparam \tag[2]~I .operation_mode = "output";
defparam \tag[2]~I .output_async_reset = "none";
defparam \tag[2]~I .output_power_up = "low";
defparam \tag[2]~I .output_register_mode = "none";
defparam \tag[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoParaCPU[0]~I (
	.datain(\dadoParaCPU[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoParaCPU[0]));
// synopsys translate_off
defparam \dadoParaCPU[0]~I .input_async_reset = "none";
defparam \dadoParaCPU[0]~I .input_power_up = "low";
defparam \dadoParaCPU[0]~I .input_register_mode = "none";
defparam \dadoParaCPU[0]~I .input_sync_reset = "none";
defparam \dadoParaCPU[0]~I .oe_async_reset = "none";
defparam \dadoParaCPU[0]~I .oe_power_up = "low";
defparam \dadoParaCPU[0]~I .oe_register_mode = "none";
defparam \dadoParaCPU[0]~I .oe_sync_reset = "none";
defparam \dadoParaCPU[0]~I .operation_mode = "output";
defparam \dadoParaCPU[0]~I .output_async_reset = "none";
defparam \dadoParaCPU[0]~I .output_power_up = "low";
defparam \dadoParaCPU[0]~I .output_register_mode = "none";
defparam \dadoParaCPU[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoParaCPU[1]~I (
	.datain(\dadoParaCPU[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoParaCPU[1]));
// synopsys translate_off
defparam \dadoParaCPU[1]~I .input_async_reset = "none";
defparam \dadoParaCPU[1]~I .input_power_up = "low";
defparam \dadoParaCPU[1]~I .input_register_mode = "none";
defparam \dadoParaCPU[1]~I .input_sync_reset = "none";
defparam \dadoParaCPU[1]~I .oe_async_reset = "none";
defparam \dadoParaCPU[1]~I .oe_power_up = "low";
defparam \dadoParaCPU[1]~I .oe_register_mode = "none";
defparam \dadoParaCPU[1]~I .oe_sync_reset = "none";
defparam \dadoParaCPU[1]~I .operation_mode = "output";
defparam \dadoParaCPU[1]~I .output_async_reset = "none";
defparam \dadoParaCPU[1]~I .output_power_up = "low";
defparam \dadoParaCPU[1]~I .output_register_mode = "none";
defparam \dadoParaCPU[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoParaCPU[2]~I (
	.datain(\dadoParaCPU[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoParaCPU[2]));
// synopsys translate_off
defparam \dadoParaCPU[2]~I .input_async_reset = "none";
defparam \dadoParaCPU[2]~I .input_power_up = "low";
defparam \dadoParaCPU[2]~I .input_register_mode = "none";
defparam \dadoParaCPU[2]~I .input_sync_reset = "none";
defparam \dadoParaCPU[2]~I .oe_async_reset = "none";
defparam \dadoParaCPU[2]~I .oe_power_up = "low";
defparam \dadoParaCPU[2]~I .oe_register_mode = "none";
defparam \dadoParaCPU[2]~I .oe_sync_reset = "none";
defparam \dadoParaCPU[2]~I .operation_mode = "output";
defparam \dadoParaCPU[2]~I .output_async_reset = "none";
defparam \dadoParaCPU[2]~I .output_power_up = "low";
defparam \dadoParaCPU[2]~I .output_register_mode = "none";
defparam \dadoParaCPU[2]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
