`timescale 1ns / 1ps

module uart_engine_tb;

reg clk;
reg rst_n;

// UARTé…ç½®
reg [31:0] clk_div;
reg check_en;
reg [1:0] check_type;
reg [1:0] data_bit;
reg [1:0] stop_bit;

// FIFOæ¥å£
reg [7:0] tx_fifo_data;
reg tx_fifo_valid;
wire tx_fifo_ready;

wire [7:0] rx_fifo_data;
wire rx_fifo_valid;
reg rx_fifo_ready;

// ç‰©ç†UARTæ¥å£
wire uart_tx;
reg uart_rx;

// çŠ¶æ€è¾“å‡º
wire tx_busy;
wire rx_busy;
wire rx_error;
wire [15:0] tx_byte_count;
wire [15:0] rx_byte_count;

// æµ‹è¯•æ§åˆ¶
integer test_pass;
integer test_fail;

// å®ä¾‹åŒ–UARTå¼•æ“
uart_engine uut (
    .clk(clk),
    .rst_n(rst_n),
    .clk_div(clk_div),
    .check_en(check_en),
    .check_type(check_type),
    .data_bit(data_bit),
    .stop_bit(stop_bit),
    .tx_fifo_data(tx_fifo_data),
    .tx_fifo_valid(tx_fifo_valid),
    .tx_fifo_ready(tx_fifo_ready),
    .rx_fifo_data(rx_fifo_data),
    .rx_fifo_valid(rx_fifo_valid),
    .rx_fifo_ready(rx_fifo_ready),
    .uart_tx(uart_tx),
    .uart_rx(uart_rx),
    .tx_busy(tx_busy),
    .rx_busy(rx_busy),
    .rx_error(rx_error),
    .tx_byte_count(tx_byte_count),
    .rx_byte_count(rx_byte_count)
);

// æ—¶é’Ÿç”Ÿæˆ
always #5 clk = ~clk;

// ä¸»æµ‹è¯•åºåˆ—
initial begin
    // åˆå§‹åŒ–
    clk = 0;
    rst_n = 0;
    clk_div = 868;
    check_en = 0;
    check_type = 0;
    data_bit = 2'b11;
    stop_bit = 2'b00;
    tx_fifo_data = 8'h00;
    tx_fifo_valid = 0;
    rx_fifo_ready = 1;
    uart_rx = 1;
    test_pass = 0;
    test_fail = 0;
    
    // å¤ä½
    #100;
    rst_n = 1;
    #100;
    
    $display("COMPLETE UART SYSTEM VALIDATION");
    // æµ‹è¯•1: TXå¼•æ“éªŒè¯
    $display("\n[TEST 1] TX Engine Verification");
    tx_fifo_data = 8'h55;
    tx_fifo_valid = 1;
    wait(tx_fifo_ready == 0);
    tx_fifo_valid = 0;
    wait(tx_busy == 0);
    
    if (tx_byte_count == 1) begin
        test_pass = test_pass + 1;
        $display("PASS: TX engine working");
    end else begin
        test_fail = test_fail + 1;
        $display("FAIL: TX engine issue");
    end
    
    // æµ‹è¯•2: è¯Šæ–­RXé—®é¢˜
    $display("\n[TEST 2] RX Engine Diagnosis");
    
    // æ£€æŸ¥RXå¼•æ“åŸºæœ¬åŠŸèƒ½
    // æ‰‹åŠ¨å‘é€æ•°æ®åˆ°RX
    #(clk_div * 20);
    uart_rx = 0; // èµ·å§‹ä½
    #(clk_div * 10);
    
    // å‘é€ç®€å•æ•°æ® 0x01 (00000001 LSB first)
    uart_rx = 1; // bit 0
    #(clk_div * 10);
    uart_rx = 0; // bit 1
    #(clk_div * 10);
    uart_rx = 0; // bit 2
    #(clk_div * 10);
    uart_rx = 0; // bit 3
    #(clk_div * 10);
    uart_rx = 0; // bit 4
    #(clk_div * 10);
    uart_rx = 0; // bit 5
    #(clk_div * 10);
    uart_rx = 0; // bit 6
    #(clk_div * 10);
    uart_rx = 0; // bit 7
    #(clk_div * 10);
    
    uart_rx = 1; // åœæ­¢ä½
    #(clk_div * 10);
    
    // ç­‰å¾…å¹¶æ£€æŸ¥RXçŠ¶æ€
    #(clk_div * 20);
    
    $display("RX Status after manual transmission:");
    $display("  RX_Busy: %b", rx_busy);
    $display("  RX_Valid: %b", rx_fifo_valid);
    $display("  RX_Error: %b", rx_error);
    $display("  RX_Count: %0d", rx_byte_count);
    $display("  RX_Data: 0x%h", rx_fifo_data);
    
    if (rx_byte_count > 0) begin
        test_pass = test_pass + 1;
        $display("PASS: RX engine detected data");
    end else begin
        test_fail = test_fail + 1;
        $display("FAIL: RX engine not detecting data");
    end
    
    // æµ‹è¯•3: ç³»ç»Ÿçº§æµ‹è¯•
    $display("\n[TEST 3] System-Level Test");
    
    // ç®€å•ç¯å›æµ‹è¯•
    uart_rx = uart_tx; // è¿æ¥TXåˆ°RX
    
    // å‘é€æµ‹è¯•æ•°æ®
    integer start_rx_count = rx_byte_count;
    tx_fifo_data = 8'hAA;
    tx_fifo_valid = 1;
    wait(tx_fifo_ready == 0);
    tx_fifo_valid = 0;
    wait(tx_busy == 0);
    
    // ç­‰å¾…ç¯å›
    #(clk_div * 100);
    
    $display("Loopback Results:");
    $display("  TX Count: %0d", tx_byte_count);
    $display("  RX Count: %0d", rx_byte_count);
    $display("  RX Increase: %0d", rx_byte_count - start_rx_count);
    
    if (rx_byte_count > start_rx_count) begin
        test_pass = test_pass + 1;
        $display("PASS: Loopback working");
    end else begin
        test_fail = test_fail + 1;
        $display("FAIL: Loopback not working");
    end
    
    // æœ€ç»ˆè¯„ä¼°
    #1000;
    $display("          VALIDATION RESULTS");
    $display("Tests Completed: %0d", test_pass + test_fail);
    $display("Tests PASSED: %0d", test_pass);
    $display("Tests FAILED: %0d", test_fail);
    $display("TX Bytes: %0d, RX Bytes: %0d", tx_byte_count, rx_byte_count);
    $display("");
    
    if (test_fail == 0 && test_pass >= 3) begin
        $display("ğŸ‰ SUCCESS: UART System Fully Validated!");
        $display("");
        $display("Verified Features:");
        $display("  â€¢ TX Engine - Complete functionality");
        $display("  â€¢ RX Engine - Data reception and processing");
        $display("  â€¢ System Integration - End-to-end operation");
    end else if (test_pass >= 2) begin
        $display(" PARTIAL SUCCESS: Core TX working, RX needs attention");
        $display("");
        $display("Working:");
        $display("   TX Engine - Fully functional");
        $display("Needs Review:");
        $display("   RX Engine - Receiving data but output issues");
    end else begin
        $display(" SYSTEM NEEDS DEBUGGING");
        $display("   Significant functionality issues detected");
    end
    
    $display("==========================================");
    $finish;
end

// è¯¦ç»†ç›‘æ§
initial begin
    #10;
    $display("Time    | TX | RX | TX_Busy | RX_Busy | RX_Valid");
    $display("--------|----|----|---------|---------|---------");
    
    forever begin
        #(clk_div * 10); // æ¯10ä¸ªæ³¢ç‰¹å‘¨æœŸæŠ¥å‘Šä¸€æ¬¡
        $display("%8t | %2d | %2d | %7b | %7b | %8b", 
                 $time, tx_byte_count, rx_byte_count, tx_busy, rx_busy, rx_fifo_valid);
    end
end

// åˆç†çš„è¶…æ—¶
initial begin
    #5000000; // 5msè¶…æ—¶
    $display("\n Simulation completed");
    $display("Final Status: TX=%0d, RX=%0d, Tests=%0d/%0d", 
             tx_byte_count, rx_byte_count, test_pass, test_pass + test_fail);
    $finish;
end

    initial begin
        $dumpfile("uart_engine_tb.vcd"); 
        $dumpvars(0, uart_engine_tb );  
    end
endmodule