$date
	Sat Oct 22 23:16:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#549558
b10010 &
b10010 %
1$
b10010 !
1"
#549559
0"
#549562
b1001 &
b1001 %
#549566
b11100 &
b11100 %
#549570
b1110 &
b1110 %
#549574
b111 &
b111 %
#549578
b10110 &
b10110 %
#549582
b1011 &
b1011 %
#549586
b100010 &
b100010 %
#549590
b10001 &
b10001 %
#549594
b110100 &
b110100 %
#549598
b11010 &
b11010 %
#549602
b1101 &
b1101 %
#549606
b101000 &
b101000 %
#549610
b10100 &
b10100 %
#549614
b1010 &
b1010 %
#549618
b101 &
b101 %
#549622
b10000 &
b10000 %
#549626
b1000 &
b1000 %
#549630
b100 &
b100 %
#549634
b10 &
b10 %
#549638
b1 &
1#
b1 %
#549642
b0 &
b0 %
0#
0$
#1601627
b11001 !
1"
#1601630
b11001 &
b11001 %
1$
#1601631
0"
#1601634
b1001100 &
b1001100 %
#1601638
b100110 &
b100110 %
#1601642
b10011 &
b10011 %
#1601646
b111010 &
b111010 %
#1601650
b11101 &
b11101 %
#1601654
b1011000 &
b1011000 %
#1601658
b101100 &
b101100 %
#1601662
b10110 &
b10110 %
#1601666
b1011 &
b1011 %
#1601670
b100010 &
b100010 %
#1601674
b10001 &
b10001 %
#1601678
b110100 &
b110100 %
#1601682
b11010 &
b11010 %
#1601686
b1101 &
b1101 %
#1601690
b101000 &
b101000 %
#1601694
b10100 &
b10100 %
#1601698
b1010 &
b1010 %
#1601702
b101 &
b101 %
#1601706
b10000 &
b10000 %
#1601710
b1000 &
b1000 %
#1601714
b100 &
b100 %
#1601718
b10 &
b10 %
#1601722
b1 &
b1 %
1#
#1601726
b0 &
0#
b0 %
0$
#2598768
b1011 !
1"
#2598770
b1011 &
b1011 %
1$
#2598771
0"
#2598774
b100010 &
b100010 %
#2598778
b10001 &
b10001 %
#2598782
b110100 &
b110100 %
#2598786
b11010 &
b11010 %
#2598790
b1101 &
b1101 %
#2598794
b101000 &
b101000 %
#2598798
b10100 &
b10100 %
#2598802
b1010 &
b1010 %
#2598806
b101 &
b101 %
#2598810
b10000 &
b10000 %
#2598814
b1000 &
b1000 %
#2598818
b100 &
b100 %
#2598822
b10 &
b10 %
#2598826
b1 &
b1 %
1#
#2598830
b0 &
0#
b0 %
0$
#4500012
