{-|
Module      : RISCV.Verilog
Copyright   : (c) Benjamin Selfridge, 2018
                  Galois Inc.
License     : None (yet)
Maintainer  : benselfridge@galois.com
Stability   : experimental
Portability : portable

Synthesis to Verilog.
-}

module RISCV.Verilog where

import Data.BitVector.Sized
import Data.BitVector.Sized.App

import RISCV.Types

