CORE
with_submodule.v
--random-traces --trace-steps 0 --traces 2
^\*\*\* Trace 1$
^  main\.some_wire = 0$
^  main\.input1 = 0$
^  main\.my_instance\.some_wire = 0$
^  main\.my_instance\.sub_input = 0$
^\*\*\* Trace 2$
^  main\.some_wire = 1$
^  main\.input1 = 1$
^  main\.my_instance\.some_wire = 1$
^  main\.my_instance\.sub_input = 1$
^EXIT=0$
^SIGNAL=0$
--
