
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 400 MT/s
CPU 0 runs traces/SPEC2017/607.cactuBSSN_s-2421B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 3587503 heartbeat IPC: 2.78745 cumulative IPC: 2.78745 (Simulation time: 0 hr 10 min 4 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3587503 (Simulation time: 0 hr 10 min 4 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 15939151 heartbeat IPC: 0.809608 cumulative IPC: 0.809608 (Simulation time: 0 hr 21 min 44 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 28253311 heartbeat IPC: 0.812073 cumulative IPC: 0.810839 (Simulation time: 0 hr 33 min 13 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 40557023 heartbeat IPC: 0.812763 cumulative IPC: 0.811479 (Simulation time: 0 hr 45 min 11 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 52883412 heartbeat IPC: 0.811267 cumulative IPC: 0.811426 (Simulation time: 0 hr 56 min 39 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 68210311 heartbeat IPC: 0.652448 cumulative IPC: 0.773721 (Simulation time: 1 hr 6 min 14 sec) 
Finished CPU 0 instructions: 50000001 cycles: 64622808 cumulative IPC: 0.773721 (Simulation time: 1 hr 6 min 14 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.773721 instructions: 50000001 cycles: 64622808
ITLB TOTAL     ACCESS:    6968968  HIT:    6968908  MISS:         60  HIT %:    99.9991  MISS %: 0.00086096   MPKI: 0.0012
ITLB LOAD TRANSLATION ACCESS:    6968968  HIT:    6968908  MISS:         60  HIT %:    99.9991  MISS %: 0.00086096   MPKI: 0.0012
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 415.983 cycles
ITLB RQ	ACCESS:    8559938	FORWARD:          0	MERGED:    1590958	TO_CACHE:    6968980

DTLB TOTAL     ACCESS:   13439159  HIT:   11220074  MISS:    2219085  HIT %:    83.4879  MISS %:    16.5121   MPKI: 44.3817
DTLB LOAD TRANSLATION ACCESS:   13439159  HIT:   11220074  MISS:    2219085  HIT %:    83.4879  MISS %:    16.5121   MPKI: 44.3817
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 10.254 cycles
DTLB RQ	ACCESS:   18902138	FORWARD:          0	MERGED:    5252174	TO_CACHE:   13649964

STLB TOTAL     ACCESS:    2219145  HIT:    2216087  MISS:       3058  HIT %:    99.8622  MISS %:   0.137801   MPKI: 0.06116
STLB LOAD TRANSLATION ACCESS:    2219145  HIT:    2216087  MISS:       3058  HIT %:    99.8622  MISS %:   0.137801   MPKI: 0.06116
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 670.079 cycles
STLB RQ	ACCESS:    2219145	FORWARD:          0	MERGED:          0	TO_CACHE:    2219145

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   18781983  HIT:   14770651  MISS:    4011332  HIT %:    78.6427  MISS %:    21.3573   MPKI: 80.2266
L1D LOAD      ACCESS:   14514446  HIT:   10822249  MISS:    3692197  HIT %:    74.5619  MISS %:    25.4381   MPKI: 73.8439
L1D RFO       ACCESS:    4267537  HIT:    3948402  MISS:     319135  HIT %:    92.5218  MISS %:     7.4782   MPKI: 6.3827
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 41.1596 cycles
L1D RQ	ACCESS:   18616554	FORWARD:          0	MERGED:    4000142	TO_CACHE:   14605285
L1D WQ	ACCESS:    4319711	FORWARD:      11127	MERGED:      22858	TO_CACHE:    4296853

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    8003352  HIT:    6913595  MISS:    1089757  HIT %:    86.3837  MISS %:    13.6163   MPKI: 21.7951
L1I LOAD      ACCESS:    8003352  HIT:    6913595  MISS:    1089757  HIT %:    86.3837  MISS %:    13.6163   MPKI: 21.7951
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 14.2934 cycles
L1I RQ	ACCESS:   12144627	FORWARD:          0	MERGED:    3584689	TO_CACHE:    8559938

BTB TOTAL     ACCESS:     280550  HIT:     262606  MISS:      17944  HIT %:     93.604  MISS %:    6.39601   MPKI: 0.35888
BTB BRANCH_DIRECT_JUMP	ACCESS:      48856  HIT:      48796  MISS:         60
BTB BRANCH_INDIRECT	ACCESS:      10100  HIT:      10021  MISS:         79
BTB BRANCH_CONDITIONAL	ACCESS:     122188  HIT:     121715  MISS:        473
BTB BRANCH_DIRECT_CALL	ACCESS:      49700  HIT:      49036  MISS:        664
BTB BRANCH_INDIRECT_CALL	ACCESS:          3  HIT:          0  MISS:          3
BTB BRANCH_RETURN	ACCESS:      49703  HIT:      33038  MISS:      16665
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    5433358  HIT:    5106919  MISS:     326439  HIT %:    93.9919  MISS %:    6.00805   MPKI: 6.52878
L2C LOAD      ACCESS:    4765032  HIT:    4467886  MISS:     297146  HIT %:     93.764  MISS %:    6.23597   MPKI: 5.94292
L2C DATA LOAD MPKI: 5.91262
L2C INSTRUCTION LOAD MPKI: 0.0303
L2C RFO       ACCESS:     318957  HIT:     293623  MISS:      25334  HIT %:    92.0572  MISS %:    7.94276   MPKI: 0.50668
L2C WRITEBACK ACCESS:     344898  HIT:     344874  MISS:         24  HIT %:     99.993  MISS %: 0.00695858   MPKI: 0.00048
L2C LOAD TRANSLATION ACCESS:       4471  HIT:        536  MISS:       3935  HIT %:    11.9884  MISS %:    88.0116   MPKI: 0.0787
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 317.78 cycles
L2C RQ	ACCESS:    5105560	FORWARD:          0	MERGED:          0	TO_CACHE:    5088460
L2C WQ	ACCESS:     344898	FORWARD:      17100	MERGED:          0	TO_CACHE:     344898

L2C Instructions Evicting Data 1493
L2C Translations Evicting Data 3867
L2C Data Evicting Data 315502
L2C Instructions Evicting Instructions 15
L2C Translations Evicting Instructions 10
L2C Data Evicting Instructions 1641
L2C Instructions Evicting Translations 7
L2C Translations Evicting Translations 58
L2C Data Evicting Translations 3822
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       3058  HIT:       3053  MISS:          5  HIT %:    99.8365  MISS %:   0.163506   MPKI: 0.0001
PSCL3 LOAD TRANSLATION ACCESS:       3058  HIT:       3053  MISS:          5  HIT %:    99.8365  MISS %:   0.163506   MPKI: 0.0001
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       3058  HIT:       1588  MISS:       1470  HIT %:    51.9294  MISS %:    48.0706   MPKI: 0.0294
PSCL2 LOAD TRANSLATION ACCESS:       3058  HIT:       1588  MISS:       1470  HIT %:    51.9294  MISS %:    48.0706   MPKI: 0.0294
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     359480  HIT:     183328  MISS:     176152  HIT %:    50.9981  MISS %:    49.0019   MPKI: 3.52304
LLC LOAD      ACCESS:     297143  HIT:     146338  MISS:     150805  HIT %:    49.2483  MISS %:    50.7517   MPKI: 3.0161
LLC RFO       ACCESS:      25257  HIT:        584  MISS:      24673  HIT %:    2.31223  MISS %:    97.6878   MPKI: 0.49346
LLC WRITEBACK ACCESS:      33145  HIT:      33104  MISS:         41  HIT %:    99.8763  MISS %:   0.123699   MPKI: 0.00082
LLC LOAD TRANSLATION ACCESS:       3935  HIT:       3302  MISS:        633  HIT %:    83.9136  MISS %:    16.0864   MPKI: 0.01266
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 532.408 cycles
LLC RQ	ACCESS:     326415	FORWARD:          0	MERGED:          0	TO_CACHE:     326335
LLC WQ	ACCESS:      33145	FORWARD:         80	MERGED:          0	TO_CACHE:      33145

LLC Dense regions hint to LLC: 0

RAW hits: 110563
Loads Generated: 18727117
Loads sent to L1D: 18616554
Stores Generated: 4319811
Stores sent to L1D: 4319809
Major fault: 0 Minor fault: 3837
Allocated PAGES: 3837

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      91124  ROW_BUFFER_MISS:      84987
 DBUS_CONGESTED:     164957
 WQ ROW_BUFFER_HIT:      16554  ROW_BUFFER_MISS:      17924  FULL:          0

 AVG_CONGESTED_CYCLE: 58
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 43514639
0banks busy for write cycles: 11070
1banks busy for read cycles: 8581458
1banks busy for write cycles: 2202932
2banks busy for read cycles: 2073705
2banks busy for write cycles: 690682
3banks busy for read cycles: 3763935
3banks busy for write cycles: 905915
4banks busy for read cycles: 876210
4banks busy for write cycles: 723014
5banks busy for read cycles: 575342
5banks busy for write cycles: 240820
6banks busy for read cycles: 118208
6banks busy for write cycles: 202709
7banks busy for read cycles: 31444
7banks busy for write cycles: 84427
8banks busy for read cycles: 80
8banks busy for write cycles: 26219

CPU 0 Branch Prediction Accuracy: 99.2795% MPKI: 0.0593 Average ROB Occupancy at Mispredict: 17.1953
Branch types
NOT_BRANCH: 49588170 99.1763%
BRANCH_DIRECT_JUMP: 48856 0.097712%
BRANCH_INDIRECT: 10100 0.0202%
BRANCH_CONDITIONAL: 253148 0.506296%
BRANCH_DIRECT_CALL: 49700 0.0994%
BRANCH_INDIRECT_CALL: 3 6e-06%
BRANCH_RETURN: 49703 0.099406%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 3837
