ARM GAS  /tmp/ccC5N9Ou.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB37:
  26              		.file 1 "Src/stm32f0xx_it.c"
   1:Src/stm32f0xx_it.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f0xx_it.c **** /**
   3:Src/stm32f0xx_it.c ****   ******************************************************************************
   4:Src/stm32f0xx_it.c ****   * @file    stm32f0xx_it.c
   5:Src/stm32f0xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Src/stm32f0xx_it.c ****   ******************************************************************************
   7:Src/stm32f0xx_it.c ****   * @attention
   8:Src/stm32f0xx_it.c ****   *
   9:Src/stm32f0xx_it.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Src/stm32f0xx_it.c ****   * All rights reserved.</center></h2>
  11:Src/stm32f0xx_it.c ****   *
  12:Src/stm32f0xx_it.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Src/stm32f0xx_it.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Src/stm32f0xx_it.c ****   * the License. You may obtain a copy of the License at:
  15:Src/stm32f0xx_it.c ****   *                             www.st.com/SLA0044
  16:Src/stm32f0xx_it.c ****   *
  17:Src/stm32f0xx_it.c ****   ******************************************************************************
  18:Src/stm32f0xx_it.c ****   */
  19:Src/stm32f0xx_it.c **** /* USER CODE END Header */
  20:Src/stm32f0xx_it.c **** 
  21:Src/stm32f0xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Src/stm32f0xx_it.c **** #include "main.h"
  23:Src/stm32f0xx_it.c **** #include "stm32f0xx_it.h"
  24:Src/stm32f0xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Src/stm32f0xx_it.c **** /* USER CODE BEGIN Includes */
  26:Src/stm32f0xx_it.c **** /* USER CODE END Includes */
  27:Src/stm32f0xx_it.c **** 
  28:Src/stm32f0xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32f0xx_it.c **** /* USER CODE BEGIN TD */
  30:Src/stm32f0xx_it.c **** 
  31:Src/stm32f0xx_it.c **** /* USER CODE END TD */
  32:Src/stm32f0xx_it.c **** 
ARM GAS  /tmp/ccC5N9Ou.s 			page 2


  33:Src/stm32f0xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PD */
  35:Src/stm32f0xx_it.c ****  
  36:Src/stm32f0xx_it.c **** /* USER CODE END PD */
  37:Src/stm32f0xx_it.c **** 
  38:Src/stm32f0xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PM */
  40:Src/stm32f0xx_it.c **** 
  41:Src/stm32f0xx_it.c **** /* USER CODE END PM */
  42:Src/stm32f0xx_it.c **** 
  43:Src/stm32f0xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PV */
  45:Src/stm32f0xx_it.c **** 
  46:Src/stm32f0xx_it.c **** /* USER CODE END PV */
  47:Src/stm32f0xx_it.c **** 
  48:Src/stm32f0xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32f0xx_it.c **** 
  51:Src/stm32f0xx_it.c **** /* USER CODE END PFP */
  52:Src/stm32f0xx_it.c **** 
  53:Src/stm32f0xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Src/stm32f0xx_it.c **** /* USER CODE BEGIN 0 */
  55:Src/stm32f0xx_it.c **** 
  56:Src/stm32f0xx_it.c **** /* USER CODE END 0 */
  57:Src/stm32f0xx_it.c **** 
  58:Src/stm32f0xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Src/stm32f0xx_it.c **** extern PCD_HandleTypeDef hpcd_USB_FS;
  60:Src/stm32f0xx_it.c **** extern TIM_HandleTypeDef htim1;
  61:Src/stm32f0xx_it.c **** 
  62:Src/stm32f0xx_it.c **** /* USER CODE BEGIN EV */
  63:Src/stm32f0xx_it.c **** 
  64:Src/stm32f0xx_it.c **** /* USER CODE END EV */
  65:Src/stm32f0xx_it.c **** 
  66:Src/stm32f0xx_it.c **** /******************************************************************************/
  67:Src/stm32f0xx_it.c **** /*           Cortex-M0 Processor Interruption and Exception Handlers          */ 
  68:Src/stm32f0xx_it.c **** /******************************************************************************/
  69:Src/stm32f0xx_it.c **** /**
  70:Src/stm32f0xx_it.c ****   * @brief This function handles Non maskable interrupt.
  71:Src/stm32f0xx_it.c ****   */
  72:Src/stm32f0xx_it.c **** void NMI_Handler(void)
  73:Src/stm32f0xx_it.c **** {
  27              		.loc 1 73 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  74:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  75:Src/stm32f0xx_it.c **** 
  76:Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  77:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  78:Src/stm32f0xx_it.c **** 
  79:Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  80:Src/stm32f0xx_it.c **** }
  32              		.loc 1 80 1 view .LVU1
  33              		@ sp needed
  34 0000 7047     		bx	lr
  35              		.cfi_endproc
ARM GAS  /tmp/ccC5N9Ou.s 			page 3


  36              	.LFE37:
  38              		.section	.text.HardFault_Handler,"ax",%progbits
  39              		.align	1
  40              		.global	HardFault_Handler
  41              		.syntax unified
  42              		.code	16
  43              		.thumb_func
  44              		.fpu softvfp
  46              	HardFault_Handler:
  47              	.LFB38:
  81:Src/stm32f0xx_it.c **** 
  82:Src/stm32f0xx_it.c **** /**
  83:Src/stm32f0xx_it.c ****   * @brief This function handles Hard fault interrupt.
  84:Src/stm32f0xx_it.c ****   */
  85:Src/stm32f0xx_it.c **** void HardFault_Handler(void)
  86:Src/stm32f0xx_it.c **** {
  48              		.loc 1 86 1 view -0
  49              		.cfi_startproc
  50              		@ Volatile: function does not return.
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 0, uses_anonymous_args = 0
  53              		@ link register save eliminated.
  54              	.L3:
  87:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  88:Src/stm32f0xx_it.c **** 
  89:Src/stm32f0xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  90:Src/stm32f0xx_it.c ****   while (1)
  55              		.loc 1 90 3 discriminator 1 view .LVU3
  91:Src/stm32f0xx_it.c ****   {
  92:Src/stm32f0xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  93:Src/stm32f0xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  94:Src/stm32f0xx_it.c ****   }
  56              		.loc 1 94 3 discriminator 1 view .LVU4
  57 0000 FEE7     		b	.L3
  58              		.cfi_endproc
  59              	.LFE38:
  61              		.section	.text.SVC_Handler,"ax",%progbits
  62              		.align	1
  63              		.global	SVC_Handler
  64              		.syntax unified
  65              		.code	16
  66              		.thumb_func
  67              		.fpu softvfp
  69              	SVC_Handler:
  70              	.LFB39:
  95:Src/stm32f0xx_it.c **** }
  96:Src/stm32f0xx_it.c **** 
  97:Src/stm32f0xx_it.c **** /**
  98:Src/stm32f0xx_it.c ****   * @brief This function handles System service call via SWI instruction.
  99:Src/stm32f0xx_it.c ****   */
 100:Src/stm32f0xx_it.c **** void SVC_Handler(void)
 101:Src/stm32f0xx_it.c **** {
  71              		.loc 1 101 1 view -0
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75              		@ link register save eliminated.
ARM GAS  /tmp/ccC5N9Ou.s 			page 4


 102:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 0 */
 103:Src/stm32f0xx_it.c **** 
 104:Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 0 */
 105:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 1 */
 106:Src/stm32f0xx_it.c **** 
 107:Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 1 */
 108:Src/stm32f0xx_it.c **** }
  76              		.loc 1 108 1 view .LVU6
  77              		@ sp needed
  78 0000 7047     		bx	lr
  79              		.cfi_endproc
  80              	.LFE39:
  82              		.section	.text.PendSV_Handler,"ax",%progbits
  83              		.align	1
  84              		.global	PendSV_Handler
  85              		.syntax unified
  86              		.code	16
  87              		.thumb_func
  88              		.fpu softvfp
  90              	PendSV_Handler:
  91              	.LFB40:
 109:Src/stm32f0xx_it.c **** 
 110:Src/stm32f0xx_it.c **** /**
 111:Src/stm32f0xx_it.c ****   * @brief This function handles Pendable request for system service.
 112:Src/stm32f0xx_it.c ****   */
 113:Src/stm32f0xx_it.c **** void PendSV_Handler(void)
 114:Src/stm32f0xx_it.c **** {
  92              		.loc 1 114 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
 115:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 116:Src/stm32f0xx_it.c **** 
 117:Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 118:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 119:Src/stm32f0xx_it.c **** 
 120:Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 121:Src/stm32f0xx_it.c **** }
  97              		.loc 1 121 1 view .LVU8
  98              		@ sp needed
  99 0000 7047     		bx	lr
 100              		.cfi_endproc
 101              	.LFE40:
 103              		.section	.text.TIM1_BRK_UP_TRG_COM_IRQHandler,"ax",%progbits
 104              		.align	1
 105              		.global	TIM1_BRK_UP_TRG_COM_IRQHandler
 106              		.syntax unified
 107              		.code	16
 108              		.thumb_func
 109              		.fpu softvfp
 111              	TIM1_BRK_UP_TRG_COM_IRQHandler:
 112              	.LFB41:
 122:Src/stm32f0xx_it.c **** 
 123:Src/stm32f0xx_it.c **** /******************************************************************************/
 124:Src/stm32f0xx_it.c **** /* STM32F0xx Peripheral Interrupt Handlers                                    */
 125:Src/stm32f0xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
ARM GAS  /tmp/ccC5N9Ou.s 			page 5


 126:Src/stm32f0xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 127:Src/stm32f0xx_it.c **** /* please refer to the startup file (startup_stm32f0xx.s).                    */
 128:Src/stm32f0xx_it.c **** /******************************************************************************/
 129:Src/stm32f0xx_it.c **** 
 130:Src/stm32f0xx_it.c **** /**
 131:Src/stm32f0xx_it.c ****   * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
 132:Src/stm32f0xx_it.c ****   */
 133:Src/stm32f0xx_it.c **** void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
 134:Src/stm32f0xx_it.c **** {
 113              		.loc 1 134 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117 0000 10B5     		push	{r4, lr}
 118              	.LCFI0:
 119              		.cfi_def_cfa_offset 8
 120              		.cfi_offset 4, -8
 121              		.cfi_offset 14, -4
 135:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */
 136:Src/stm32f0xx_it.c **** 
 137:Src/stm32f0xx_it.c ****   /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
 138:Src/stm32f0xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 122              		.loc 1 138 3 view .LVU10
 123 0002 0248     		ldr	r0, .L7
 124 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 125              	.LVL0:
 139:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */
 140:Src/stm32f0xx_it.c **** 
 141:Src/stm32f0xx_it.c ****   /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
 142:Src/stm32f0xx_it.c **** }
 126              		.loc 1 142 1 is_stmt 0 view .LVU11
 127              		@ sp needed
 128 0008 10BD     		pop	{r4, pc}
 129              	.L8:
 130 000a C046     		.align	2
 131              	.L7:
 132 000c 00000000 		.word	htim1
 133              		.cfi_endproc
 134              	.LFE41:
 136              		.section	.text.USB_IRQHandler,"ax",%progbits
 137              		.align	1
 138              		.global	USB_IRQHandler
 139              		.syntax unified
 140              		.code	16
 141              		.thumb_func
 142              		.fpu softvfp
 144              	USB_IRQHandler:
 145              	.LFB42:
 143:Src/stm32f0xx_it.c **** 
 144:Src/stm32f0xx_it.c **** /**
 145:Src/stm32f0xx_it.c ****   * @brief This function handles USB global Interrupt / USB wake-up interrupt through EXTI line 18.
 146:Src/stm32f0xx_it.c ****   */
 147:Src/stm32f0xx_it.c **** void USB_IRQHandler(void)
 148:Src/stm32f0xx_it.c **** {
 146              		.loc 1 148 1 is_stmt 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccC5N9Ou.s 			page 6


 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150 0000 10B5     		push	{r4, lr}
 151              	.LCFI1:
 152              		.cfi_def_cfa_offset 8
 153              		.cfi_offset 4, -8
 154              		.cfi_offset 14, -4
 149:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN USB_IRQn 0 */
 150:Src/stm32f0xx_it.c **** 
 151:Src/stm32f0xx_it.c ****   /* USER CODE END USB_IRQn 0 */
 152:Src/stm32f0xx_it.c ****   HAL_PCD_IRQHandler(&hpcd_USB_FS);
 155              		.loc 1 152 3 view .LVU13
 156 0002 0248     		ldr	r0, .L10
 157 0004 FFF7FEFF 		bl	HAL_PCD_IRQHandler
 158              	.LVL1:
 153:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN USB_IRQn 1 */
 154:Src/stm32f0xx_it.c **** 
 155:Src/stm32f0xx_it.c ****   /* USER CODE END USB_IRQn 1 */
 156:Src/stm32f0xx_it.c **** }
 159              		.loc 1 156 1 is_stmt 0 view .LVU14
 160              		@ sp needed
 161 0008 10BD     		pop	{r4, pc}
 162              	.L11:
 163 000a C046     		.align	2
 164              	.L10:
 165 000c 00000000 		.word	hpcd_USB_FS
 166              		.cfi_endproc
 167              	.LFE42:
 169              		.text
 170              	.Letext0:
 171              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 172              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 173              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 174              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 175              		.file 6 "/usr/arm-none-eabi/include/sys/lock.h"
 176              		.file 7 "/usr/arm-none-eabi/include/sys/_types.h"
 177              		.file 8 "/usr/lib/gcc/arm-none-eabi/9.1.0/include/stddef.h"
 178              		.file 9 "/usr/arm-none-eabi/include/sys/reent.h"
 179              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 180              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 181              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_pcd.h"
 182              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
ARM GAS  /tmp/ccC5N9Ou.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_it.c
     /tmp/ccC5N9Ou.s:16     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccC5N9Ou.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccC5N9Ou.s:39     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccC5N9Ou.s:46     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccC5N9Ou.s:62     .text.SVC_Handler:0000000000000000 $t
     /tmp/ccC5N9Ou.s:69     .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccC5N9Ou.s:83     .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccC5N9Ou.s:90     .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccC5N9Ou.s:104    .text.TIM1_BRK_UP_TRG_COM_IRQHandler:0000000000000000 $t
     /tmp/ccC5N9Ou.s:111    .text.TIM1_BRK_UP_TRG_COM_IRQHandler:0000000000000000 TIM1_BRK_UP_TRG_COM_IRQHandler
     /tmp/ccC5N9Ou.s:132    .text.TIM1_BRK_UP_TRG_COM_IRQHandler:000000000000000c $d
     /tmp/ccC5N9Ou.s:137    .text.USB_IRQHandler:0000000000000000 $t
     /tmp/ccC5N9Ou.s:144    .text.USB_IRQHandler:0000000000000000 USB_IRQHandler
     /tmp/ccC5N9Ou.s:165    .text.USB_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_TIM_IRQHandler
htim1
HAL_PCD_IRQHandler
hpcd_USB_FS
