

================================================================
== Vitis HLS Report for 'correlation'
================================================================
* Date:           Sun Jun 23 03:26:53 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        correlation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.027 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     7334|    37094|  36.670 us|  0.185 ms|  7335|  37095|       no|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_2  |     5363|    35123|  173 ~ 1133|          -|          -|    31|        no|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvars_iv17 = alloca i32 1"   --->   Operation 9 'alloca' 'indvars_iv17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:53]   --->   Operation 11 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @correlation_Pipeline_loop_0, i32 %data, i32 %m, i32 %s"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln53 = store i10 0, i10 %ii" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:53]   --->   Operation 13 'store' 'store_ln53' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln54 = store i5 0, i5 %i" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 14 'store' 'store_ln54' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 1, i6 %indvars_iv17"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @correlation_Pipeline_loop_0, i32 %data, i32 %m, i32 %s"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @correlation_Pipeline_VITIS_LOOP_41_1_loop_3, i32 %data, i32 %m, i32 %s"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:12]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %m"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %corr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %corr"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @correlation_Pipeline_VITIS_LOOP_41_1_loop_3, i32 %data, i32 %m, i32 %s"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 28 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.12>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 29 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.82ns)   --->   "%icmp_ln54 = icmp_eq  i5 %i_1, i5 31" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 30 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.82ns)   --->   "%add_ln57 = add i5 %i_1, i5 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 31 'add' 'add_ln57' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %VITIS_LOOP_57_3.split, void %for.end106" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 32 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i5 %i_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 33 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%data_addr_33 = getelementptr i32 %data, i64 0, i64 %zext_ln54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 34 'getelementptr' 'data_addr_33' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 35 [2/2] (1.29ns)   --->   "%data_load_33 = load i10 %data_addr_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 35 'load' 'data_load_33' <Predicate = (!icmp_ln54)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln54 = store i5 %add_ln57, i5 %i" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 36 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.46>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%corr_addr = getelementptr i32 %corr, i64 0, i64 1023" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:68]   --->   Operation 37 'getelementptr' 'corr_addr' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.29ns)   --->   "%store_ln68 = store i32 1065353216, i10 %corr_addr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:68]   --->   Operation 38 'store' 'store_ln68' <Predicate = (icmp_ln54)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:69]   --->   Operation 39 'ret' 'ret_ln69' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.39>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%ii_load = load i10 %ii" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:66]   --->   Operation 40 'load' 'ii_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %ii_load, i32 5, i32 9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:55]   --->   Operation 41 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_2, i5 %i_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:55]   --->   Operation 42 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i10 %add_ln" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:55]   --->   Operation 43 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%corr_addr_1 = getelementptr i32 %corr, i64 0, i64 %zext_ln55" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:55]   --->   Operation 44 'getelementptr' 'corr_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln55 = store i32 1065353216, i10 %corr_addr_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:55]   --->   Operation 45 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 46 [1/2] (1.29ns)   --->   "%data_load_33 = load i10 %data_addr_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 46 'load' 'data_load_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 47 [1/1] (0.93ns)   --->   "%add_ln66 = add i10 %ii_load, i10 32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:66]   --->   Operation 47 'add' 'add_ln66' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln53 = store i10 %add_ln66, i10 %ii" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:53]   --->   Operation 48 'store' 'store_ln53' <Predicate = true> <Delay = 0.46>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%indvars_iv17_load = load i6 %indvars_iv17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 49 'load' 'indvars_iv17_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %data_load_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 50 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [2/2] (1.76ns)   --->   "%call_ln54 = call void @correlation_Pipeline_VITIS_LOOP_57_3, i6 %indvars_iv17_load, i32 %data, i32 %bitcast_ln61, i5 %i_1, i10 %ii_load, i32 %corr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 51 'call' 'call_ln54' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 52 [1/1] (0.84ns)   --->   "%add_ln54 = add i6 %indvars_iv17_load, i6 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 52 'add' 'add_ln54' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln54 = store i6 %add_ln54, i6 %indvars_iv17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 53 'store' 'store_ln54' <Predicate = true> <Delay = 0.46>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:53]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 55 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln54 = call void @correlation_Pipeline_VITIS_LOOP_57_3, i6 %indvars_iv17_load, i32 %data, i32 %bitcast_ln61, i5 %i_1, i10 %ii_load, i32 %corr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 56 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:54]   --->   Operation 57 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 10 bit ('ii', HLS-benchmarks/C-Slow/correlation/correlation.cpp:53) [7]  (0.000 ns)
	'store' operation 0 bit ('store_ln53', HLS-benchmarks/C-Slow/correlation/correlation.cpp:53) of constant 0 on local variable 'ii', HLS-benchmarks/C-Slow/correlation/correlation.cpp:53 [19]  (0.460 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 2.122ns
The critical path consists of the following:
	'load' operation 5 bit ('i', HLS-benchmarks/C-Slow/correlation/correlation.cpp:57) on local variable 'i', HLS-benchmarks/C-Slow/correlation/correlation.cpp:54 [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln54', HLS-benchmarks/C-Slow/correlation/correlation.cpp:54) [25]  (0.825 ns)
	'store' operation 0 bit ('store_ln68', HLS-benchmarks/C-Slow/correlation/correlation.cpp:68) of constant 1065353216 on array 'corr' [51]  (1.297 ns)

 <State 6>: 1.393ns
The critical path consists of the following:
	'load' operation 10 bit ('ii_load', HLS-benchmarks/C-Slow/correlation/correlation.cpp:66) on local variable 'ii', HLS-benchmarks/C-Slow/correlation/correlation.cpp:53 [30]  (0.000 ns)
	'add' operation 10 bit ('add_ln66', HLS-benchmarks/C-Slow/correlation/correlation.cpp:66) [43]  (0.933 ns)
	'store' operation 0 bit ('store_ln53', HLS-benchmarks/C-Slow/correlation/correlation.cpp:53) of variable 'add_ln66', HLS-benchmarks/C-Slow/correlation/correlation.cpp:66 on local variable 'ii', HLS-benchmarks/C-Slow/correlation/correlation.cpp:53 [45]  (0.460 ns)

 <State 7>: 1.760ns
The critical path consists of the following:
	'load' operation 6 bit ('indvars_iv17_load', HLS-benchmarks/C-Slow/correlation/correlation.cpp:54) on local variable 'indvars_iv17' [29]  (0.000 ns)
	'call' operation 0 bit ('call_ln54', HLS-benchmarks/C-Slow/correlation/correlation.cpp:54) to 'correlation_Pipeline_VITIS_LOOP_57_3' [42]  (1.760 ns)

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
